From 60850586d404894d0dce2987000d35f55377bc0c Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Wed, 16 Dec 2020 07:05:53 -0800 Subject: [PATCH 01/24] add testcases for ap3 arch evaluation --- .../Simon_bit_serial_top_module_yosys.blif | 1180 + .../rtl/Simon_bit_serial_datapath_FPGA.v | 225 + .../rtl/Simon_bit_serial_key_expansion_FPGA.v | 241 + .../rtl/Simon_bit_serial_top_module.v | 45 + BENCHMARK/ULPSH_fabric/rtl/src/CM_FIFO_1x.v | 143 + .../ULPSH_fabric/rtl/src/CM_FIFO_autodrain.v | 152 + .../rtl/src/FFEControlMemory_4k.v | 291 + .../ULPSH_fabric/rtl/src/FFEDataMemoryMux.v | 38 + BENCHMARK/ULPSH_fabric/rtl/src/FFE_ALU.v | 476 + BENCHMARK/ULPSH_fabric/rtl/src/FFE_Control.v | 964 + .../ULPSH_fabric/rtl/src/MicroOpCodesDecode.v | 59 + BENCHMARK/ULPSH_fabric/rtl/src/SMEMemoryMux.v | 70 + BENCHMARK/ULPSH_fabric/rtl/src/SMMemory.v | 112 + BENCHMARK/ULPSH_fabric/rtl/src/SPI_slave.v | 292 + .../ULPSH_fabric/rtl/src/SensorHubDefines.v | 65 + .../ULPSH_fabric/rtl/src/SensorManager.v | 960 + BENCHMARK/ULPSH_fabric/rtl/src/StateMachine.v | 608 + .../ULPSH_fabric/rtl/src/SystemClockControl.v | 128 + BENCHMARK/ULPSH_fabric/rtl/src/TLC.v | 731 + BENCHMARK/ULPSH_fabric/rtl/src/ULPSH_fabric.v | 1089 + .../hard_macros_ql/Aurora/primitive_macros.v | 126 + .../rtl/src/hard_macros_ql/Aurora/qlprim.v | 1853 + .../rtl/src/hard_macros_ql/clock_buffer_ql.v | 17 + .../rtl/src/hard_macros_ql/dff_pre_clr_ql.v | 18 + .../ULPSH_fabric/rtl/src/ring_osc_adjust.v | 301 + .../ULPSH_fabric/rtl/src/ulpsh_rtl_defines.v | 26 + BENCHMARK/cavlc_top/cavlc_top_yosys.blif | 8620 +++ BENCHMARK/cavlc_top/rtl/cavlc_fsm.v | 162 + BENCHMARK/cavlc_top/rtl/cavlc_len_gen.v | 84 + BENCHMARK/cavlc_top/rtl/cavlc_read_levels.v | 400 + .../cavlc_top/rtl/cavlc_read_run_befores.v | 368 + .../cavlc_top/rtl/cavlc_read_total_coeffs.v | 1197 + .../cavlc_top/rtl/cavlc_read_total_zeros.v | 716 + BENCHMARK/cavlc_top/rtl/cavlc_top.v | 294 + BENCHMARK/cavlc_top/rtl/defines.v | 22 + .../cf_fft_256_8/cf_fft_256_8_yosys.blif | 43477 +++++++++++ BENCHMARK/cf_fft_256_8/rtl/cf_fft_256_8.v | 5959 ++ .../counter120bitx5_yosys.blif | 7055 ++ .../counter120bitx5/rtl/counter_5_120_13.v | 102 + .../counter_16bit/counter_16bit_yosys.blif | 246 + BENCHMARK/counter_16bit/rtl/counter_16bit.v | 21 + BENCHMARK/dct_mac/dct_mac_yosys.blif | 3661 + BENCHMARK/dct_mac/rtl/dct.v | 311 + BENCHMARK/dct_mac/rtl/dct_cos_table.v | 4362 ++ BENCHMARK/dct_mac/rtl/dct_mac.v | 123 + BENCHMARK/dct_mac/rtl/dct_syn.v | 95 + BENCHMARK/dct_mac/rtl/dctu.v | 106 + BENCHMARK/dct_mac/rtl/dctub.v | 169 + BENCHMARK/dct_mac/rtl/fdct.v | 292 + BENCHMARK/dct_mac/rtl/zigzag.v | 201 + BENCHMARK/des_perf/des_perf_yosys.blif | 60192 ++++++++++++++++ BENCHMARK/des_perf/rtl/des_perf.v | 2061 + .../diffeq_f_systemC_yosys.blif | 24635 +++++++ BENCHMARK/diffeq_f_systemC/rtl/diffeq2.v | 63 + .../i2c_master_top/i2c_master_top_yosys.blif | 2085 + BENCHMARK/i2c_master_top/rtl/StateMachine.v | 589 + .../i2c_master_top/rtl/i2c_master_bit_ctrl.v | 598 + .../i2c_master_top/rtl/i2c_master_byte_ctrl.v | 386 + .../i2c_master_top/rtl/i2c_master_defines.v | 59 + BENCHMARK/i2c_master_top/rtl/i2c_master_top.v | 323 + BENCHMARK/iir/iir_yosys.blif | 14847 ++++ BENCHMARK/iir/rtl/iir.v | 238 + BENCHMARK/jpeg_qnr/jpeg_qnr_yosys.blif | 4546 ++ BENCHMARK/jpeg_qnr/rtl/div_su.v | 157 + BENCHMARK/jpeg_qnr/rtl/div_uu.v | 202 + BENCHMARK/jpeg_qnr/rtl/jpeg_qnr.v | 149 + .../multi_enc_decx2x4_yosys.blif | 22985 ++++++ .../rtl/TOP_multi_enc_decx2x4.v | 110 + BENCHMARK/multi_enc_decx2x4/rtl/decoder.v | 147 + BENCHMARK/multi_enc_decx2x4/rtl/encoder.v | 149 + .../multi_enc_decx2x4/rtl/topenc_decx2.v | 104 + .../rs_decoder_1/rs_decoder_1_yosys.blif | 8213 +++ BENCHMARK/rs_decoder_1/rtl/rs_decoder_1.v | 1412 + .../rtl/bistable_domain_cross.v | 75 + BENCHMARK/sdc_controller/rtl/edge_detect.v | 64 + BENCHMARK/sdc_controller/rtl/generic_dpram.v | 501 + .../sdc_controller/rtl/generic_fifo_dc_gray.v | 324 + .../rtl/monostable_domain_cross.v | 78 + .../sdc_controller/rtl/sd_clock_divider.v | 79 + BENCHMARK/sdc_controller/rtl/sd_cmd_master.v | 245 + .../sdc_controller/rtl/sd_cmd_serial_host.v | 336 + .../sdc_controller/rtl/sd_controller_wb.v | 195 + BENCHMARK/sdc_controller/rtl/sd_crc_16.v | 43 + BENCHMARK/sdc_controller/rtl/sd_crc_7.v | 34 + BENCHMARK/sdc_controller/rtl/sd_data_master.v | 209 + .../sdc_controller/rtl/sd_data_serial_host.v | 374 + .../sdc_controller/rtl/sd_data_xfer_trig.v | 126 + BENCHMARK/sdc_controller/rtl/sd_fifo_filler.v | 148 + BENCHMARK/sdc_controller/rtl/sdc_controller.v | 411 + .../sdc_controller/sdc_controller_yosys.blif | 24835 +++++++ BENCHMARK/sha256/rtl/sha1.v | 594 + BENCHMARK/sha256/rtl/sha256.v | 774 + BENCHMARK/sha256/sha256_yosys.blif | 12211 ++++ .../unsigned_mult_80/rtl/unsigned_mult_80.v | 10 + .../unsigned_mult_80_yosys.blif | 23940 ++++++ 95 files changed, 298109 insertions(+) create mode 100644 BENCHMARK/Simon_bit_serial_top_module/Simon_bit_serial_top_module_yosys.blif create mode 100644 BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v create mode 100644 BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v create mode 100644 BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/CM_FIFO_1x.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/CM_FIFO_autodrain.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/FFEControlMemory_4k.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/FFEDataMemoryMux.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/FFE_ALU.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/FFE_Control.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/MicroOpCodesDecode.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/SMEMemoryMux.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/SMMemory.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/SPI_slave.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/SensorHubDefines.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/SensorManager.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/StateMachine.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/SystemClockControl.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/TLC.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/ULPSH_fabric.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/Aurora/primitive_macros.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/Aurora/qlprim.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/clock_buffer_ql.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/dff_pre_clr_ql.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/ring_osc_adjust.v create mode 100644 BENCHMARK/ULPSH_fabric/rtl/src/ulpsh_rtl_defines.v create mode 100644 BENCHMARK/cavlc_top/cavlc_top_yosys.blif create mode 100644 BENCHMARK/cavlc_top/rtl/cavlc_fsm.v create mode 100644 BENCHMARK/cavlc_top/rtl/cavlc_len_gen.v create mode 100644 BENCHMARK/cavlc_top/rtl/cavlc_read_levels.v create mode 100644 BENCHMARK/cavlc_top/rtl/cavlc_read_run_befores.v create mode 100644 BENCHMARK/cavlc_top/rtl/cavlc_read_total_coeffs.v create mode 100644 BENCHMARK/cavlc_top/rtl/cavlc_read_total_zeros.v create mode 100644 BENCHMARK/cavlc_top/rtl/cavlc_top.v create mode 100644 BENCHMARK/cavlc_top/rtl/defines.v create mode 100644 BENCHMARK/cf_fft_256_8/cf_fft_256_8_yosys.blif create mode 100644 BENCHMARK/cf_fft_256_8/rtl/cf_fft_256_8.v create mode 100644 BENCHMARK/counter120bitx5/counter120bitx5_yosys.blif create mode 100644 BENCHMARK/counter120bitx5/rtl/counter_5_120_13.v create mode 100644 BENCHMARK/counter_16bit/counter_16bit_yosys.blif create mode 100644 BENCHMARK/counter_16bit/rtl/counter_16bit.v create mode 100644 BENCHMARK/dct_mac/dct_mac_yosys.blif create mode 100644 BENCHMARK/dct_mac/rtl/dct.v create mode 100644 BENCHMARK/dct_mac/rtl/dct_cos_table.v create mode 100644 BENCHMARK/dct_mac/rtl/dct_mac.v create mode 100644 BENCHMARK/dct_mac/rtl/dct_syn.v create mode 100644 BENCHMARK/dct_mac/rtl/dctu.v create mode 100644 BENCHMARK/dct_mac/rtl/dctub.v create mode 100644 BENCHMARK/dct_mac/rtl/fdct.v create mode 100644 BENCHMARK/dct_mac/rtl/zigzag.v create mode 100644 BENCHMARK/des_perf/des_perf_yosys.blif create mode 100644 BENCHMARK/des_perf/rtl/des_perf.v create mode 100644 BENCHMARK/diffeq_f_systemC/diffeq_f_systemC_yosys.blif create mode 100644 BENCHMARK/diffeq_f_systemC/rtl/diffeq2.v create mode 100644 BENCHMARK/i2c_master_top/i2c_master_top_yosys.blif create mode 100644 BENCHMARK/i2c_master_top/rtl/StateMachine.v create mode 100644 BENCHMARK/i2c_master_top/rtl/i2c_master_bit_ctrl.v create mode 100644 BENCHMARK/i2c_master_top/rtl/i2c_master_byte_ctrl.v create mode 100644 BENCHMARK/i2c_master_top/rtl/i2c_master_defines.v create mode 100644 BENCHMARK/i2c_master_top/rtl/i2c_master_top.v create mode 100644 BENCHMARK/iir/iir_yosys.blif create mode 100644 BENCHMARK/iir/rtl/iir.v create mode 100644 BENCHMARK/jpeg_qnr/jpeg_qnr_yosys.blif create mode 100644 BENCHMARK/jpeg_qnr/rtl/div_su.v create mode 100644 BENCHMARK/jpeg_qnr/rtl/div_uu.v create mode 100644 BENCHMARK/jpeg_qnr/rtl/jpeg_qnr.v create mode 100644 BENCHMARK/multi_enc_decx2x4/multi_enc_decx2x4_yosys.blif create mode 100644 BENCHMARK/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v create mode 100644 BENCHMARK/multi_enc_decx2x4/rtl/decoder.v create mode 100644 BENCHMARK/multi_enc_decx2x4/rtl/encoder.v create mode 100644 BENCHMARK/multi_enc_decx2x4/rtl/topenc_decx2.v create mode 100644 BENCHMARK/rs_decoder_1/rs_decoder_1_yosys.blif create mode 100644 BENCHMARK/rs_decoder_1/rtl/rs_decoder_1.v create mode 100644 BENCHMARK/sdc_controller/rtl/bistable_domain_cross.v create mode 100644 BENCHMARK/sdc_controller/rtl/edge_detect.v create mode 100644 BENCHMARK/sdc_controller/rtl/generic_dpram.v create mode 100644 BENCHMARK/sdc_controller/rtl/generic_fifo_dc_gray.v create mode 100644 BENCHMARK/sdc_controller/rtl/monostable_domain_cross.v create mode 100644 BENCHMARK/sdc_controller/rtl/sd_clock_divider.v create mode 100644 BENCHMARK/sdc_controller/rtl/sd_cmd_master.v create mode 100644 BENCHMARK/sdc_controller/rtl/sd_cmd_serial_host.v create mode 100644 BENCHMARK/sdc_controller/rtl/sd_controller_wb.v create mode 100644 BENCHMARK/sdc_controller/rtl/sd_crc_16.v create mode 100644 BENCHMARK/sdc_controller/rtl/sd_crc_7.v create mode 100644 BENCHMARK/sdc_controller/rtl/sd_data_master.v create mode 100644 BENCHMARK/sdc_controller/rtl/sd_data_serial_host.v create mode 100644 BENCHMARK/sdc_controller/rtl/sd_data_xfer_trig.v create mode 100644 BENCHMARK/sdc_controller/rtl/sd_fifo_filler.v create mode 100644 BENCHMARK/sdc_controller/rtl/sdc_controller.v create mode 100644 BENCHMARK/sdc_controller/sdc_controller_yosys.blif create mode 100644 BENCHMARK/sha256/rtl/sha1.v create mode 100644 BENCHMARK/sha256/rtl/sha256.v create mode 100644 BENCHMARK/sha256/sha256_yosys.blif create mode 100644 BENCHMARK/unsigned_mult_80/rtl/unsigned_mult_80.v create mode 100644 BENCHMARK/unsigned_mult_80/unsigned_mult_80_yosys.blif diff --git a/BENCHMARK/Simon_bit_serial_top_module/Simon_bit_serial_top_module_yosys.blif b/BENCHMARK/Simon_bit_serial_top_module/Simon_bit_serial_top_module_yosys.blif new file mode 100644 index 00000000..e7ff4aef --- /dev/null +++ b/BENCHMARK/Simon_bit_serial_top_module/Simon_bit_serial_top_module_yosys.blif @@ -0,0 +1,1180 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model Simon_bit_serial_top +.inputs clk data_in data_rdy(0) data_rdy(1) +.outputs cipher_out +.names $false +.names $true +1 +.names $undef +.subckt logic_1 a=key_exp.Z(0) +.subckt logic_0 a=key_exp.Z(1) +.subckt out_buff A=datapath.cipher_out Q=cipher_out +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=clk Q=datapath.clk +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_in Q=datapath.data_in +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_rdy(0) Q=datapath.shifter_enable1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_rdy(1) Q=key_exp.fifo_ff_enable +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt LUT4 I0=datapath.cipher_out I1=datapath.shift_in2 I2=datapath.shift_in1_LUT4_O_I2 I3=datapath.round_counter O=datapath.fifo_ff_input_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=cipher_out_LUT4_O_I0 I1=cipher_out_LUT4_O_I1 I2=datapath.key_in I3=datapath.shift_out2 O=datapath.cipher_out +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.fifo_ff_enable I2=datapath.data_in I3=datapath.shifter_enable1 O=key_exp.shift_in1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=bit_counter(5) D=datapath.bit_counter_ff_CQZ_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=bit_counter(4) D=datapath.bit_counter_ff_CQZ_1_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=datapath.shifter_enable1 I1=key_exp.fifo_ff_enable I2=datapath.bit_counter_ff_CQZ_1_D_LUT4_O_I2 I3=bit_counter(4) O=datapath.bit_counter_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011100000 +.subckt LUT4 I0=bit_counter(1) I1=bit_counter(0) I2=bit_counter(2) I3=bit_counter(3) O=datapath.bit_counter_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=bit_counter(3) D=datapath.bit_counter_ff_CQZ_2_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.Z(1) I1=datapath.bit_counter_ff_CQZ_2_D_LUT4_O_I1 I2=key_exp.fifo_ff_enable I3=datapath.shifter_enable1 O=datapath.bit_counter_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=bit_counter(1) I1=bit_counter(0) I2=bit_counter(2) I3=bit_counter(3) O=datapath.bit_counter_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=bit_counter(2) D=datapath.bit_counter_ff_CQZ_3_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.Z(1) I1=datapath.bit_counter_ff_CQZ_3_D_LUT4_O_I1 I2=key_exp.fifo_ff_enable I3=datapath.shifter_enable1 O=datapath.bit_counter_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=key_exp.Z(1) I1=bit_counter(2) I2=bit_counter(0) I3=bit_counter(1) O=datapath.bit_counter_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt ff CQZ=bit_counter(1) D=datapath.bit_counter_ff_CQZ_4_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=datapath.shifter_enable1 I1=key_exp.fifo_ff_enable I2=bit_counter(1) I3=bit_counter(0) O=datapath.bit_counter_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011100000 +.subckt ff CQZ=bit_counter(0) D=datapath.bit_counter_ff_CQZ_5_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.Z(1) I1=bit_counter(0) I2=key_exp.fifo_ff_enable I3=datapath.shifter_enable1 O=datapath.bit_counter_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=datapath.shifter_enable1 I1=key_exp.fifo_ff_enable I2=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2 I3=bit_counter(5) O=datapath.bit_counter_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011100000 +.subckt LUT4 I0=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2 I1=datapath.shifter_enable1 I2=key_exp.fifo_ff_enable I3=bit_counter(5) O=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=key_exp.Z(1) I1=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I2=datapath.shifter_enable1 I3=key_exp.fifo_ff_enable O=key_exp.round_counter_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=bit_counter(4) I3=datapath.bit_counter_ff_CQZ_1_D_LUT4_O_I2 O=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=key_exp.fifo_ff_enable I3=datapath.shifter_enable1 O=datapath.bit_counter_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=datapath.fifo_ff56 D=datapath.fifo_ff57 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.fifo_ff57 D=datapath.fifo_ff58 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.fifo_ff58 D=datapath.fifo_ff59 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.fifo_ff59 D=datapath.fifo_ff60 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.fifo_ff60 D=datapath.fifo_ff61 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.fifo_ff61 D=datapath.fifo_ff62 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.fifo_ff62 D=datapath.fifo_ff63 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.Z(1) I1=datapath.fifo_ff63 I2=datapath.fifo_ff56 I3=datapath.round_counter O=datapath.fifo_ff63_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=datapath.fifo_ff63 D=datapath.fifo_ff_input QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.Z(1) I1=datapath.fifo_ff_input_LUT4_O_I1 I2=datapath.shift_in1_LUT4_O_I2 I3=datapath.data_in O=datapath.fifo_ff_input +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=datapath.key_in I3=key_exp.shift_out1 O=datapath.key_in_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=datapath.key_in D=key_exp.shifter2(1) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=datapath.lut_ff56 I1=datapath.lut_ff63 I2=datapath.round_counter I3=datapath.fifo_ff63_LUT4_I1_O O=cipher_out_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt ff CQZ=datapath.lut_ff56 D=datapath.lut_ff57 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=datapath.lut_ff57 D=datapath.lut_ff58 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=datapath.lut_ff58 D=datapath.lut_ff59 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=datapath.lut_ff59 D=datapath.lut_ff60 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=datapath.lut_ff60 D=datapath.lut_ff61 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=datapath.lut_ff61 D=datapath.lut_ff62 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=key_exp.Z(1) I1=datapath.round_counter I2=datapath.fifo_ff62 I3=datapath.lut_ff62 O=cipher_out_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=datapath.lut_ff62 D=datapath.lut_ff63 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=datapath.lut_ff63 D=datapath.lut_ff_input QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=key_exp.Z(1) I1=datapath.round_counter I2=datapath.shift_in2 I3=datapath.cipher_out O=datapath.lut_ff_input +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt ff CQZ=datapath.round_counter D=datapath.round_counter_ff_CQZ_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I3=datapath.round_counter O=datapath.round_counter_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=datapath.lut_ff56 I1=datapath.fifo_ff56 I2=datapath.shift_in1_LUT4_O_I2 I3=datapath.shift_in1_LUT4_O_I3 O=datapath.shift_in1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=datapath.shifter_enable1 I3=key_exp.fifo_ff_enable O=datapath.shift_in1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=bit_counter(5) I1=bit_counter(3) I2=bit_counter(4) I3=datapath.round_counter O=datapath.shift_in1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000001 +.subckt ff CQZ=datapath.shift_in2 D=datapath.shifter1(1) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shift_out2 D=datapath.shifter2(1) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(55) D=datapath.shift_in1 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(54) D=datapath.shifter1(55) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(45) D=datapath.shifter1(46) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(44) D=datapath.shifter1(45) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(43) D=datapath.shifter1(44) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(42) D=datapath.shifter1(43) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(41) D=datapath.shifter1(42) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(40) D=datapath.shifter1(41) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(39) D=datapath.shifter1(40) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(38) D=datapath.shifter1(39) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(37) D=datapath.shifter1(38) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(36) D=datapath.shifter1(37) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(53) D=datapath.shifter1(54) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(35) D=datapath.shifter1(36) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(34) D=datapath.shifter1(35) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(33) D=datapath.shifter1(34) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(32) D=datapath.shifter1(33) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(31) D=datapath.shifter1(32) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(30) D=datapath.shifter1(31) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(29) D=datapath.shifter1(30) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(28) D=datapath.shifter1(29) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(27) D=datapath.shifter1(28) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(26) D=datapath.shifter1(27) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(52) D=datapath.shifter1(53) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(25) D=datapath.shifter1(26) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(24) D=datapath.shifter1(25) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(23) D=datapath.shifter1(24) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(22) D=datapath.shifter1(23) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(21) D=datapath.shifter1(22) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(20) D=datapath.shifter1(21) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(19) D=datapath.shifter1(20) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(18) D=datapath.shifter1(19) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(17) D=datapath.shifter1(18) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(16) D=datapath.shifter1(17) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(51) D=datapath.shifter1(52) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(15) D=datapath.shifter1(16) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(14) D=datapath.shifter1(15) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(13) D=datapath.shifter1(14) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(12) D=datapath.shifter1(13) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(11) D=datapath.shifter1(12) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(10) D=datapath.shifter1(11) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(9) D=datapath.shifter1(10) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(8) D=datapath.shifter1(9) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(7) D=datapath.shifter1(8) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(6) D=datapath.shifter1(7) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(50) D=datapath.shifter1(51) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(5) D=datapath.shifter1(6) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(4) D=datapath.shifter1(5) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(3) D=datapath.shifter1(4) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(2) D=datapath.shifter1(3) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(1) D=datapath.shifter1(2) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(49) D=datapath.shifter1(50) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(48) D=datapath.shifter1(49) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(47) D=datapath.shifter1(48) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter1(46) D=datapath.shifter1(47) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(63) D=datapath.shift_in2 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(62) D=datapath.shifter2(63) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(53) D=datapath.shifter2(54) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(52) D=datapath.shifter2(53) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(51) D=datapath.shifter2(52) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(50) D=datapath.shifter2(51) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(49) D=datapath.shifter2(50) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(48) D=datapath.shifter2(49) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(47) D=datapath.shifter2(48) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(46) D=datapath.shifter2(47) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(45) D=datapath.shifter2(46) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(44) D=datapath.shifter2(45) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(61) D=datapath.shifter2(62) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(43) D=datapath.shifter2(44) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(42) D=datapath.shifter2(43) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(41) D=datapath.shifter2(42) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(40) D=datapath.shifter2(41) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(39) D=datapath.shifter2(40) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(38) D=datapath.shifter2(39) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(37) D=datapath.shifter2(38) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(36) D=datapath.shifter2(37) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(35) D=datapath.shifter2(36) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(34) D=datapath.shifter2(35) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(60) D=datapath.shifter2(61) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(33) D=datapath.shifter2(34) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(32) D=datapath.shifter2(33) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(31) D=datapath.shifter2(32) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(30) D=datapath.shifter2(31) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(29) D=datapath.shifter2(30) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(28) D=datapath.shifter2(29) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(27) D=datapath.shifter2(28) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(26) D=datapath.shifter2(27) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(25) D=datapath.shifter2(26) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(24) D=datapath.shifter2(25) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(59) D=datapath.shifter2(60) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(23) D=datapath.shifter2(24) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(22) D=datapath.shifter2(23) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(21) D=datapath.shifter2(22) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(20) D=datapath.shifter2(21) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(19) D=datapath.shifter2(20) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(18) D=datapath.shifter2(19) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(17) D=datapath.shifter2(18) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(16) D=datapath.shifter2(17) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(15) D=datapath.shifter2(16) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(14) D=datapath.shifter2(15) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(58) D=datapath.shifter2(59) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(13) D=datapath.shifter2(14) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(12) D=datapath.shifter2(13) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(11) D=datapath.shifter2(12) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(10) D=datapath.shifter2(11) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(9) D=datapath.shifter2(10) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(8) D=datapath.shifter2(9) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(7) D=datapath.shifter2(8) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(6) D=datapath.shifter2(7) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(5) D=datapath.shifter2(6) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(4) D=datapath.shifter2(5) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(57) D=datapath.shifter2(58) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(3) D=datapath.shifter2(4) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(2) D=datapath.shifter2(3) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(1) D=datapath.shifter2(2) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(56) D=datapath.shifter2(57) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(55) D=datapath.shifter2(56) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=datapath.shifter2(54) D=datapath.shifter2(55) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.fifo_ff0 D=key_exp.fifo_ff1 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:89.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.fifo_ff1 D=key_exp.fifo_ff2 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:89.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.fifo_ff2 D=key_exp.fifo_ff3 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:89.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.fifo_ff3 D=key_exp.shift_out1 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:89.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.lut_ff0 I1=key_exp.lut_ff0_LUT4_I0_I1 I2=datapath.shifter_enable1 I3=key_exp.fifo_ff_enable O=key_exp.lut_ff0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=bit_counter(5) I1=bit_counter(2) I2=bit_counter(3) I3=bit_counter(4) O=key_exp.lut_ff0_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=key_exp.lut_ff0 D=key_exp.lut_ff1 QCK=datapath.clk QEN=key_exp.lut_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:101.1-110.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.lut_ff1 D=key_exp.lut_ff2 QCK=datapath.clk QEN=key_exp.lut_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:101.1-110.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.lut_ff2 D=key_exp.lut_ff3 QCK=datapath.clk QEN=key_exp.lut_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:101.1-110.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.lut_ff3 I1=key_exp.fifo_ff3 I2=key_exp.lut_ff3_LUT4_I0_I2 I3=datapath.key_in_LUT4_I2_O O=key_exp.lut_out_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110001010011 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.lut_out_LUT4_O_I3_LUT4_O_I3 I2=bit_counter(0) I3=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0 O=key_exp.lut_ff3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=key_exp.lut_ff3 D=key_exp.lut_out QCK=datapath.clk QEN=key_exp.lut_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:101.1-110.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.fifo_ff_enable I2=datapath.shifter_enable1 I3=key_exp.lut_ff0_LUT4_I0_I1 O=key_exp.lut_ff_enable +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=key_exp.lut_out_LUT4_O_I2 I3=key_exp.lut_out_LUT4_O_I3 O=key_exp.lut_out +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0 I1=key_exp.round_counter(1) I2=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2 I3=key_exp.lut_out_LUT4_O_I3_LUT4_O_I3 O=key_exp.lut_out_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=key_exp.round_counter(5) I3=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111110100000 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.round_counter(2) I2=key_exp.round_counter(3) I3=datapath.round_counter O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101001 +.subckt LUT4 I0=key_exp.Z(1) I1=datapath.round_counter I2=key_exp.round_counter(2) I3=key_exp.round_counter(3) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011100 +.subckt LUT4 I0=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=key_exp.round_counter(5) I3=key_exp.round_counter(4) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110000001010 +.subckt LUT4 I0=key_exp.round_counter(6) I1=datapath.round_counter I2=key_exp.round_counter(3) I3=key_exp.round_counter(2) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111111011 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.round_counter(2) I2=datapath.round_counter I3=key_exp.round_counter(3) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=key_exp.Z(1) I1=bit_counter(0) I2=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=key_exp.round_counter(1) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=datapath.round_counter O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100001111 +.subckt LUT4 I0=key_exp.round_counter(4) I1=key_exp.round_counter(3) I2=key_exp.round_counter(5) I3=key_exp.round_counter(2) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110001100000000 +.subckt LUT4 I0=key_exp.round_counter(2) I1=key_exp.round_counter(4) I2=key_exp.round_counter(5) I3=key_exp.round_counter(3) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=key_exp.round_counter(2) I1=key_exp.round_counter(4) I2=key_exp.round_counter(5) I3=key_exp.round_counter(3) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110110001010011 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=key_exp.lut_ff0_LUT4_I0_I1 I3=bit_counter(1) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=key_exp.round_counter(6) D=key_exp.round_counter_ff_CQZ_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.round_counter(5) D=key_exp.round_counter_ff_CQZ_1_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.round_counter_ff_CQZ_2_D_LUT4_O_I3 I1=key_exp.round_counter(4) I2=key_exp.round_counter(5) I3=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O O=key_exp.round_counter_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=key_exp.round_counter(4) D=key_exp.round_counter_ff_CQZ_2_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.Z(1) I1=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I2=key_exp.round_counter(4) I3=key_exp.round_counter_ff_CQZ_2_D_LUT4_O_I3 O=key_exp.round_counter_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=datapath.round_counter I1=key_exp.round_counter(1) I2=key_exp.round_counter(2) I3=key_exp.round_counter(3) O=key_exp.round_counter_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=key_exp.round_counter(3) D=key_exp.round_counter_ff_CQZ_3_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I3=key_exp.round_counter_ff_CQZ_3_D_LUT4_O_I3 O=key_exp.round_counter_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=datapath.round_counter I1=key_exp.round_counter(1) I2=key_exp.round_counter(2) I3=key_exp.round_counter(3) O=key_exp.round_counter_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=key_exp.round_counter(2) D=key_exp.round_counter_ff_CQZ_4_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=datapath.round_counter I1=key_exp.round_counter(1) I2=key_exp.round_counter(2) I3=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O O=key_exp.round_counter_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=key_exp.round_counter(1) D=key_exp.round_counter_ff_CQZ_5_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=key_exp.Z(1) I1=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I2=key_exp.round_counter(1) I3=datapath.round_counter O=key_exp.round_counter_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I3=key_exp.round_counter_ff_CQZ_D_LUT4_O_I3 O=key_exp.round_counter_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_exp.round_counter_ff_CQZ_2_D_LUT4_O_I3 I1=key_exp.round_counter(4) I2=key_exp.round_counter(5) I3=key_exp.round_counter(6) O=key_exp.round_counter_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=key_exp.shift_in1_LUT4_O_I0 I1=key_exp.shift_in1_LUT4_O_I1 I2=key_exp.fifo_ff0 I3=key_exp.shift_in1_LUT4_O_I3 O=key_exp.shift_in1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=key_exp.lut_ff_enable I1=key_exp.lut_out_LUT4_O_I2 I2=key_exp.lut_out_LUT4_O_I3 I3=key_exp.lut_ff0_LUT4_I0_O O=key_exp.shift_in1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101011 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0 I3=key_exp.lut_ff_enable O=key_exp.shift_in1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.shift_in2_LUT4_O_I1 I2=key_exp.lut_ff0 I3=key_exp.fifo_ff0 O=key_exp.shift_in2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0 I1=key_exp.lut_ff0_LUT4_I0_I1 I2=datapath.shifter_enable1 I3=key_exp.fifo_ff_enable O=key_exp.shift_in2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=key_exp.round_counter(5) O=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=key_exp.round_counter(3) I3=key_exp.round_counter(2) O=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=datapath.round_counter I1=key_exp.round_counter(1) I2=key_exp.round_counter(4) I3=key_exp.round_counter(6) O=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=key_exp.shift_out1 D=key_exp.shifter1(1) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(59) D=key_exp.shift_in1 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(58) D=key_exp.shifter1(59) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(49) D=key_exp.shifter1(50) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(48) D=key_exp.shifter1(49) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(47) D=key_exp.shifter1(48) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(46) D=key_exp.shifter1(47) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(45) D=key_exp.shifter1(46) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(44) D=key_exp.shifter1(45) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(43) D=key_exp.shifter1(44) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(42) D=key_exp.shifter1(43) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(41) D=key_exp.shifter1(42) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(40) D=key_exp.shifter1(41) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(57) D=key_exp.shifter1(58) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(39) D=key_exp.shifter1(40) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(38) D=key_exp.shifter1(39) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(37) D=key_exp.shifter1(38) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(36) D=key_exp.shifter1(37) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(35) D=key_exp.shifter1(36) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(34) D=key_exp.shifter1(35) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(33) D=key_exp.shifter1(34) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(32) D=key_exp.shifter1(33) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(31) D=key_exp.shifter1(32) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(30) D=key_exp.shifter1(31) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(56) D=key_exp.shifter1(57) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(29) D=key_exp.shifter1(30) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(28) D=key_exp.shifter1(29) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(27) D=key_exp.shifter1(28) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(26) D=key_exp.shifter1(27) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(25) D=key_exp.shifter1(26) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(24) D=key_exp.shifter1(25) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(23) D=key_exp.shifter1(24) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(22) D=key_exp.shifter1(23) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(21) D=key_exp.shifter1(22) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(20) D=key_exp.shifter1(21) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(55) D=key_exp.shifter1(56) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(19) D=key_exp.shifter1(20) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(18) D=key_exp.shifter1(19) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(17) D=key_exp.shifter1(18) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(16) D=key_exp.shifter1(17) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(15) D=key_exp.shifter1(16) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(14) D=key_exp.shifter1(15) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(13) D=key_exp.shifter1(14) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(12) D=key_exp.shifter1(13) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(11) D=key_exp.shifter1(12) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(10) D=key_exp.shifter1(11) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(54) D=key_exp.shifter1(55) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(9) D=key_exp.shifter1(10) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(8) D=key_exp.shifter1(9) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(7) D=key_exp.shifter1(8) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(6) D=key_exp.shifter1(7) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(5) D=key_exp.shifter1(6) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(4) D=key_exp.shifter1(5) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(3) D=key_exp.shifter1(4) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(2) D=key_exp.shifter1(3) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(1) D=key_exp.shifter1(2) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(53) D=key_exp.shifter1(54) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(52) D=key_exp.shifter1(53) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(51) D=key_exp.shifter1(52) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter1(50) D=key_exp.shifter1(51) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(10) D=key_exp.shifter2(11) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(9) D=key_exp.shifter2(10) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(63) D=key_exp.shift_in2 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(62) D=key_exp.shifter2(63) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(61) D=key_exp.shifter2(62) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(60) D=key_exp.shifter2(61) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(59) D=key_exp.shifter2(60) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(58) D=key_exp.shifter2(59) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(57) D=key_exp.shifter2(58) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(56) D=key_exp.shifter2(57) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(55) D=key_exp.shifter2(56) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(54) D=key_exp.shifter2(55) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(8) D=key_exp.shifter2(9) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(53) D=key_exp.shifter2(54) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(52) D=key_exp.shifter2(53) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(51) D=key_exp.shifter2(52) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(50) D=key_exp.shifter2(51) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(49) D=key_exp.shifter2(50) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(48) D=key_exp.shifter2(49) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(47) D=key_exp.shifter2(48) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(46) D=key_exp.shifter2(47) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(45) D=key_exp.shifter2(46) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(44) D=key_exp.shifter2(45) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(7) D=key_exp.shifter2(8) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(43) D=key_exp.shifter2(44) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(42) D=key_exp.shifter2(43) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(41) D=key_exp.shifter2(42) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(40) D=key_exp.shifter2(41) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(39) D=key_exp.shifter2(40) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(38) D=key_exp.shifter2(39) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(37) D=key_exp.shifter2(38) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(36) D=key_exp.shifter2(37) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(35) D=key_exp.shifter2(36) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(34) D=key_exp.shifter2(35) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(6) D=key_exp.shifter2(7) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(33) D=key_exp.shifter2(34) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(32) D=key_exp.shifter2(33) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(31) D=key_exp.shifter2(32) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(30) D=key_exp.shifter2(31) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(29) D=key_exp.shifter2(30) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(28) D=key_exp.shifter2(29) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(27) D=key_exp.shifter2(28) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(26) D=key_exp.shifter2(27) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(25) D=key_exp.shifter2(26) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(24) D=key_exp.shifter2(25) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(5) D=key_exp.shifter2(6) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(23) D=key_exp.shifter2(24) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(22) D=key_exp.shifter2(23) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(21) D=key_exp.shifter2(22) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(20) D=key_exp.shifter2(21) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(19) D=key_exp.shifter2(20) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(18) D=key_exp.shifter2(19) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(17) D=key_exp.shifter2(18) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(16) D=key_exp.shifter2(17) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(15) D=key_exp.shifter2(16) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(14) D=key_exp.shifter2(15) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(4) D=key_exp.shifter2(5) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(13) D=key_exp.shifter2(14) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(12) D=key_exp.shifter2(13) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(11) D=key_exp.shifter2(12) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(3) D=key_exp.shifter2(4) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(2) D=key_exp.shifter2(3) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=key_exp.shifter2(1) D=key_exp.shifter2(2) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.end diff --git a/BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v b/BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v new file mode 100644 index 00000000..e48564b3 --- /dev/null +++ b/BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v @@ -0,0 +1,225 @@ +`timescale 1ns / 1ps +////////////////////////////////////////////////////////////////////////////////// +// Team: Virginia Tech Secure Embedded Systems (SES) Lab +// Implementer: Ege Gulcan +// +// Create Date: 17:21:26 11/13/2013 +// Design Name: +// Module Name: simon_datapath_shiftreg +// Project Name: +// Target Devices: +// Tool versions: +// Description: +// +// Dependencies: +// +// Revision: +// Revision 0.01 - File Created +// Additional Comments: +// +////////////////////////////////////////////////////////////////////////////////// +module simon_datapath_shiftreg(clk,data_in,data_rdy,key_in,cipher_out,round_counter,bit_counter); + +input clk,data_in,key_in; +input [1:0] data_rdy; +input round_counter; +output cipher_out; +output [5:0] bit_counter; + +reg [55:0] shifter1; +reg [63:0] shifter2; +reg shift_in1,shift_in2; +wire shift_out1,shift_out2; +reg shifter_enable1,shifter_enable2; + +reg fifo_ff63,fifo_ff62,fifo_ff61,fifo_ff60,fifo_ff59,fifo_ff58,fifo_ff57,fifo_ff56; +reg lut_ff63,lut_ff62,lut_ff61,lut_ff60,lut_ff59,lut_ff58,lut_ff57,lut_ff56; + +reg lut_ff_input,fifo_ff_input; +reg lut_rol1,lut_rol2,lut_rol8; +reg s1,s4,s5,s6,s7; +reg [1:0] s3; +reg [5:0] bit_counter; +wire lut_out; + + + +// Shift Register1 FIFO 56x1 Begin +// 56x1 Shift register to store the upper word +always @(posedge clk) +begin + if(shifter_enable1) + begin + shifter1 <= {shift_in1, shifter1[55:1]}; + end +end + +assign shift_out1 = shifter1[0]; +// Shift Register1 End + +// Shift Register2 FIFO 64x1 Begin +// 64x1 Shift register to store the lower word +always @(posedge clk) +begin + if(shifter_enable2) + begin + shifter2 <= {shift_in2, shifter2[63:1]}; + end +end + +assign shift_out2 = shifter2[0]; +// Shift Register2 End + + +// 8 Flip-Flops to store the most significant 8 bits of the upper word at even rounds +// Denoted as Shift Register Up (SRU) in Figure 5 +always@(posedge clk) +begin + if(shifter_enable1) + begin + fifo_ff63 <= fifo_ff_input; + fifo_ff62 <= fifo_ff63; + fifo_ff61 <= fifo_ff62; + fifo_ff60 <= fifo_ff61; + fifo_ff59 <= fifo_ff60; + fifo_ff58 <= fifo_ff59; + fifo_ff57 <= fifo_ff58; + fifo_ff56 <= fifo_ff57; + end +end + +// 8 Flip-Flops to store the most significant 8 bits of the upper word at odd rounds +// Denoted as Shift Register Down (SRD) in Figure 5 +always@(posedge clk) +begin + lut_ff63 <= lut_ff_input; + lut_ff62 <= lut_ff63; + lut_ff61 <= lut_ff62; + lut_ff60 <= lut_ff61; + lut_ff59 <= lut_ff60; + lut_ff58 <= lut_ff59; + lut_ff57 <= lut_ff58; + lut_ff56 <= lut_ff57; +end + +// FIFO 64x1 Input MUX +// Input of the lower FIFO is always the output of the upper FIFO +always@(*) +begin + shift_in2 = shift_out1; +end + +// FIFO 56x1 Input MUX +// Input of the upper FIFO depends on the select line S1 +always@(*) +begin + if(s1==0) + shift_in1 = lut_ff56; + else + shift_in1 = fifo_ff56; +end + +// FIFO FF Input MUX +// The input of FIFO_FF can be the input plaintext, output of 56x1 FIFO or the output of LUT +always@(*) +begin + if(s3==0) + fifo_ff_input = data_in; + else if(s3==1) + fifo_ff_input = shift_out1; + else if(s3==2) + fifo_ff_input = lut_out; + else + fifo_ff_input = 1'bx; // Debugging +end + +// LUT FF Input MUX +// The input of the LUT_FF is either the output of 56x1 FIFO or the output of LUT +always@(*) +begin + if(s5==0) + lut_ff_input = shift_out1; + else + lut_ff_input = lut_out; +end + +// LUT Input MUX +always@(*) +begin + if(s7==0) + lut_rol1 = fifo_ff63; + else + lut_rol1 = lut_ff63; + + if(s4==0) + lut_rol2 = fifo_ff62; + else + lut_rol2 = lut_ff62; + + if(s6==0) + lut_rol8 = fifo_ff56; + else + lut_rol8 = lut_ff56; +end + +//Selection MUX +always@(*) +begin + // For the first 8 bits of each even round OR for all the bits after the first 8 bits in odd rounds OR loading the plaintext + if((round_counter==0 && bit_counter<8)||(round_counter==1 && bit_counter>7)||(data_rdy==1)) + s1 = 1; + else + s1 = 0; + + if(data_rdy==1) // Loading plaintext + s3 = 0; + else if(round_counter==0) // Even rounds + s3 = 1; + else if(round_counter==1) // Odd rounds + s3 = 2; + else + s3 = 1'bx; // For debugging + + if(round_counter==0) // Even rounds + s6 = 0; + else + s6 = 1; + + s4 = s6; + s7 = s6; + s5 = ~s6; +end + +// SHIFTER ENABLES +// Two shift registers are enabled when the plaintext is being loaded (1) or when the block cipher is running (3) +always@(*) +begin + if(data_rdy==1 || data_rdy==3) + begin + shifter_enable1 = 1; + shifter_enable2 = 1; + end + else + begin + shifter_enable1 = 0; + shifter_enable2 = 0; + end +end + +// The bit_counter value is incremented in each clock cycle when the block cipher is running +always@(posedge clk) +begin + if(data_rdy==0) + bit_counter <= 0; + else if(data_rdy==3) + bit_counter <= bit_counter + 1; + else + bit_counter <= bit_counter; +end + +// The new computed value +assign lut_out = (lut_rol1 & lut_rol8) ^ shift_out2 ^ lut_rol2 ^ key_in; + +// The global output that gives the ciphertext value +assign cipher_out = lut_out; +endmodule diff --git a/BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v b/BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v new file mode 100644 index 00000000..12b906b4 --- /dev/null +++ b/BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v @@ -0,0 +1,241 @@ +`timescale 1ns / 1ps +////////////////////////////////////////////////////////////////////////////////// +// Team: Virginia Tech Secure Embedded Systems (SES) Lab +// Implementer: Ege Gulcan +// +// Create Date: 16:55:06 11/12/2013 +// Design Name: +// Module Name: simon_key_expansion_shiftreg +// Project Name: +// Target Devices: +// Tool versions: +// Description: +// +// Dependencies: +// +// Revision: +// Revision 0.01 - File Created +// Additional Comments: +// +////////////////////////////////////////////////////////////////////////////////// + +module simon_key_expansion_shiftreg(clk,data_in,key_out,data_rdy,bit_counter,round_counter_out); + +input clk; +input data_in; +input [1:0] data_rdy; +input [5:0] bit_counter; +output key_out; +output round_counter_out; + + +reg [59:0] shifter1; +reg [63:0] shifter2; +reg shift_in1,shift_in2; +wire shift_out1,shift_out2; +reg shifter_enable1,shifter_enable2; + +reg lut_ff_enable,fifo_ff_enable; +wire lut_out; +reg lut_in3; +reg s2,s3; +reg [1:0] s1; +reg [6:0] round_counter; +reg z_value; + +reg fifo_ff0,fifo_ff1,fifo_ff2,fifo_ff3; + +//(* shreg_extract = "no" *) +reg lut_ff0,lut_ff1,lut_ff2,lut_ff3; +//Constant value Z ROM +reg [0:67] Z = 68'b10101111011100000011010010011000101000010001111110010110110011101011; +reg c; + + +///////////////////////////////////////// +//// BEGIN CODE //////////////////////// +/////////////////////////////////////// + +// Least bit of the round counter is sent to the datapath to check if it is even or odd +assign round_counter_out = round_counter[0]; + +// Shift Register1 FIFO 60x1 Begin +// 60x1 shift register storing the 60 most significant bits of the upper word of the key +always @(posedge clk) +begin + if(shifter_enable1) + begin + shifter1 <= {shift_in1, shifter1[59:1]}; + end +end + +assign shift_out1 = shifter1[0]; +// Shift Register1 End + +// Shift Register2 FIFO 64x1 Begin +// 64x1 shift register storing the lower word of the key +always @(posedge clk) +begin + if(shifter_enable2) + begin + shifter2 <= {shift_in2, shifter2[63:1]}; + end +end + +assign shift_out2 = shifter2[0]; +// Shift Register2 End + +// 4 flip-flops storing the least significant 4 bits of the upper word in the first round +always @(posedge clk) +begin + if(fifo_ff_enable) + begin + fifo_ff3 <= shift_out1; + fifo_ff2 <= fifo_ff3; + fifo_ff1 <= fifo_ff2; + fifo_ff0 <= fifo_ff1; + end +end + +// 4 flip-flops storing the least significant 4 bits of the upper word after the first round +always@(posedge clk) +begin + if(lut_ff_enable) + begin + lut_ff3 <= lut_out; + lut_ff2 <= lut_ff3; + lut_ff1 <= lut_ff2; + lut_ff0 <= lut_ff1; + end +end + +//FIFO 64x1 Input MUX +always@(*) +begin + if(data_rdy==2) + shift_in2 = fifo_ff0; + else if(data_rdy==3 && (round_counter<1 || bit_counter>3)) + shift_in2 = fifo_ff0; + else if(data_rdy==3 && bit_counter<4 && round_counter>0) + shift_in2 = lut_ff0; + else + shift_in2 = 1'bx; +end + +//LUT >>3 Input MUX +always@(*) +begin + if(s2==0) + lut_in3 = fifo_ff3; + else + lut_in3 = lut_ff3; +end + +//FIFO 60x1 Input MUX +always@(*) +begin + if(s1==0) + shift_in1 = fifo_ff0; + else if(s1==1) + shift_in1 = data_in; + else if(s1==2) + shift_in1 = lut_out; + else if(s1==3) + shift_in1 = lut_ff0; + else + shift_in1 = 1'bx; +end + +//S2 MUX +always@(*) +begin + if(bit_counter==0 && round_counter!=0) + s2 = 1; + else + s2 = 0; +end + +//S1 MUX +always@(*) +begin + if(data_rdy==2) + s1 = 1; + else if(data_rdy==3 && bit_counter<4 && round_counter==0) + s1 = 0; + else if(data_rdy==3 && bit_counter<4 && round_counter>0) + s1 = 3; + else + s1 = 2; +end + +// LUT FF ENABLE MUX +// LUT FFs are used only at the first four clock cycles of each round +always@(*) +begin + if(data_rdy==3 && bit_counter<4) + lut_ff_enable = 1; + else + lut_ff_enable = 0; +end + +//FIFO FF ENABLE MUX +always@(*) +begin + if(data_rdy==2 || data_rdy==3) + fifo_ff_enable = 1; + else + fifo_ff_enable = 0; +end + +//SHIFTER ENABLES +// Shifters are enabled when the key is loaded or block cipher is running +always@(*) +begin + if(data_rdy==2 || data_rdy==3) + shifter_enable1 = 1; + else + shifter_enable1 = 0; + + if(data_rdy==2 || data_rdy==3) + shifter_enable2 = 1; + else + shifter_enable2 = 0; + +end + +//Round Counter +always@(posedge clk) +begin + if(data_rdy==3 && bit_counter==63) + round_counter <= round_counter + 1; + else if(data_rdy==0) + round_counter <= 0; + else + round_counter <= round_counter; +end + +// The necessary bit of the constant Z is selected by the round counter +always @(*) +begin + if(bit_counter==0) + z_value = Z[round_counter]; + else + z_value = 0; +end + +// The value of c is 1 at the first two cycles of each round only +always @(*) +begin + if(bit_counter==0 || bit_counter==1) + c = 0; + else + c = 1; +end + +// New computed key bit +assign lut_out = shift_out2 ^ lut_in3 ^ shift_out1 ^ z_value ^ c; + +// Output key bit that is connected to the datapath +assign key_out = shift_out2; + +endmodule diff --git a/BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v b/BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v new file mode 100644 index 00000000..c7a79a69 --- /dev/null +++ b/BENCHMARK/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v @@ -0,0 +1,45 @@ +`timescale 1ns / 1ps +////////////////////////////////////////////////////////////////////////////////// +// Team: Virginia Tech Secure Embedded Systems (SES) Lab +// Implementer: Ege Gulcan +// +// Create Date: 19:14:37 11/13/2013 +// Design Name: +// Module Name: top_module +// Project Name: +// Target Devices: +// Tool versions: +// Description: +// +// Dependencies: +// +// Revision: +// Revision 0.01 - File Created +// Additional Comments: +// +////////////////////////////////////////////////////////////////////////////////// +module Simon_bit_serial_top(clk,data_in,data_rdy,cipher_out); + +input clk,data_in; +input [1:0] data_rdy; +output cipher_out; + +wire key; +wire [5:0] bit_counter; +wire round_counter_out; + +/* + data_rdy=0 -> Reset, Idle + data_rdy=1 -> Load Plaintext + data_rdy=2 -> Load Key + data_rdy=3 -> Run (keep at 3 while the block cipher is running) +*/ + +simon_datapath_shiftreg datapath(.clk(clk), .data_in(data_in), .data_rdy(data_rdy), .key_in(key), + . cipher_out(cipher_out), .round_counter(round_counter_out), .bit_counter(bit_counter)); + +simon_key_expansion_shiftreg key_exp(.clk(clk), .data_in(data_in), .data_rdy(data_rdy), .key_out(key), .bit_counter(bit_counter), + .round_counter_out(round_counter_out)); + + +endmodule diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/CM_FIFO_1x.v b/BENCHMARK/ULPSH_fabric/rtl/src/CM_FIFO_1x.v new file mode 100644 index 00000000..55463140 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/CM_FIFO_1x.v @@ -0,0 +1,143 @@ +/*------------------------------------------------------------------- +CM_FIFO_1x + Communication Manager (CM) FIFO, using 1 RAM block. + 18-bit write port (512 deep), 9-bit read port (1024 deep). + + The LSB on the write port will be the first byte to appear on + the read port. + + Valid data appears on the output data port without first + having to do a pop. + + Over-run and under-run protection are both implemented: + reads when empty will be ignored and provide invalid data, + writes when full will be ignored. + +-------------------------------------------------------------------*/ + + +`timescale 1ns / 10ps + +module CM_FIFO_1x ( + rst, + + push_clk, + push, + din, + full, + push_flag, + overflow, + + pop_clk, + pop, + dout, + empty, + pop_flag, + + CM_FIFO_1x_din_o , + CM_FIFO_1x_push_int_o , + CM_FIFO_1x_pop_int_o , + CM_FIFO_1x_push_clk_o , + CM_FIFO_1x_pop_clk_o , + CM_FIFO_1x_rst_o , + + CM_FIFO_1x_almost_full_i , + CM_FIFO_1x_almost_empty_i , + CM_FIFO_1x_push_flag_i , + CM_FIFO_1x_pop_flag_i , + CM_FIFO_1x_dout_i + + +); + +input rst; + +input push_clk; +input push; +input [17:0] din; +output full; +output [3:0] push_flag; +output overflow; + +input pop_clk; +input pop; +output [8:0] dout; +output empty; +output [3:0] pop_flag; + +output [17:0] CM_FIFO_1x_din_o ; +output CM_FIFO_1x_push_int_o ; +output CM_FIFO_1x_pop_int_o ; +output CM_FIFO_1x_push_clk_o ; +output CM_FIFO_1x_pop_clk_o ; +output CM_FIFO_1x_rst_o ; + +input CM_FIFO_1x_almost_full_i ; +input CM_FIFO_1x_almost_empty_i ; +input [3:0] CM_FIFO_1x_push_flag_i ; +input [3:0] CM_FIFO_1x_pop_flag_i ; +input [8:0] CM_FIFO_1x_dout_i ; + + + +reg overflow; + + +wire push_int; +wire pop_int; +reg pop_r1, pop_r2, pop_r3; + + +// over-run/under-run protection +assign push_int = full ? 1'b0 : push; + +// changed to match the current S2 functionality +//assign pop_int = empty ? 1'b0 : pop; +assign pop_int = empty ? 1'b0 : (pop_r2 ^ pop_r3); + + +assign CM_FIFO_1x_din_o = din; +assign CM_FIFO_1x_push_int_o = push_int; +assign CM_FIFO_1x_pop_int_o = pop_int; +assign CM_FIFO_1x_push_clk_o = push_clk; +assign CM_FIFO_1x_pop_clk_o = pop_clk; +assign CM_FIFO_1x_rst_o = rst; +assign almost_full = CM_FIFO_1x_almost_full_i; +assign almost_empty = CM_FIFO_1x_almost_empty_i; +assign push_flag = CM_FIFO_1x_push_flag_i; +assign pop_flag = CM_FIFO_1x_pop_flag_i; +assign dout = CM_FIFO_1x_dout_i; + + + + +assign full = (push_flag == 4'h0); +assign empty = (pop_flag == 4'h0); + + +// overflow detection +always @(posedge push_clk or posedge rst) + if (rst) + overflow <= 0; + else + if (push && full) + overflow <= 1; + else + overflow <= 0; + +/// Synchronize SPI FIFO Read to SPI CLock due to delay +always @(posedge pop_clk or posedge rst) + if (rst) begin + pop_r1 <= 1'b0; + pop_r2 <= 1'b0; + pop_r3 <= 1'b0; + end + else begin + pop_r1 <= pop; + pop_r2 <= pop_r1; + pop_r3 <= pop_r2; + end + + +endmodule + diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/CM_FIFO_autodrain.v b/BENCHMARK/ULPSH_fabric/rtl/src/CM_FIFO_autodrain.v new file mode 100644 index 00000000..bb9558b4 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/CM_FIFO_autodrain.v @@ -0,0 +1,152 @@ +/*----------------------------------------------------------------------------- +CM_FIFO_autodrain + This module will auto-drain (read from) the CM FIFO when RingBufferMode + is enabled. It will stop on packet boundaries (designated by bit 8 of + the FIFO data). +-----------------------------------------------------------------------------*/ + + +`timescale 1ns / 10ps + + +module CM_FIFO_autodrain ( + input rst, + input FFE_CLK_gclk, + + input RingBufferMode, + input [3:0] CM_FIFO_PushFlags, + input CM_FIFO_Empty, + input CM_FIFO_PopFromTLC, + input [8:0] CM_FIFO_ReadData, + + output CM_FIFO_Pop, + output busy, + output TP1, + output TP2 +); + + +// state definitions +localparam ST_IDLE = 3'b000; +localparam ST_SETBUSY1 = 3'b001; +localparam ST_SETBUSY2 = 3'b010; +localparam ST_WAIT = 3'b011; +localparam ST_READ = 3'b100; + + +wire SOP_Marker; +wire FIFO_AutoRead_Threshold; +reg RingBufferMode_r1; +reg RingBufferMode_r2; +reg [2:0] state; +reg busy_reg; +reg CM_FIFO_PopAutoDrain; + + +assign SOP_Marker = CM_FIFO_ReadData[8]; + + +/* PUSH_FLAG: + 0x0: full + 0x1: empty + 0x2: room for 1/2 to (full - 1) + 0x3: room for 1/4 to (1/2 -1) + 0x4: room for 64 to (1/4 - 1) + 0xA: room for 32 to 63 + 0xB: room for 16 to 31 + 0xC: room for 8 to 15 + 0xD: room for 4 to 7 + 0xE: room for 2 to 3 + 0xF: room for 1 + others: reserved */ + +assign FIFO_AutoRead_Threshold = ((CM_FIFO_PushFlags == 4'h0) || (CM_FIFO_PushFlags[3])); // full or (63 or less) 16-bit words + + +// sync RingBufferMode to the FFE clk +always @(posedge rst or posedge FFE_CLK_gclk) + if (rst) begin + RingBufferMode_r1 <= 0; + RingBufferMode_r2 <= 0; + end + else begin + RingBufferMode_r1 <= RingBufferMode; + RingBufferMode_r2 <= RingBufferMode_r1; + end + + +// state machine +always @(posedge rst or posedge FFE_CLK_gclk) + if (rst) + state <= ST_IDLE; + else + case (state) + ST_IDLE: if (RingBufferMode_r2) + state <= ST_SETBUSY1; + else + state <= ST_IDLE; + + ST_SETBUSY1: state <= ST_SETBUSY2; // allow time for the FIFO read clock to switch safely + + ST_SETBUSY2: state <= ST_WAIT; + + ST_WAIT: if (!RingBufferMode_r2) + state <= ST_IDLE; + else + state <= ST_READ; + + ST_READ: if (SOP_Marker && !RingBufferMode_r2) + state <= ST_SETBUSY1; // goto ST_SETBUSY1 to allow time to switch to SPI_SCLK + else + state <= ST_READ; + endcase + + +// busy +wire busy_reg_reset; +assign busy_reg_reset = rst || !RingBufferMode; +always @(posedge busy_reg_reset or posedge FFE_CLK_gclk) + if (busy_reg_reset) + busy_reg <= 0; + else + case (busy_reg) + 1'b0: if ((state == ST_IDLE) && (RingBufferMode_r2)) + busy_reg <= 1; + else + busy_reg <= 0; + 1'b1: if (((state == ST_SETBUSY1) && !RingBufferMode_r2) || (state == ST_IDLE)) + busy_reg <= 0; + else + busy_reg <= 1; + endcase + + + +// FIFO Read control +always @(*) + if (state == ST_READ) // pop only allowed in ST_READ state... + if (!CM_FIFO_Empty) // ...and FIFO not empty + if (!SOP_Marker) // if not on SOP marker, keep reading + CM_FIFO_PopAutoDrain <= 1; + else // (SOP_Marker) + if (FIFO_AutoRead_Threshold && RingBufferMode_r2) // if SOP marker, read next packet if FIFO is at or past threshold and RingBufferMode still on + CM_FIFO_PopAutoDrain <= 1; + else + CM_FIFO_PopAutoDrain <= 0; // else pop=0 + else // (CM_FIFO_Empty) + CM_FIFO_PopAutoDrain <= 0; + else // (state != ST_READ) + CM_FIFO_PopAutoDrain <= 0; + + +assign CM_FIFO_Pop = busy_reg ? CM_FIFO_PopAutoDrain : CM_FIFO_PopFromTLC; + +assign busy = busy_reg; + + +assign TP1 = FIFO_AutoRead_Threshold; +assign TP2 = 0; + + +endmodule + diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/FFEControlMemory_4k.v b/BENCHMARK/ULPSH_fabric/rtl/src/FFEControlMemory_4k.v new file mode 100644 index 00000000..2748b898 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/FFEControlMemory_4k.v @@ -0,0 +1,291 @@ + +// 4k deep CM +// This module bypasses the FFEControlMememoryMux since the addressing of the individual RAM blocks +// is not the same when coming from the TLC vs. FFE, and dynamic code updates must be supported for +// the fabric RAM's. + +// Note: in order for this to work correctly, RdClk and WrClk must be the same (tied together externally). + + +`timescale 1ns / 10ps + +`include "ulpsh_rtl_defines.v" + +module FFEControlMemory_4k ( + // General Interface + input ResetIn, + input SPI_clk, + input TLC_FFE_clk2x_muxed, // already muxed based on UseFastClock from TLC + + input MemSelect_en, // MemorySelect and enable from TLC + input [2:0] MemSelect, + + input FFE_clock_halfperiod, + + input [11:0] Address_TLC, // TLC address is used for both TLC reads and writes + + input [35:0] MemoryMux_in, + output [35:0] MemoryMux_out, + + //Read Interface + input [11:0] ReadAddress_FFE, + output [35:0] ReadData, + input ReadEnable_TLC, + input ReadEnable_FFE, + + //Write Interface + input [35:0] WriteData_TLC, + input WriteEnable_TLC, + + // ASSP RAM interface - left bank + output assp_lb_ram0_clk, + output [8:0] assp_lb_ram0_addr, + output [35:0] assp_lb_ram0_wr_data, + input [35:0] assp_lb_ram0_rd_data, + output assp_lb_ram0_wr_en, + output assp_lb_ram0_rd_en, + output [3:0] assp_lb_ram0_wr_be, + + // ASSP RAM interface - right bank + output assp_rb_ram1_clk, + output [8:0] assp_rb_ram1_addr, + output [35:0] assp_rb_ram1_wr_data, + input [35:0] assp_rb_ram1_rd_data, + output assp_rb_ram1_wr_en, + output assp_rb_ram1_rd_en, + output [3:0] assp_rb_ram1_wr_be, + + // ASSP RAM interface - 8k - left bank + output assp_lb_ram8k_clk, + output [11:0] assp_lb_ram8k_addr, + output [16:0] assp_lb_ram8k_wr_data, + input [16:0] assp_lb_ram8k_rd_data, + output assp_lb_ram8k_wr_en, + output assp_lb_ram8k_rd_en, + output [1:0] assp_lb_ram8k_wr_be, + + //AP2 + output [8:0] FFEControlMemory_4k_Address_TLC_o , + output [8:0] FFEControlMemory_4k_ReadAddress_muxed_o , + output FFEControlMemory_4k_ram5_wr_en_o, + output FFEControlMemory_4k_ram5_rd_en_o, + output FFEControlMemory_4k_SPI_clk_o, + output FFEControlMemory_4k_TLC_FFE_clk2x_muxed_o, + output [35:0] FFEControlMemory_4k_WriteData_TLC_o , + input [35:0] FFEControlMemory_4k_ram5_rd_data_i , + output FFEControlMemory_4k_ram4_wr_en_o , + output FFEControlMemory_4k_ram4_rd_en_o, + input [35:0] FFEControlMemory_4k_ram4_rd_data_i, + output [9:0] FFEControlMemory_4k_fabric_ram1Kx9_addr_o, + output FFEControlMemory_4k_ram1_wr_en_o , + output FFEControlMemory_4k_ram1_rd_en_o , + input [8:0] FFEControlMemory_4k_ram1_rd_data_i + + + +); + +wire [11:0] ReadAddress_muxed; + +wire Select_from_TLC; + +wire ram0_wr_en; +wire ram1_wr_en; +wire ram2_wr_en; +wire ram3_wr_en; +wire ram4_wr_en; +wire ram5_wr_en; + +wire ram0_rd_en; +wire ram1_rd_en; +wire ram2_rd_en; +wire ram3_rd_en; +wire ram4_rd_en; +wire ram5_rd_en; + +wire [11:0] assp_ram8k_addr; +wire [9:0] fabric_ram1Kx9_addr; + +wire [16:0] ram0_rd_data; +wire [8:0] ram1_rd_data; +wire [35:0] ram2_rd_data; +wire [35:0] ram3_rd_data; +wire [35:0] ram4_rd_data; +wire [35:0] ram5_rd_data; +reg [35:0] lower2k_rd_data; +reg [16:0] lower2k_rd_data_phase0, lower2k_rd_data_phase1; +reg ReadAddress_muxed_bit0_r1; + +reg [2:0] ram_rd_select; +reg [35:0] ram_rd_data; +wire [8:0] assp_ram_addr; + + +// RAM blocks are arranged as follows: +// RAM 0: 0-2k: 4Kx17 (double-clocked to create the lower 34 bits of each uInstruction) +// RAM 1: 0-2k: 1024x9 (one-half of the 1024x9 word is used for the remaining 2 bits of each uInstruction) +// RAM 2,3: 2k-3k: ASSP RAM's (formerly 0k-1k in the 2k CM) +// RAM 4,5: 3k-4k: fabric RAM's (formerly 1k-2k in the 2k CM) + + +assign Select_from_TLC = (MemSelect_en && (MemSelect == 3'h0 || MemSelect == 3'h4 || MemSelect == 3'h5)); + +// memory mux to pass data back to TLC +assign MemoryMux_out = Select_from_TLC ? ReadData : MemoryMux_in; + + +// mux between the TLC and FFE control signals +assign ReadAddress_muxed = Select_from_TLC ? Address_TLC : ReadAddress_FFE; +assign ReadEnable_muxed = Select_from_TLC ? ReadEnable_TLC : ReadEnable_FFE; + + +// generate the read address for the 4Kx17 ASSP RAM +assign assp_ram8k_addr = Select_from_TLC ? Address_TLC : {ReadAddress_FFE[10:0], FFE_clock_halfperiod}; + +/// generate the read address for the 1Kx9 fabric RAM +assign fabric_ram1Kx9_addr = Select_from_TLC ? Address_TLC : ReadAddress_FFE[10:1]; + +// write enables for each RAM block +// note: fabric RAM's cannot use MemSelect_en since these RAM's may be updated during run-time. +assign ram0_wr_en = (MemSelect_en && MemSelect == 3'h4 && WriteEnable_TLC); +assign ram1_wr_en = (MemSelect_en && MemSelect == 3'h5 && WriteEnable_TLC); +assign ram2_wr_en = (MemSelect_en && MemSelect == 3'h0 && WriteEnable_TLC && Address_TLC[10:9] == 2'b00); +assign ram3_wr_en = (MemSelect_en && MemSelect == 3'h0 && WriteEnable_TLC && Address_TLC[10:9] == 2'b01); +assign ram4_wr_en = ( MemSelect == 3'h0 && WriteEnable_TLC && Address_TLC[10:9] == 2'b10); +assign ram5_wr_en = ( MemSelect == 3'h0 && WriteEnable_TLC && Address_TLC[10:9] == 2'b11); + +// read enables for each RAM block +assign ram0_rd_en = (MemSelect_en && MemSelect == 3'h4) ? ReadEnable_TLC : (ReadEnable_FFE && ReadAddress_FFE[11] == 1'b0); +assign ram1_rd_en = (MemSelect_en && MemSelect == 3'h5) ? ReadEnable_TLC : (ReadEnable_FFE && ReadAddress_FFE[11] == 1'b0 && FFE_clock_halfperiod); +assign ram2_rd_en = (MemSelect_en && MemSelect == 3'h0) ? (ReadEnable_TLC && Address_TLC[10:9] == 2'b00) : (ReadEnable_FFE && FFE_clock_halfperiod && ReadAddress_FFE[11:9] == 3'b100 && FFE_clock_halfperiod); +assign ram3_rd_en = (MemSelect_en && MemSelect == 3'h0) ? (ReadEnable_TLC && Address_TLC[10:9] == 2'b01) : (ReadEnable_FFE && FFE_clock_halfperiod && ReadAddress_FFE[11:9] == 3'b101 && FFE_clock_halfperiod); +assign ram4_rd_en = (MemSelect_en && MemSelect == 3'h0) ? (ReadEnable_TLC && Address_TLC[10:9] == 2'b10) : (ReadEnable_FFE && FFE_clock_halfperiod && ReadAddress_FFE[11:9] == 3'b110 && FFE_clock_halfperiod); +assign ram5_rd_en = (MemSelect_en && MemSelect == 3'h0) ? (ReadEnable_TLC && Address_TLC[10:9] == 2'b11) : (ReadEnable_FFE && FFE_clock_halfperiod && ReadAddress_FFE[11:9] == 3'b111 && FFE_clock_halfperiod); + + +// RAM 5 (fabric) +assign FFEControlMemory_4k_Address_TLC_o[8:0] = Address_TLC[8:0]; +assign FFEControlMemory_4k_ReadAddress_muxed_o[8:0] = ReadAddress_muxed[8:0]; +assign FFEControlMemory_4k_ram5_wr_en_o = ram5_wr_en ; +assign FFEControlMemory_4k_ram5_rd_en_o = ram5_rd_en; +assign FFEControlMemory_4k_SPI_clk_o = SPI_clk; +assign FFEControlMemory_4k_TLC_FFE_clk2x_muxed_o = TLC_FFE_clk2x_muxed; +assign FFEControlMemory_4k_WriteData_TLC_o = WriteData_TLC; +assign ram5_rd_data = FFEControlMemory_4k_ram5_rd_data_i; + + +assign FFEControlMemory_4k_ram4_wr_en_o = ram4_wr_en ; +assign FFEControlMemory_4k_ram4_rd_en_o = ram4_rd_en; +assign ram4_rd_data = FFEControlMemory_4k_ram4_rd_data_i; + + +// mappings to the ASSP RAM's + +assign assp_ram_addr = (MemSelect_en && MemSelect == 3'h0) ? Address_TLC[8:0] : ReadAddress_muxed[8:0]; + +// RAM 3 (ASSP right bank) +// note: the port names are still called "ram1" to maintain compatibility with the 2k CM variant +assign assp_rb_ram1_clk = TLC_FFE_clk2x_muxed; +assign assp_rb_ram1_addr = assp_ram_addr; +assign assp_rb_ram1_wr_data = WriteData_TLC; +assign ram3_rd_data = assp_rb_ram1_rd_data; +assign assp_rb_ram1_wr_en = ram3_wr_en; +assign assp_rb_ram1_rd_en = ram3_rd_en; +assign assp_rb_ram1_wr_be = 4'b1111; + +// RAM 2 (ASSP left bank) +// note: the port names are still called "ram0" to maintain compatibility with the 2k CM variant +assign assp_lb_ram0_clk = TLC_FFE_clk2x_muxed; +assign assp_lb_ram0_addr = assp_ram_addr; +assign assp_lb_ram0_wr_data = WriteData_TLC; +assign ram2_rd_data = assp_lb_ram0_rd_data; +assign assp_lb_ram0_wr_en = ram2_wr_en; +assign assp_lb_ram0_rd_en = ram2_rd_en; +assign assp_lb_ram0_wr_be = 4'b1111; + +assign FFEControlMemory_4k_fabric_ram1Kx9_addr_o = fabric_ram1Kx9_addr; +assign FFEControlMemory_4k_ram1_wr_en_o = ram1_wr_en ; +assign FFEControlMemory_4k_ram1_rd_en_o = ram1_rd_en; +assign FFEControlMemory_4k_SPI_clk_o = SPI_clk; +assign ram1_rd_data = FFEControlMemory_4k_ram1_rd_data_i; + + +// RAM 0 (ASSP 8k left bank) +assign assp_lb_ram8k_clk = TLC_FFE_clk2x_muxed; +assign assp_lb_ram8k_addr = assp_ram8k_addr; +assign assp_lb_ram8k_wr_data = WriteData_TLC; +assign ram0_rd_data = assp_lb_ram8k_rd_data; +assign assp_lb_ram8k_wr_en = ram0_wr_en; +assign assp_lb_ram8k_rd_en = ram0_rd_en; +assign assp_lb_ram8k_wr_be = 2'b11; + + +// latch the 4Kx17 read data +always @(posedge TLC_FFE_clk2x_muxed) begin + if (FFE_clock_halfperiod) + lower2k_rd_data_phase0 <= ram0_rd_data; + if (!FFE_clock_halfperiod) + lower2k_rd_data_phase1 <= ram0_rd_data; + if (FFE_clock_halfperiod) + ReadAddress_muxed_bit0_r1 <= ReadAddress_muxed[0]; +end + +// assemble the read data for the lower 2k (ram0/ram1) +always @(*) + if (FFE_clock_halfperiod == 0) + if (ReadAddress_muxed_bit0_r1 == 0) + lower2k_rd_data <= {ram1_rd_data[1:0], ram0_rd_data[16:0], lower2k_rd_data_phase0[16:0]}; + else + lower2k_rd_data <= {ram1_rd_data[3:2], ram0_rd_data[16:0], lower2k_rd_data_phase0[16:0]}; + else + if (ReadAddress_muxed_bit0_r1 == 0) + lower2k_rd_data <= {ram1_rd_data[1:0], lower2k_rd_data_phase1[16:0], lower2k_rd_data_phase0[16:0]}; + else + lower2k_rd_data <= {ram1_rd_data[3:2], lower2k_rd_data_phase1[16:0], lower2k_rd_data_phase0[16:0]}; + + + +// mux the read data from each RAM block, for the FFE +always @(posedge TLC_FFE_clk2x_muxed) + if (FFE_clock_halfperiod) + ram_rd_select <= ReadAddress_muxed[11:9]; + +always @(*) + if (MemSelect_en) + // TLC is reading + if (MemSelect == 3'h0) + case (ram_rd_select[1:0]) + 2'b00: ram_rd_data <= ram2_rd_data; + 2'b01: ram_rd_data <= ram3_rd_data; + 2'b10: ram_rd_data <= ram4_rd_data; + 2'b11: ram_rd_data <= ram5_rd_data; + endcase + else + if (MemSelect == 3'h4) + ram_rd_data <= ram0_rd_data; + else + // assume select=5 to reduce logic + + //if (MemSelect == 3'h5) + ram_rd_data <= ram1_rd_data; + //else + // ram_rd_data <= 0; + else + // FFE is reading + if (ram_rd_select[2]) + // upper 2k + case(ram_rd_select[1:0]) + 2'b00: ram_rd_data <= ram2_rd_data; + 2'b01: ram_rd_data <= ram3_rd_data; + 2'b10: ram_rd_data <= ram4_rd_data; + 2'b11: ram_rd_data <= ram5_rd_data; + endcase + else + // lower 2k + ram_rd_data <= lower2k_rd_data; + +assign ReadData = ram_rd_data; + + +endmodule + diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/FFEDataMemoryMux.v b/BENCHMARK/ULPSH_fabric/rtl/src/FFEDataMemoryMux.v new file mode 100644 index 00000000..0f59273b --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/FFEDataMemoryMux.v @@ -0,0 +1,38 @@ +`timescale 1ns / 10ps + +module FFEDataMemoryMux ( + input Select, + + input [9:0] ReadAddressIn0, + input [9:0] ReadAddressIn1, + output[9:0] ReadAddressOut, + + input [9:0] WriteAddressIn0, + input [9:0] WriteAddressIn1, + output[9:0] WriteAddressOut, + + input [35:0] DataToMemoryIn0, + input [35:0] DataToMemoryIn1, + output[35:0] DataToMemoryOut, + + input [35:0] DataFromMemoryIn0, + input [35:0] DataFromMemoryIn1, + output[35:0] DataFromMemoryOut, + + input ReadEnable0, + input ReadEnable1, + output ReadEnable, + + input WriteEnable0, + input WriteEnable1, + output WriteEnable + ); + + assign ReadAddressOut = (Select) ? ReadAddressIn1 : ReadAddressIn0; + assign WriteAddressOut = (Select) ? WriteAddressIn1 : WriteAddressIn0; + assign DataToMemoryOut = (Select) ? DataToMemoryIn1 : DataToMemoryIn0; + assign DataFromMemoryOut = (Select) ? DataFromMemoryIn1 : DataFromMemoryIn0; + assign ReadEnable = (Select) ? ReadEnable1 : ReadEnable0; + assign WriteEnable = (Select) ? WriteEnable1 : WriteEnable0; + +endmodule diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/FFE_ALU.v b/BENCHMARK/ULPSH_fabric/rtl/src/FFE_ALU.v new file mode 100644 index 00000000..5e5353bb --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/FFE_ALU.v @@ -0,0 +1,476 @@ +// ----------------------------------------------------------------------------- +// title : FFE_ALU.v +// project : ULP Sensor Hub +// description : 32-bit ALU +// ----------------------------------------------------------------------------- +// copyright (c) 2013, QuickLogic Corporation +// ----------------------------------------------------------------------------- +// History : +// date version author description +// +// ----------------------------------------------------------------------------- +// date version author description +// 10-31-2013 1.1 Anthony Le Add AND function to code +// Details: +// 1. Add new bus signal xT30 as 32-bit for output of AND function +// 2. Assign a temporary 32bit bus to hold the concatenation of MailBox bit: +// Mailbox32bit = {8'b0, MailBox[7:0], 16'h0}; +// 3. Add code to perform AND function between Mailbox32bit and xT23 +// 4. Add mux function between xT30 and MailBox in using signal[38] +// 5. Expected the Synthesis to remove all unused logics +// +// 11-29-2013 1.2 Anthony Le Add additional comparison functions +// Details: +// 1. Current system supports only three jump functions: +// a. JMP: jump +// b. JMPNEZ: jump when result is not equal to zero +// c. JMPGEZ: jump when result is greater or equal to zero +// 2. Add four more compriason jump functions +// a. JMPEQZ: jump when result is equal to zero +// b. JMPLTZ: jump when result is less than zero +// c. JMPLEZ: jump when result is less than or equal to zero +// d. JMPGTZ: jump when result is greater than zero +// 3. Re-use the three control signals[19:17] +// 4. Use an 8-to-1 mux for JUMP logic +// 5. Update xJumpFlag from wire to reg type +// +// +// ----------------------------------------------------------------------------- + +`timescale 1ns / 10ps + +`include "ulpsh_rtl_defines.v" + +module FFE_ALU ( + input [31:0] xReadData1, + input [31:0] xReadData2, + input [63:0] signals, + input ClockIn, + input Clock_x2In, + input FFE_clock_halfperiod, + input [15:0] TimeStampIn, + input [31:0] MailboxIn, + input [3:0] SM_InterruptIn, + input MultClockIn, + input [3:0] MultStateIn, + output [8:0] xIndexRegister, + output [31:0] xWriteData, + output reg xJumpFlag, + input Save_BG_registers, + input Restore_BG_registers, + + output [31:0] mult_in1, + output [31:0] mult_in2, + output mult_enable, + input [63:0] mult_out +); + + +wire [31:0] xT0, xT1, xT2; +//wire [31:0] xT3; // defined below, depending on the multiplier implementation +wire [31:0] xT4; +reg [31:0] xT5; +wire [31:0] xT6, xT7, xT8, xT9; +wire [31:0] xT10, xT11, xT12, xT13, xT14, xT15, xT16, xT17, xT18, xT19, xT20, xT21, xT22; +reg [31:0] xT23; +wire [31:0] xT24, xT25; +wire [8:0] xT26, xT27, xT28; +reg [8:0] xT29; +wire [31:0] xT30; +wire signed [31:0] xT12_signed; +wire f0; +reg f2, f5, f2_BG, f5_BG; +wire f3, f6; +reg f2_latched, f2_BG_latched; +reg [31:0] xT5_latched; +reg f5_latched, f5_BG_latched; +reg [8:0] xT29_latched; + +// compiler options, from rtl_defines.v +// ENABLE_FFE_F0_EXTENDED_DM +// ENABLE_FFE_F0_SINGLE_DM +// ENABLE_FFE_F0_PROGRAMMABLE_SEG0_OFFSET +// FFE_F0_SEG0_OFFSET [value] + +// compiler directives related to CM size: +// ENABLE_FFE_F0_CM_SIZE_2K +// ENABLE_FFE_F0_CM_SIZE_4K +// ENABLE_FFE_F0_CM_SIZE_3K (future support if needed) + + + +// select the multiplier implementation +`define ASSP_MULT + +`ifdef FullSingleCycle + wire [63:0] xT3; + wire [63:0] xT1extended, xT2extended; + + assign xT1extended[63:0] = { {32{xT1[31]}}, xT1[31:0] }; + assign xT2extended[63:0] = { {32{xT2[31]}}, xT2[31:0] }; + assign xT3 = xT1extended * xT2extended; + assign xT4 = (xT3 >> 16); + +`elsif Handicapped + wire [31:0] xT3; + assign xT3 = xT1 + xT2; // replace multiplier with adder + assign xT4 = xT3; + +`elsif MultiCycle + wire [31:0] xT3; + Multiplier Multiplier_1 ( + .ClockIn ( MultClockIn ), + .StateIn ( MultStateIn ), + .Arg1In ( xT1 ), + .Arg2In ( xT2 ), + .ResultOut ( xT3 ) + ); + assign xT4 = xT3; + +`elsif ASSP_MULT + wire [63:0] xT3; + + assign xT3 = mult_out; + assign xT4 = (xT3 >> 16); + +`else + wire [31:0] xT3; + + assign xT3 = 0; + assign xT4 = 0; + +`endif + + +// drive the outputs for the ASSP multiplier +assign mult_in1 = xT1; +assign mult_in2 = xT2; +assign mult_enable = signals[5]; + + + +assign xT22 = signals[2] ? (xReadData1<<16) : xReadData1; + +always @(*) + case (signals[1:0]) + 2'b00: xT23 <= xReadData2; + 2'b01: xT23 <= MailboxIn; + 2'b10: xT23 <= {TimeStampIn[15:0], 16'b0}; + 2'b11: xT23 <= {7'b0, xT29[8:0], 16'b0}; // IndexReg + endcase + +assign xT24 = signals[3] ? {12'b0, SM_InterruptIn[3:0], 16'b0} : xT23; +assign xT30 = xReadData1 & xT24; +assign xT9 = signals[38] ? xT30 : xT24; +assign xT21 = xReadData1 | xT24; +assign xT25 = signals[39] ? xT21 : xT9; + +assign xT0 = signals[4] ? xT25 : xT22; + +assign xT12_signed = xT12; +// remove these muxes to save space +//assign xT1 = signals[5] ? xT0 : xT1; // this mux (latch) keeps the multiplier inputs stable, to save power +//assign xT2 = signals[5] ? xT25 : xT2; // this mux (latch) keeps the multiplier inputs stable, to save power +assign xT1 = xT0; +assign xT2 = xT25; + +assign xT7 = signals[5] ? xT4 : xT25; +assign xT10 = signals[8] ? ~xT7 : xT7; +assign xT11 = signals[8] ? 32'b1 : 32'b0; +assign xT13 = signals[9] ? xT7 : xT10; +assign xT6 = signals[6] ? xT22 : xT5; +assign xT8 = signals[7] ? xT6 : 32'b0; +assign xT12 = xT8 + xT10 + xT11; +assign xT14 = (xT12_signed >>> 1); +assign xT16 = signals[11] ? xT14 : xT12; +assign xT19 = signals[12] ? xT16 : xT6; +assign f0 = xT12[31]; + +// Sign bit +`ifndef ENABLE_FFE_F0_SINGLE_DM + // double DM, default behavior + + `ifdef ENABLE_FFE_F0_CM_SIZE_4K + // 4k CM + always @(posedge Clock_x2In) begin + if (FFE_clock_halfperiod) begin + if (Restore_BG_registers) + f2 <= f2_BG; + else + f2 <= signals[10] ? f0 : f2; + + if (Save_BG_registers) + f2_BG <= f2; + else + f2_BG <= f2_BG; + end + end + + `else + // 2k CM + always @(posedge ClockIn) begin + if (Restore_BG_registers) + f2 <= f2_BG; + else + f2 <= signals[10] ? f0 : f2; + + if (Save_BG_registers) + f2_BG <= f2; + else + f2_BG <= f2_BG; + end + + `endif + +`else + // single DM + + always @(posedge Clock_x2In) begin + if (!FFE_clock_halfperiod) begin + if (Restore_BG_registers) + f2_latched <= f2_BG; + else + f2_latched <= signals[10] ? f0 : f2; + + if (Save_BG_registers) + f2_BG_latched <= f2; + else + f2_BG_latched <= f2_BG; + end + end + + `ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In) begin + if (FFE_clock_halfperiod) begin + f2 <= f2_latched; + f2_BG <= f2_BG_latched; + end + end + `else + always @(posedge ClockIn) begin + f2 <= f2_latched; + f2_BG <= f2_BG_latched; + end + `endif + +`endif + + +assign f6 = signals[33] ? (f2) : (f0); +assign f3 = signals[35] ? !f5 : f6; + +assign xT15 = (f3) ? xT13 : xT19; +assign xT17 = signals[13] ? xT15 : xT16; +assign xT18 = (xT17 << 1); +assign xT20 = signals[14] ? xT18 : xT17; + +assign xWriteData = xT20; + +// accumulator +`ifndef ENABLE_FFE_F0_SINGLE_DM + // double DM, default behavior + `ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In) begin + if (FFE_clock_halfperiod) + xT5 <= signals[16] ? xT20 : xT5; + end + `else + always @(posedge ClockIn) begin + xT5 <= signals[16] ? xT20 : xT5; + end + `endif +`else + // single DM + always @(posedge Clock_x2In) begin + if (!FFE_clock_halfperiod) + xT5_latched <= signals[16] ? xT20 : xT5; + end + + `ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In) + if (FFE_clock_halfperiod) + xT5 <= xT5_latched; + `else + always @(posedge ClockIn) + xT5 <= xT5_latched; + `endif +`endif + + +// NEZ flag +`ifndef ENABLE_FFE_F0_SINGLE_DM + // double DM, default behavior + `ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In) begin + if (FFE_clock_halfperiod) begin + if (Restore_BG_registers) + f5 <= f5_BG; + else + f5 <= signals[15] ? f5 : (xT20 != 32'b0); + + if (Save_BG_registers) + f5_BG <= f5; + else + f5_BG <= f5_BG; + end + end + `else + always @(posedge ClockIn) begin + if (Restore_BG_registers) + f5 <= f5_BG; + else + f5 <= signals[15] ? f5 : (xT20 != 32'b0); + + if (Save_BG_registers) + f5_BG <= f5; + else + f5_BG <= f5_BG; + end + `endif +`else + // single DM + always @(posedge Clock_x2In) begin + if (!FFE_clock_halfperiod) begin + if (Restore_BG_registers) + f5_latched <= f5_BG; + //f5_latched <= f5_BG_latched; + else + f5_latched <= signals[15] ? f5 : (xT20 != 32'b0); + //f5_latched <= signals[15] ? f5_latched : (xT20 != 32'b0); + + if (Save_BG_registers) + f5_BG_latched <= f5; + //f5_BG_latched <= f5_latched; + else + f5_BG_latched <= f5_BG; + //f5_BG_latched <= f5_BG_latched; + end + end + + `ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In) begin + if (FFE_clock_halfperiod) begin + f5 <= f5_latched; + f5_BG <= f5_BG_latched; + end + end + `else + always @(posedge ClockIn) begin + f5 <= f5_latched; + f5_BG <= f5_BG_latched; + end + `endif +`endif + + +always @(*) +begin + case ({signals[19], signals[18], signals[17]}) + 3'b000: xJumpFlag = 1'b0; // no jump + 3'b001: xJumpFlag = 1'b1; // JMP (unconditional jump) + 3'b010: xJumpFlag = f5; // JMPNEZ (jump if NEZflag) + 3'b011: xJumpFlag = !f5; // JMPEQZ (jump if !NEZflag) + 3'b100: xJumpFlag = !f2; // JMPGEZ (jump if !SignBit) + 3'b101: xJumpFlag = f2; // JMPLTZ (jump if SignBit) + 3'b110: xJumpFlag = !(!f2 && f5); // JMPLEZ (jump if SignBit or !NEZflag) + 3'b111: xJumpFlag = !f2 && f5; // JMPGTZ (jump if !SignBit and NEZflag) + default: xJumpFlag = 1'b0; + endcase +end + + +// Index register code +assign xT26 = xT29 + 1; +assign xT27 = signals[24] ? xT26 : 9'b0; +assign xT28 = signals[26] ? xT20[24:16] : xT27; // assign the integer portion of xT20, or xT27 + +// Index Register +`ifndef ENABLE_FFE_F0_SINGLE_DM + // double DM, default behavior + + `ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In) begin + if (FFE_clock_halfperiod) begin + if (signals[25]) + xT29 <= xT28; + else + xT29 <= xT29; + end + end + `else + always @(posedge ClockIn) begin + if (signals[25]) + xT29 <= xT28; + else + xT29 <= xT29; + end + `endif +`else + // single DM + + always @(posedge Clock_x2In) begin + if (!FFE_clock_halfperiod) begin + if (signals[25]) + xT29_latched <= xT28; + else + xT29_latched <= xT29; + end + end + + `ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In) + if (FFE_clock_halfperiod) + xT29 <= xT29_latched; + `else + always @(posedge ClockIn) + xT29 <= xT29_latched; + `endif + +`endif + +assign xIndexRegister = xT29; + + +// prevent logic duplication +//pragma attribute xT0 preserve_driver true +//pragma attribute xT1 preserve_driver true +//pragma attribute xT2 preserve_driver true +//pragma attribute xT3 preserve_driver true +//pragma attribute xT4 preserve_driver true +//pragma attribute xT5 preserve_driver true +//pragma attribute xT6 preserve_driver true +//pragma attribute xT7 preserve_driver true +//pragma attribute xT8 preserve_driver true +//pragma attribute xT9 preserve_driver true +//pragma attribute xT10 preserve_driver true +//pragma attribute xT11 preserve_driver true +//pragma attribute xT12 preserve_driver true +//pragma attribute xT13 preserve_driver true +//pragma attribute xT14 preserve_driver true +//pragma attribute xT15 preserve_driver true +//pragma attribute xT16 preserve_driver true +//pragma attribute xT17 preserve_driver true +//pragma attribute xT18 preserve_driver true +//pragma attribute xT19 preserve_driver true +//pragma attribute xT20 preserve_driver true +//pragma attribute xT20 preserve_driver true +//pragma attribute xT21 preserve_driver true +//pragma attribute xT22 preserve_driver true +//pragma attribute xT23 preserve_driver true +//pragma attribute xT24 preserve_driver true +//pragma attribute xT25 preserve_driver true +//pragma attribute xT26 preserve_driver true +//pragma attribute xT27 preserve_driver true +//pragma attribute xT28 preserve_driver true +//pragma attribute xT29 preserve_driver true +//pragma attribute xT30 preserve_driver true +//pragma attribute xT12_signed preserve_driver true +//pragma attribute f0 preserve_driver true +//pragma attribute f2 preserve_driver true +//pragma attribute f5 preserve_driver true +//pragma attribute f3 preserve_driver true +//pragma attribute f6 preserve_driver true + + +endmodule + diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/FFE_Control.v b/BENCHMARK/ULPSH_fabric/rtl/src/FFE_Control.v new file mode 100644 index 00000000..21c5e56d --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/FFE_Control.v @@ -0,0 +1,964 @@ +/* ----------------------------------------------------------------------------- + title : FlexFusionEngine Control + project : Jim-Bob Hardware Sensor Hub + ----------------------------------------------------------------------------- + platform : Alabama test chip + standard : Verilog 2001 + ----------------------------------------------------------------------------- + description: Module for controlling the FlexFusionEngine + ----------------------------------------------------------------------------- + copyright (c) 2013, QuickLogic Corporation + ----------------------------------------------------------------------------- + History : + Date Version Author Description + 2013/03/21 1.0 Jason Lew Created + 2013/05/02 1.1 Jason Lew Migrated from FFEAT v21d + 2013/06/14 1.2 Randy O. Corrected assignment to DataMemReadAddr's b/c it wasn't using IndexReg properly. + Corrected assignment to MemReadData's b/c it shouldn't use IndexReg. + 2013/06/26 1.3 Randy O. Made the Signals bus 64 bits wide instead of 32, since it needs to be at least as wide as the one in microopdecodes.v + 2013/07/01 1.4 Randy O. Cosmetic changes to improve readability. + Removed DataMem1WriteData_int & DataMem2WriteData_int since they were unused. + 2013/07/08 1.5 Randy O. Added unit delays to aid in functional sim. + 2014/05/21 1.6 Glen G. Added ability to read/write expanded Sensor Manager Memory + + ----------------------------------------------------------------------------- + Comments: This solution is specifically for implementing into the Alabama + test chip. Verification will be done using the Jim-Bob Sensor Board +------------------------------------------------------------------------------*/ + +`include "ulpsh_rtl_defines.v" + + +`timescale 1ns / 10ps + +module FFE_Control ( // named RunFlexFusionEngine in C source + input ClockIn, + input Clock_x2In, + input ResetIn, + input StartIn, + output StartSMOut, + input [15:0] TimeStampIn, + input [31:0] MailboxIn, + input [3:0] SM_InterruptIn, + output [11:0] ControlMemAddressOut, + output reg ControlMemReadEnableOut, + output [9:0] SensorMemReadAddressOut, // Expanded for Rel 0 on 6/18 + output SensorMemReadEnableOut, + output [9:0] SensorMemWriteAddressOut, // New for Rel 0 on 6/18 + output SensorMemWriteEnableOut, // New for Rel 0 on 6/18 + input [35:0] ControlMemDataIn, + input [35:0] Mem1ReadData, + input [35:0] Mem2ReadData, + input [17:0] SensorMemReadDataIn, + input SensorMemBusyIn, + + output [8:0] SensorMemWriteDataOut, // New for Rel 0 on 6/18 + output BusyOut, + output DataMem1ReadEnable, + output DataMem2ReadEnable, + output DataMem1WriteEnable, + output DataMem2WriteEnable, + output [9:0] DataMem1ReadAddressOut, + output [9:0] DataMem1WriteAddressOut, + output [35:0] DataMem1WriteDataOut, + output [9:0] DataMem2ReadAddressOut, + output [9:0] DataMem2WriteAddressOut, + output [35:0] DataMem2WriteDataOut, + + output reg FFE_clock_halfperiod, + + input MultClockIn, + input [3:0] MultStateIn, + + // Status data + input SMBusyIn, + output reg SMOverrunOut, + + // CM FIFO controls + output [17:0] CMWriteDataOut, + output CMWriteEnableOut, + + output [7:0] InterruptMsgOut, + + // interface to ASSP multiplier + output [31:0] mult_in1, + output [31:0] mult_in2, + output mult_enable, + input [63:0] mult_out, + + + output TP1, + output TP2, + output TP3 +); + + +// compiler directives related to CM size: +// ENABLE_FFE_F0_CM_SIZE_2K +// ENABLE_FFE_F0_CM_SIZE_4K +// ENABLE_FFE_F0_CM_SIZE_3K (future support if needed) + + +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + // 4k CM + reg [11:0] xPC; + wire [11:0] xJumpAddress; + reg [11:0] PC_BG; +`else + // 2k CM (3k CM support may be added in the future) + reg [10:0] xPC; + wire [10:0] xJumpAddress; + reg [10:0] PC_BG; +`endif + + +reg BusyOut_reg, BusyOut_r1; + +reg Start_r1, Start_r2, Start_r3; +wire [31:0] Mem1ReadDataToALU; +wire [31:0] Mem2ReadDataToALU; +wire [8:0] MicroOpCode; +wire [63:0] Signals; // the width of Signals is defined to be way larger than it needs to be (today), extra bits should get optimized out. +wire [8:0] xIndexRegister; +wire [31:0] xWriteData; +wire xJumpFlag; +wire [35:0] Mem1ReadDataX; +wire [35:0] Mem2ReadDataX; + +reg [7:0] InterruptMsg_reg; +reg StartSM_reg; + +reg [15:0] TimeStamp_r1, TimeStamp_r2, TimeStamp_synced; + + +reg f5_BG; +reg f2_BG; +reg BGcontinue_pending; +reg BGsave_pending; +reg BGstop_pending; +reg BG_active; +reg Start_pending; +wire Start_detected; +wire Save_BG_registers; +wire Restore_BG_registers; +wire Clear_PC; +wire Disable_DataMem_WrEn; + +reg [2:0] Thread_switch_cnt; +parameter [2:0] THREAD_SWITCH_CNT_DONE = 3'b111; + + +// standard-depth DM addresses (9 bits) +wire [8:0] DataMem1ReadAddressOut_std; +wire [8:0] DataMem1WriteAddressOut_std; +wire [8:0] DataMem2ReadAddressOut_std; +wire [8:0] DataMem2WriteAddressOut_std; + +wire [9:0] DataMem1WriteAddressOut_trans; +wire [9:0] DataMem2WriteAddressOut_trans; +wire [9:0] DataMem1ReadAddressOut_trans; +wire [9:0] DataMem2ReadAddressOut_trans; +reg [9:0] DataMem2ReadAddressOut_trans_hold; +reg DataMem1ReadAddressOut_trans_MSB_r1; + +wire [9:0] DataMem1WriteAddressOut_mux; +wire [9:0] DataMem1ReadAddressOut_mux; + +wire DataMem1ReadEnable_mux; +wire DataMem1WriteEnable_mux; + +wire [9:0] DataMem1WriteAddressOut_split; +wire [9:0] DataMem2WriteAddressOut_split; +wire [9:0] DataMem1ReadAddressOut_split; +wire [9:0] DataMem2ReadAddressOut_split; + +wire DataMem1ReadEnable_split; +wire DataMem1WriteEnable_split; +wire DataMem2ReadEnable_split; +wire DataMem2WriteEnable_split; + +//reg FFE_clock_halfperiod; + +wire DataMem1ReadEnable_std; +wire DataMem2ReadEnable_std; +reg DataMem2ReadEnable_std_hold; +wire DataMem1WriteEnable_std; +wire DataMem2WriteEnable_std; + +reg [31:0] Mem1ReadData_latched; +reg [31:0] Mem2ReadData_latched; + +wire ClockIn_dly1; +wire ClockIn_dly2; +wire ClockIn_dly3; + +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + reg SensorMemReadEnable_reg; + reg SensorMemWriteEnable_reg; + reg [9:0] SensorMemReadAddress_reg; + reg [9:0] SensorMemWriteAddress_reg; + reg CMWriteEnable_reg; +`endif + +// compiler options, from rtl_defines.v +// ENABLE_FFE_F0_EXTENDED_DM +// ENABLE_FFE_F0_SINGLE_DM +// ENABLE_FFE_F0_PROGRAMMABLE_SEG0_OFFSET +// FFE_F0_SEG0_OFFSET [value] + +`ifdef FFE_F0_SEG0_OFFSET + parameter [8:0] Segment0_offset = `FFE_F0_SEG0_OFFSET; +`endif + +`ifdef ENABLE_FFE_F0_EXTENDED_DM + reg [9:0] CurrentSegment_offset; + reg DataMem2ReadAddress_MSB_r1; +`endif + +`ifdef ENABLE_FFE_F0_SINGLE_DM + reg [31:16] WriteData_latched; + reg sig37_latched; +`endif + + +// sync the timestamp to this clock domain +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In) begin +`else + always @(posedge ClockIn) begin +`endif + TimeStamp_r1 <= TimeStampIn; + TimeStamp_r2 <= TimeStamp_r1; + if (TimeStamp_r1 == TimeStamp_r2) + TimeStamp_synced <= TimeStamp_r2; + else + TimeStamp_synced <= TimeStamp_synced; + end + + +FFE_ALU u_FFE_ALU ( + .xReadData1 ( Mem1ReadDataToALU[31:0] ), + .xReadData2 ( Mem2ReadDataToALU[31:0] ), + .signals ( Signals ), + .ClockIn ( ClockIn ), + .Clock_x2In ( Clock_x2In ), + .FFE_clock_halfperiod ( FFE_clock_halfperiod ), + .MultClockIn ( MultClockIn ), + .MultStateIn ( MultStateIn ), + .TimeStampIn ( TimeStamp_synced ), + .MailboxIn ( MailboxIn ), + .SM_InterruptIn ( SM_InterruptIn ), + .xIndexRegister ( xIndexRegister ), + .xWriteData ( xWriteData ), + .xJumpFlag ( xJumpFlag ), + .Save_BG_registers ( Save_BG_registers ), + .Restore_BG_registers ( Restore_BG_registers ), + + .mult_in1 ( mult_in1 ), + .mult_in2 ( mult_in2 ), + .mult_enable ( mult_enable ), + .mult_out ( mult_out ) + ); + +decodeMicroOpCode U_decodeMicroOpCode ( + .MicroOpCode ( MicroOpCode ), + .Signals ( Signals ) +); + +// Fetch Micro OpCode from Control Memory +// then needs to be decoded for the various control signals to the ALU (these are called 'signals') +assign MicroOpCode = BusyOut_reg ? ControlMemDataIn[8:0] : 9'b0; // xMicroOpCode (hold at zero if FFE is not running because of single port ASSP RAMs + + +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + // 4k CM + assign xJumpAddress = ControlMemDataIn[20:9]; +`else + // 2k CM + assign xJumpAddress = ControlMemDataIn[19:9]; +`endif + + +// standard (legacy) control/address signals for the DM's + +assign DataMem1ReadEnable_std = Signals[20]; +assign DataMem2ReadEnable_std = Signals[21]; +assign DataMem1WriteEnable_std = Disable_DataMem_WrEn ? 1'b0 : (Signals[22] && BusyOut_reg); +assign DataMem2WriteEnable_std = Disable_DataMem_WrEn ? 1'b0 : (Signals[23] && BusyOut_reg); + +assign DataMem1WriteAddressOut_std = Signals[34] ? (ControlMemDataIn[17:9] + xIndexRegister) : ControlMemDataIn[17:9]; +assign DataMem2WriteAddressOut_std = Signals[34] ? (ControlMemDataIn[17:9] + xIndexRegister) : ControlMemDataIn[17:9]; +assign DataMem1ReadAddressOut_std = Signals[28] ? (ControlMemDataIn[26:18] + xIndexRegister) : ControlMemDataIn[26:18]; +assign DataMem2ReadAddressOut_std = Signals[29] ? (ControlMemDataIn[35:27] + xIndexRegister) : ControlMemDataIn[35:27]; + + +// translate DM read/write addresses if an extended-length DM is specified +`ifdef ENABLE_FFE_F0_EXTENDED_DM + // extended-length DM + + `ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) + if (ResetIn) + CurrentSegment_offset <= 0; + else + if (Signals[44] && FFE_clock_halfperiod) // seg_offset being written + CurrentSegment_offset <= ControlMemDataIn[32:23]; + `else + always @(posedge ClockIn or posedge ResetIn) + if (ResetIn) + CurrentSegment_offset <= 0; + else + if (Signals[44]) // seg_offset being written + CurrentSegment_offset <= ControlMemDataIn[32:23]; + `endif + + // translate addresses to handle extended data memory(ies) + assign DataMem1WriteAddressOut_trans = (DataMem1WriteAddressOut_std < Segment0_offset) ? + {1'b0, DataMem1WriteAddressOut_std[8:0]} : + ({1'b0, DataMem1WriteAddressOut_std} + {1'b0, CurrentSegment_offset}); + assign DataMem2WriteAddressOut_trans = (DataMem2WriteAddressOut_std < Segment0_offset) ? + {1'b0, DataMem2WriteAddressOut_std[8:0]} : + ({1'b0, DataMem2WriteAddressOut_std} + {1'b0, CurrentSegment_offset}); + assign DataMem1ReadAddressOut_trans = (DataMem1ReadAddressOut_std < Segment0_offset) ? + {1'b0, DataMem1ReadAddressOut_std[8:0]} : + ({1'b0, DataMem1ReadAddressOut_std} + {1'b0, CurrentSegment_offset}); + assign DataMem2ReadAddressOut_trans = (DataMem2ReadAddressOut_std < Segment0_offset) ? + {1'b0, DataMem2ReadAddressOut_std[8:0]} : + ({1'b0, DataMem2ReadAddressOut_std} + {1'b0, CurrentSegment_offset}); + +`else + // standard-length DM (could be single or double) + + assign DataMem1WriteAddressOut_trans = {1'b0, DataMem1WriteAddressOut_std}; + assign DataMem2WriteAddressOut_trans = {1'b0, DataMem2WriteAddressOut_std}; + assign DataMem1ReadAddressOut_trans = {1'b0, DataMem1ReadAddressOut_std}; + assign DataMem2ReadAddressOut_trans = {1'b0, DataMem2ReadAddressOut_std}; + +`endif + + +// mux the DM1/DM2 addresses into a single logical DM1 address if a single-DM design is specified +`ifdef ENABLE_FFE_F0_SINGLE_DM + // single DM + + // keep track of the half-period (0 or 1) within a single FFE clock, by using the 2x FFE clock. + // FFE_clock_halfperiod should be 0 when the 1x clock is low, 1 when the 1x clock is high (it's registered here to help eliminate timing issues). + buff buff_clockin_dly1 (.A(ClockIn), .Q(ClockIn_dly1)); + buff buff_clockin_dly2 (.A(ClockIn_dly1), .Q(ClockIn_dly2)); + buff buff_clockin_dly3 (.A(ClockIn_dly2), .Q(ClockIn_dly3)); + //pragma attribute buff_clockin_dly1 dont_touch true + //pragma attribute buff_clockin_dly2 dont_touch true + //pragma attribute buff_clockin_dly3 dont_touch true + assign #3 ClockIn_dly4 = ClockIn_dly3; + always @(posedge Clock_x2In or posedge ResetIn) + if (ResetIn) + FFE_clock_halfperiod <= 0; + else + FFE_clock_halfperiod <= #1 ClockIn_dly4; + /* + if (BusyOut_reg) + FFE_clock_halfperiod <= !FFE_clock_halfperiod; + else + FFE_clock_halfperiod <= 0; + */ + + always @(posedge Clock_x2In or posedge ResetIn) + if (ResetIn) begin + DataMem2ReadAddressOut_trans_hold <= 0; + DataMem2ReadEnable_std_hold <= 0; + end + else begin + if (!FFE_clock_halfperiod) begin + DataMem2ReadAddressOut_trans_hold <= DataMem2ReadAddressOut_trans; + DataMem2ReadEnable_std_hold <= DataMem2ReadEnable_std; + end + end + + // on half-period 0, drive the DM1 read address and read enable + // on half-period 1, drive the DM2 read address and read enable + // drive the write address on both half-periods, and the write enable on half-period 0 + assign DataMem1ReadAddressOut_mux = FFE_clock_halfperiod ? DataMem2ReadAddressOut_trans_hold : DataMem1ReadAddressOut_trans; + assign DataMem1ReadEnable_mux = FFE_clock_halfperiod ? DataMem2ReadEnable_std_hold : DataMem1ReadEnable_std; + assign DataMem1WriteAddressOut_mux = DataMem1WriteAddressOut_trans; // note: DM1 write address = DM2 write address + assign DataMem1WriteEnable_mux = FFE_clock_halfperiod ? 0 : DataMem1WriteEnable_std; + +`else + // double DM + + // FFE_clock_halfperiod should never be used in this case. Assign it to 0. + always @(*) + FFE_clock_halfperiod <= 0; +`endif + + +// split the muxed RAM control signals across both physical memories if an extended-depth DM is specified. +// (if an extended-depth DM is specified, it must also be a single DM) +`ifdef ENABLE_FFE_F0_EXTENDED_DM + // extended-length DM + // note that the DM2 "_mux" signals are not defined, since it's assumed that an extended-length DM is also a single-DM + + assign DataMem1ReadAddressOut_split = DataMem1ReadAddressOut_mux; + assign DataMem1ReadEnable_split = (DataMem1ReadAddressOut_mux[9] == 1'b0) ? DataMem1ReadEnable_mux : 1'b0; + assign DataMem1WriteAddressOut_split = DataMem1WriteAddressOut_mux; + // assign DataMem1WriteEnable_split = (DataMem1WriteAddressOut_mux[9] == 1'b0) ? DataMem1WriteEnable_split : 1'b0; // original + assign DataMem1WriteEnable_split = (DataMem1WriteAddressOut_mux[9] == 1'b0) ? DataMem1WriteEnable_mux : 1'b0; // Anthony Le 11-01-2014 + + assign DataMem2ReadAddressOut_split = DataMem1ReadAddressOut_mux; + assign DataMem2ReadEnable_split = (DataMem1ReadAddressOut_mux[9] == 1'b1) ? DataMem1ReadEnable_mux : 1'b0; + assign DataMem2WriteAddressOut_split = DataMem1WriteAddressOut_mux; + // assign DataMem2WriteEnable_split = (DataMem1WriteAddressOut_mux[9] == 1'b1) ? DataMem1WriteEnable_split : 1'b0; // original + assign DataMem2WriteEnable_split = (DataMem1WriteAddressOut_mux[9] == 1'b1) ? DataMem1WriteEnable_mux : 1'b0; // Anthony Le 11-01-2014 +`endif + + +// drive the outputs for the DM control/address +`ifdef ENABLE_FFE_F0_EXTENDED_DM + // extended-length DM (must be single DM as well) + + // must use the translated then muxed then split signals... + + assign DataMem1ReadEnable = DataMem1ReadEnable_split; + assign DataMem1WriteEnable = DataMem1WriteEnable_split; + assign DataMem1WriteAddressOut = DataMem1WriteAddressOut_split; + assign DataMem1ReadAddressOut = DataMem1ReadAddressOut_split; + + assign DataMem2ReadEnable = DataMem2ReadEnable_split; + assign DataMem2WriteEnable = DataMem2WriteEnable_split; + assign DataMem2WriteAddressOut = DataMem2WriteAddressOut_split; + assign DataMem2ReadAddressOut = DataMem2ReadAddressOut_split; + +`else + // standard-length DM + + `ifdef ENABLE_FFE_F0_SINGLE_DM + // standard-length single DM + + // must use the non-translated then muxed signals + // note that physical DM2 is unused, so those outputs are grounded. + + assign DataMem1ReadEnable = DataMem1ReadEnable_mux; + assign DataMem1WriteEnable = DataMem1WriteEnable_mux; + assign DataMem1WriteAddressOut = DataMem1WriteAddressOut_mux; + assign DataMem1ReadAddressOut = DataMem1ReadAddressOut_mux; + + assign DataMem2ReadEnable = 0; + assign DataMem2WriteEnable = 0; + assign DataMem2WriteAddressOut = 0; + assign DataMem2ReadAddressOut = 0; + + `else + // standard-length double DM (legacy) + + // use the standard signals + + assign DataMem1WriteAddressOut = {1'b0, DataMem1WriteAddressOut_std}; + assign DataMem2WriteAddressOut = {1'b0, DataMem2WriteAddressOut_std}; + assign DataMem1ReadAddressOut = {1'b0, DataMem1ReadAddressOut_std}; + assign DataMem2ReadAddressOut = {1'b0, DataMem2ReadAddressOut_std}; + + assign DataMem1ReadEnable = DataMem1ReadEnable_std; + assign DataMem2ReadEnable = DataMem2ReadEnable_std; + assign DataMem1WriteEnable = DataMem1WriteEnable_std; + assign DataMem2WriteEnable = DataMem2WriteEnable_std; + + `endif + +`endif + + +`ifdef ENABLE_FFE_F0_SINGLE_DM + // single DM, extended or standard length + + // hold the write data so it can be written to the CM FIFO or SM Mem correctly, when a single DM is used + always @(posedge Clock_x2In or posedge ResetIn) + if (ResetIn) begin + WriteData_latched <= 0; + sig37_latched <= 0; + end + else begin + if (!FFE_clock_halfperiod) begin + sig37_latched <= Signals[37]; + //if (!FFE_clock_halfperiod && (CMWriteEnableOut || SensorMemWriteEnableOut || Signals[36])) + if (Signals[30] || Signals[40] || Signals[36]) // CM write or SM write or Interrupt msg write + WriteData_latched <= xWriteData[31:16]; + end + end + + //assign CMWriteDataOut = {1'b0, WriteData_latched[31:24], Signals[37], WriteData_latched[23:16]}; + assign CMWriteDataOut = {1'b0, WriteData_latched[31:24], sig37_latched, WriteData_latched[23:16]}; + assign SensorMemWriteDataOut = WriteData_latched[24:16]; + +`else + // double DM (legacy) + + assign CMWriteDataOut = {1'b0, xWriteData[31:24], Signals[37], xWriteData[23:16]}; + assign SensorMemWriteDataOut = xWriteData[24:16]; +`endif + + + +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + // 4k CM + + // this is done to make sure that all of these signals are stable when the 1x clock occurs. + always @(posedge Clock_x2In or posedge ResetIn) + if (ResetIn) begin + SensorMemReadEnable_reg <= 0; + SensorMemWriteEnable_reg <= 0; + SensorMemReadAddress_reg <= 0; + SensorMemWriteAddress_reg <= 0; + CMWriteEnable_reg <= 0; + end + else begin + if (!FFE_clock_halfperiod ) begin + SensorMemReadEnable_reg <= DataMem1ReadEnable_std; + SensorMemWriteEnable_reg <= Disable_DataMem_WrEn ? 1'b0 : (Signals[40] && BusyOut_reg); + SensorMemReadAddress_reg <= Signals[28] ? (ControlMemDataIn[27:18] + xIndexRegister) : ControlMemDataIn[27:18]; + SensorMemWriteAddress_reg <= Signals[34] ? (ControlMemDataIn[18:9] + xIndexRegister) : ControlMemDataIn[18:9]; + CMWriteEnable_reg <= Disable_DataMem_WrEn ? 1'b0 : (Signals[30] && BusyOut_reg); // Write enable to CM FIFO + end + end + + assign SensorMemReadEnableOut = SensorMemReadEnable_reg; + assign SensorMemWriteEnableOut = SensorMemWriteEnable_reg; + assign SensorMemReadAddressOut = SensorMemReadAddress_reg; + assign SensorMemWriteAddressOut = SensorMemWriteAddress_reg; + assign CMWriteEnableOut = CMWriteEnable_reg; + +`else + // 2k CM + + assign SensorMemReadEnableOut = DataMem1ReadEnable_std; + assign SensorMemWriteEnableOut = Disable_DataMem_WrEn ? 1'b0 : (Signals[40] && BusyOut_reg); + assign SensorMemReadAddressOut = (Signals[28] ? (ControlMemDataIn[27:18] + xIndexRegister) : ControlMemDataIn[27:18]); + assign SensorMemWriteAddressOut = Signals[34] ? (ControlMemDataIn[18:9] + xIndexRegister) : ControlMemDataIn[18:9]; + + assign CMWriteEnableOut = Disable_DataMem_WrEn ? 1'b0 : (Signals[30] && BusyOut_reg); // Write enable to CM FIFO +`endif + + + +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + // 4k CM + assign ControlMemAddressOut = xPC; +`else + // 2k CM + assign ControlMemAddressOut = {1'b0, xPC}; +`endif + +assign DataMem1WriteDataOut = {4'b0000,xWriteData}; +assign DataMem2WriteDataOut = {4'b0000,xWriteData}; + + + +// latch the read data from the DM(s) +`ifdef ENABLE_FFE_F0_SINGLE_DM + `ifdef ENABLE_FFE_F0_EXTENDED_DM + // extended-length single-DM + + always @(posedge Clock_x2In or posedge ResetIn) + if (ResetIn) + DataMem1ReadAddressOut_trans_MSB_r1 <= 0; + else + if (!FFE_clock_halfperiod) + DataMem1ReadAddressOut_trans_MSB_r1 <= DataMem1ReadAddressOut_trans[9]; + + + always @(posedge Clock_x2In or posedge ResetIn) + if (ResetIn) + Mem1ReadData_latched <= 0; + else + if (FFE_clock_halfperiod) + Mem1ReadData_latched <= DataMem1ReadAddressOut_trans_MSB_r1 ? Mem2ReadData : Mem1ReadData; // read from the correct physical DM + + // store the (logical) DM2 read address' MSB, so it can be used on the following clock to select the correct physical DM +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) + if (ResetIn) + DataMem2ReadAddress_MSB_r1 <= 0; + else + if (FFE_clock_halfperiod) + DataMem2ReadAddress_MSB_r1 <= DataMem2ReadAddressOut_trans[9]; +`else + always @(posedge ClockIn or posedge ResetIn) + if (ResetIn) + DataMem2ReadAddress_MSB_r1 <= 0; + else + DataMem2ReadAddress_MSB_r1 <= DataMem2ReadAddressOut_trans[9]; +`endif + + + + + always @(*) + Mem2ReadData_latched <= DataMem2ReadAddress_MSB_r1 ? Mem2ReadData : Mem1ReadData; // read from the correct physical DM + // note that Mem2ReadData_latched will only be valid on the first half-period + // note that ReadData2 can be registered as well, to make FFE clock-to-clock timing easier (at the cost of more FFs). + + `else + // standard-length single-DM, latch & hold at the appropriate half-periods + always @(posedge Clock_x2In or posedge ResetIn) + if (ResetIn) + Mem1ReadData_latched <= 0; + else + if (FFE_clock_halfperiod) + Mem1ReadData_latched <= Mem1ReadData; + else + Mem1ReadData_latched <= Mem1ReadData_latched; + + always @(*) + Mem2ReadData_latched <= Mem1ReadData; + // note that ReadData2 can be registered as well, to make FFE clock-to-clock timing easier (at the cost of more FFs). + `endif + +`else + // standard-length double-DM, pass-thru + always @(*) begin + Mem1ReadData_latched <= Mem1ReadData; + Mem2ReadData_latched <= Mem2ReadData; + end +`endif + + +assign Mem1ReadDataX = Mem1ReadData_latched[31:0]; +//a mux that switches between data read from FFEDM2 or SMSM +assign Mem2ReadDataX = Signals[27] ? {SensorMemReadDataIn[16:9], SensorMemReadDataIn[7:0], 16'b0} : Mem2ReadData_latched[31:0]; + + +assign Mem1ReadDataToALU = Mem1ReadDataX; +assign Mem2ReadDataToALU = Mem2ReadDataX; + + + + +// toggle StartSM each time Signals[31] is active +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) + if (ResetIn) + StartSM_reg <= 0; + else + if (FFE_clock_halfperiod && Signals[31]) + StartSM_reg <= !StartSM_reg; + else + StartSM_reg <= StartSM_reg; + +`else + always @(posedge ClockIn or posedge ResetIn) + if (ResetIn) + StartSM_reg <= 0; + else + if (Signals[31]) + StartSM_reg <= !StartSM_reg; + else + StartSM_reg <= StartSM_reg; + +`endif + +assign StartSMOut = StartSM_reg; + + +// de-glitch the interrupt msg signal since it comes out of the decoder and data mem +`ifdef ENABLE_FFE_F0_SINGLE_DM + // single DM + + `ifdef ENABLE_FFE_F0_CM_SIZE_4K + // 4k CM + always @(posedge Clock_x2In) + InterruptMsg_reg <= (FFE_clock_halfperiod && Signals[36]) ? WriteData_latched[23:16] : 8'b0; + `else + // 2k CM + always @(posedge ClockIn) + InterruptMsg_reg <= Signals[36] ? WriteData_latched[23:16] : 8'b0; + `endif + +`else + // double DM, legacy behavior + always @(posedge ClockIn) + InterruptMsg_reg <= Signals[36] ? xWriteData[23:16] : 8'b0; +`endif + +assign InterruptMsgOut = InterruptMsg_reg; + + +// sync to local clock +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In) begin +`else + always @(posedge ClockIn) begin +`endif + Start_r1 <= StartIn; + Start_r2 <= Start_r1; + Start_r3 <= Start_r2; + end + +assign Start_detected = (Start_r1 != Start_r2) || (Start_r2 != Start_r3); + + +// Program Counter to step through the Control Memory +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) begin +`else + always @(posedge ClockIn or posedge ResetIn) begin +`endif + + if (ResetIn) begin + xPC <= 0; + BusyOut_reg <= 1'b0; + BusyOut_r1 <= 1'b0; + ControlMemReadEnableOut <= 1'b0; + SMOverrunOut <= 1'b0; + end else +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + if (FFE_clock_halfperiod) +`endif + begin + BusyOut_r1 <= BusyOut_reg; + if (BusyOut_reg && BusyOut_r1) begin // make sure the 1st control word appears on the RAM outputs... requires one clock cycle after the read enable is turned on. + if (!Signals[32]) begin // !Signals[32] = continue running = !STOP + if (Restore_BG_registers) + xPC <= PC_BG; + else + if (Clear_PC) + xPC <= 0; + else + // hold the PC while switching threads + if (BG_active && + ((Start_detected || BGsave_pending) || + (BGcontinue_pending && (Thread_switch_cnt != THREAD_SWITCH_CNT_DONE)))) + xPC <= xPC; + else + if (xJumpFlag) + xPC <= xJumpAddress; + else + xPC <= xPC + 1; + end else begin // Signals[32] = STOP + xPC <= 0; + if (!BG_active) begin // FG mode + BusyOut_reg <= 1'b0; + ControlMemReadEnableOut <= 1'b0; + end else begin // BG mode + ControlMemReadEnableOut <= 1'b1; + if (BGstop_pending && (Thread_switch_cnt == THREAD_SWITCH_CNT_DONE) && !Start_pending && !Start_detected) + BusyOut_reg <= 1'b0; + else + BusyOut_reg <= 1'b1; + end + end + end else // new start condition not detected, keep running + if (Start_detected) begin + if (SMBusyIn) begin + SMOverrunOut <= 1'b1; + end else begin + BusyOut_reg <= 1'b1; + ControlMemReadEnableOut <= 1'b1; + end + end + + end + end + +assign BusyOut = BusyOut_reg; + + + +// --- BG thread support + +// Signals[42] = SetBGflag (instruction modifier) +// Signals[43] = BGcontinue (instruction) + + +// Start_pending, flag to latch the start event, in case it happens right as we're switching to the BG thread or while running the BG thread. +// This needs to be latched so the FG thread can be started immediately once we've switched out of the BG thread. +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) +`else + always @(posedge ClockIn or posedge ResetIn) +`endif + if (ResetIn) + Start_pending <= 0; + else +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + if (FFE_clock_halfperiod) +`endif + case (Start_pending) + 1'b0: if (Start_detected && // start detected AND... + (Signals[42] || // ...SetBGflag active (about to start or continue BG)...OR... + BG_active)) // ...BG active (switching to BG, running BG, about to stop/end BG, stopping BG) + Start_pending <= 1; + 1'b1: if (!BG_active) // clear this flag when BG_active goes away + Start_pending <= 0; + endcase + + +// BG_pending counter, used instead of individual state machines for each type of context switch +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) +`else + always @(posedge ClockIn or posedge ResetIn) +`endif + if (ResetIn) + Thread_switch_cnt <= 0; + else +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + if (FFE_clock_halfperiod) +`endif + if (BGsave_pending || BGcontinue_pending || BGstop_pending) + if (Thread_switch_cnt == THREAD_SWITCH_CNT_DONE) + Thread_switch_cnt <= 0; + else + Thread_switch_cnt <= Thread_switch_cnt + 1; + else + Thread_switch_cnt <= 0; + + +// BGcontinue_pending, flag that goes active while resuming the BG thread (BGcontinue instruction) +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) +`else + always @(posedge ClockIn or posedge ResetIn) +`endif + if (ResetIn) + BGcontinue_pending <= 0; + else +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + if (FFE_clock_halfperiod) +`endif + case (BGcontinue_pending) + 1'b0: if (Signals[43]) + BGcontinue_pending <= 1; + 1'b1: if (Thread_switch_cnt == THREAD_SWITCH_CNT_DONE) + BGcontinue_pending <= 0; + endcase + + +// BGsave_pending, flag that goes active while saving the state of the BG thread (BG_continue or BG thread interrupted by the sample timer) +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) +`else + always @(posedge ClockIn or posedge ResetIn) +`endif + if (ResetIn) + BGsave_pending <= 0; + else +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + if (FFE_clock_halfperiod) +`endif + case (BGsave_pending) + 1'b0: if (BG_active && // in the BG thread...AND... + (Start_detected || // ...started detected...OR... + (BGcontinue_pending && (Thread_switch_cnt == THREAD_SWITCH_CNT_DONE) && Start_pending))) // ...about to complete BGcontinue AND start was detected + BGsave_pending <= 1; + 1'b1: if (Thread_switch_cnt == THREAD_SWITCH_CNT_DONE) + BGsave_pending <= 0; + endcase + + +// BGstop_pending, flag that goes active while stopping the BG thread (normal completion) +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) +`else + always @(posedge ClockIn or posedge ResetIn) +`endif + if (ResetIn) + BGstop_pending <= 0; + else +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + if (FFE_clock_halfperiod) +`endif + case (BGstop_pending) + 1'b0: if (BG_active && Signals[32]) + BGstop_pending <= 1; + 1'b1: if (Thread_switch_cnt == THREAD_SWITCH_CNT_DONE) + BGstop_pending <= 0; + endcase + + + +// BG_active, flag that is active while switching to, in, or switching from, the BG thread +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) +`else + always @(posedge ClockIn or posedge ResetIn) +`endif + if (ResetIn) + BG_active <= 0; + else +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + if (FFE_clock_halfperiod) +`endif + case (BG_active) + 1'b0: if (Signals[42]) // SetBGactive (entering BG mode, either via start BG or continue BG) + BG_active <= 1; + 1'b1: if ((BGsave_pending || BGstop_pending) && (Thread_switch_cnt == THREAD_SWITCH_CNT_DONE)) // done switching out of BG mode + BG_active <= 0; + endcase + + +// Control signal used to save the BG copy of the PC and ALU flags +assign Save_BG_registers = (BGsave_pending && (Thread_switch_cnt == 1)); + // clock-by-clock sequence of events: + // {BGsave_pending,Thread_switch_cnt} + // 0,0 - Start detected, last BG instruction, hold PC + // 1,0 - hold PC, disable DataMemWrEn + // 1,1 - hold PC, save PC & flags (Save_BG_registers active), disable DataMemWrEn + // 1,2 - clear PC, disable DataMemWrEn + // 1,3 - hold PC (driving into CodeMem), disable DataMemWrEn + // 1,4 - hold PC (CodeMem available, driving DataMem), disable DataMemWrEn + // 1,5 - hold PC (DataMem available), disable DataMemWrEn + // 1,6 - hold PC (extraneous), disable DataMemWrEn + // 1,7 - hold PC (extraneous), disable DataMemWrEn + // 0,0 - continue running normally (now in FG thread) + +// Control signal used to restore the BG state of the PC and ALU flags +assign Restore_BG_registers = (BGcontinue_pending && (Thread_switch_cnt == 1)); + // clock-by-clock sequence of events: + // {BGcontinue_pending,Thread_switch_cnt} - action(s) + // 0,0 - BGcontinue(); + // 1,0 - NOP;, disable DataMemWrEn + // 1,1 - load PC & flags (Restore_BG_registers active), disable DataMemWrEn + // 1,2 - hold PC (driving into CodeMem), disable DataMemWrEn + // 1,3 - hold PC (CodeMem available, driving DataMem), disable DataMemWrEn + // 1,4 - hold PC (DataMem available), disable DataMemWrEn + // 1,5 - hold PC (extraneous), disable DataMemWrEn + // 1,6 - hold PC (extraneous), disable DataMemWrEn + // 1,7 - increment PC, disable DataMemWrEn + // 0,0 - continue running normally (now in BG thread) + + +// Control signal used to reset the PC (during BGstop or BGsave) +assign Clear_PC = ((BGsave_pending && (Thread_switch_cnt == 2)) || (BGstop_pending)); + +// Control signal used to disable the FFE DataMem write enable, while resuming the BG thread +assign Disable_DataMem_WrEn = (BGcontinue_pending); + + +// BG copy of the PC +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + always @(posedge Clock_x2In or posedge ResetIn) +`else + always @(posedge ClockIn or posedge ResetIn) +`endif + if (ResetIn) + PC_BG <= 0; + else +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + if (FFE_clock_halfperiod) +`endif + if (Save_BG_registers) + PC_BG <= xPC; + else + PC_BG <= PC_BG; + + + +// test points +assign TP1 = 0; +assign TP2 = 0; +assign TP3 = 0; + + +endmodule + + + + diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/MicroOpCodesDecode.v b/BENCHMARK/ULPSH_fabric/rtl/src/MicroOpCodesDecode.v new file mode 100644 index 00000000..c8b58df1 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/MicroOpCodesDecode.v @@ -0,0 +1,59 @@ +`timescale 1ns / 10ps +// algorithm file = 'ulpsh_s2_main_JB4_BMI160_AK09911_PD.alg' +// UlpshType = S2_1KDM + +module decodeMicroOpCode (MicroOpCode, Signals); + + input [8:0] MicroOpCode; + output [45:0] Signals; + wire [45:0] Signals; + + assign Signals[0] = (MicroOpCode == 9'h00e) || 0; + assign Signals[1] = (MicroOpCode == 9'h012) || (MicroOpCode == 9'h013) || 0; + assign Signals[2] = 0; + assign Signals[3] = 0; + assign Signals[4] = (MicroOpCode == 9'h038) || 0; + assign Signals[5] = (MicroOpCode == 9'h016) || (MicroOpCode == 9'h017) || (MicroOpCode == 9'h021) || (MicroOpCode == 9'h034) || (MicroOpCode == 9'h035) || (MicroOpCode == 9'h036) || (MicroOpCode == 9'h038) || (MicroOpCode == 9'h040) || (MicroOpCode == 9'h041) || (MicroOpCode == 9'h042) || (MicroOpCode == 9'h045) || (MicroOpCode == 9'h04a) || (MicroOpCode == 9'h04e) || (MicroOpCode == 9'h04f) || 0; + assign Signals[6] = (MicroOpCode == 9'h00a) || (MicroOpCode == 9'h014) || (MicroOpCode == 9'h020) || (MicroOpCode == 9'h024) || (MicroOpCode == 9'h026) || (MicroOpCode == 9'h027) || (MicroOpCode == 9'h028) || (MicroOpCode == 9'h02d) || (MicroOpCode == 9'h033) || (MicroOpCode == 9'h037) || (MicroOpCode == 9'h038) || (MicroOpCode == 9'h039) || (MicroOpCode == 9'h03e) || (MicroOpCode == 9'h03f) || (MicroOpCode == 9'h044) || (MicroOpCode == 9'h047) || (MicroOpCode == 9'h049) || (MicroOpCode == 9'h04b) || (MicroOpCode == 9'h04c) || (MicroOpCode == 9'h050) || 0; + assign Signals[7] = (MicroOpCode == 9'h00a) || (MicroOpCode == 9'h014) || (MicroOpCode == 9'h020) || (MicroOpCode == 9'h024) || (MicroOpCode == 9'h026) || (MicroOpCode == 9'h027) || (MicroOpCode == 9'h028) || (MicroOpCode == 9'h02d) || (MicroOpCode == 9'h033) || (MicroOpCode == 9'h035) || (MicroOpCode == 9'h036) || (MicroOpCode == 9'h037) || (MicroOpCode == 9'h038) || (MicroOpCode == 9'h039) || (MicroOpCode == 9'h03e) || (MicroOpCode == 9'h03f) || (MicroOpCode == 9'h044) || (MicroOpCode == 9'h049) || (MicroOpCode == 9'h04a) || (MicroOpCode == 9'h050) || 0; + assign Signals[8] = (MicroOpCode == 9'h00a) || (MicroOpCode == 9'h024) || (MicroOpCode == 9'h026) || (MicroOpCode == 9'h033) || (MicroOpCode == 9'h037) || (MicroOpCode == 9'h038) || (MicroOpCode == 9'h03b) || (MicroOpCode == 9'h03f) || (MicroOpCode == 9'h043) || (MicroOpCode == 9'h047) || (MicroOpCode == 9'h049) || (MicroOpCode == 9'h04a) || (MicroOpCode == 9'h04b) || (MicroOpCode == 9'h04c) || 0; + assign Signals[9] = (MicroOpCode == 9'h027) || (MicroOpCode == 9'h028) || (MicroOpCode == 9'h039) || (MicroOpCode == 9'h03b) || (MicroOpCode == 9'h03e) || (MicroOpCode == 9'h043) || (MicroOpCode == 9'h044) || (MicroOpCode == 9'h047) || (MicroOpCode == 9'h04b) || (MicroOpCode == 9'h04c) || 0; + assign Signals[10] = (MicroOpCode == 9'h007) || (MicroOpCode == 9'h008) || (MicroOpCode == 9'h009) || (MicroOpCode == 9'h00a) || (MicroOpCode == 9'h00d) || (MicroOpCode == 9'h00e) || (MicroOpCode == 9'h010) || (MicroOpCode == 9'h012) || (MicroOpCode == 9'h013) || (MicroOpCode == 9'h014) || (MicroOpCode == 9'h020) || (MicroOpCode == 9'h022) || (MicroOpCode == 9'h024) || (MicroOpCode == 9'h025) || (MicroOpCode == 9'h026) || (MicroOpCode == 9'h036) || (MicroOpCode == 9'h038) || (MicroOpCode == 9'h03a) || (MicroOpCode == 9'h03c) || (MicroOpCode == 9'h03d) || (MicroOpCode == 9'h03f) || (MicroOpCode == 9'h040) || (MicroOpCode == 9'h041) || (MicroOpCode == 9'h042) || (MicroOpCode == 9'h046) || (MicroOpCode == 9'h047) || (MicroOpCode == 9'h049) || (MicroOpCode == 9'h04a) || (MicroOpCode == 9'h04e) || (MicroOpCode == 9'h04f) || (MicroOpCode == 9'h050) || 0; + assign Signals[11] = (MicroOpCode == 9'h037) || (MicroOpCode == 9'h049) || 0; + assign Signals[12] = (MicroOpCode == 9'h03b) || (MicroOpCode == 9'h043) || (MicroOpCode == 9'h047) || (MicroOpCode == 9'h04b) || (MicroOpCode == 9'h04c) || 0; + assign Signals[13] = (MicroOpCode == 9'h027) || (MicroOpCode == 9'h028) || (MicroOpCode == 9'h039) || (MicroOpCode == 9'h03b) || (MicroOpCode == 9'h03e) || (MicroOpCode == 9'h043) || (MicroOpCode == 9'h044) || (MicroOpCode == 9'h047) || (MicroOpCode == 9'h04b) || (MicroOpCode == 9'h04c) || 0; + assign Signals[14] = 0; + assign Signals[15] = (MicroOpCode == 9'h038) || (MicroOpCode == 9'h039) || (MicroOpCode == 9'h04a) || 0; + assign Signals[16] = (MicroOpCode == 9'h034) || (MicroOpCode == 9'h035) || (MicroOpCode == 9'h048) || 0; + assign Signals[17] = (MicroOpCode == 9'h00f) || (MicroOpCode == 9'h011) || (MicroOpCode == 9'h015) || (MicroOpCode == 9'h01c) || (MicroOpCode == 9'h029) || 0; + assign Signals[18] = (MicroOpCode == 9'h00b) || (MicroOpCode == 9'h00f) || (MicroOpCode == 9'h01f) || (MicroOpCode == 9'h029) || 0; + assign Signals[19] = (MicroOpCode == 9'h015) || (MicroOpCode == 9'h01f) || (MicroOpCode == 9'h029) || (MicroOpCode == 9'h031) || 0; + assign Signals[20] = (MicroOpCode == 9'h001) || (MicroOpCode == 9'h002) || (MicroOpCode == 9'h009) || (MicroOpCode == 9'h00c) || (MicroOpCode == 9'h016) || (MicroOpCode == 9'h020) || (MicroOpCode == 9'h025) || (MicroOpCode == 9'h026) || (MicroOpCode == 9'h02c) || (MicroOpCode == 9'h02d) || (MicroOpCode == 9'h032) || (MicroOpCode == 9'h033) || (MicroOpCode == 9'h034) || (MicroOpCode == 9'h035) || (MicroOpCode == 9'h037) || (MicroOpCode == 9'h038) || (MicroOpCode == 9'h03c) || (MicroOpCode == 9'h03f) || (MicroOpCode == 9'h042) || (MicroOpCode == 9'h043) || (MicroOpCode == 9'h044) || (MicroOpCode == 9'h047) || (MicroOpCode == 9'h048) || (MicroOpCode == 9'h049) || (MicroOpCode == 9'h04a) || (MicroOpCode == 9'h04b) || (MicroOpCode == 9'h04d) || (MicroOpCode == 9'h04f) || 0; + assign Signals[21] = (MicroOpCode == 9'h004) || (MicroOpCode == 9'h008) || (MicroOpCode == 9'h009) || (MicroOpCode == 9'h00c) || (MicroOpCode == 9'h010) || (MicroOpCode == 9'h013) || (MicroOpCode == 9'h016) || (MicroOpCode == 9'h019) || (MicroOpCode == 9'h01b) || (MicroOpCode == 9'h020) || (MicroOpCode == 9'h023) || (MicroOpCode == 9'h026) || (MicroOpCode == 9'h028) || (MicroOpCode == 9'h02a) || (MicroOpCode == 9'h02c) || (MicroOpCode == 9'h02d) || (MicroOpCode == 9'h02e) || (MicroOpCode == 9'h030) || (MicroOpCode == 9'h032) || (MicroOpCode == 9'h033) || (MicroOpCode == 9'h034) || (MicroOpCode == 9'h035) || (MicroOpCode == 9'h037) || (MicroOpCode == 9'h038) || (MicroOpCode == 9'h03a) || (MicroOpCode == 9'h03c) || (MicroOpCode == 9'h03d) || (MicroOpCode == 9'h03f) || (MicroOpCode == 9'h041) || (MicroOpCode == 9'h042) || (MicroOpCode == 9'h043) || (MicroOpCode == 9'h044) || (MicroOpCode == 9'h045) || (MicroOpCode == 9'h047) || (MicroOpCode == 9'h048) || (MicroOpCode == 9'h049) || (MicroOpCode == 9'h04a) || (MicroOpCode == 9'h04b) || (MicroOpCode == 9'h04d) || (MicroOpCode == 9'h04f) || (MicroOpCode == 9'h050) || 0; + assign Signals[22] = (MicroOpCode == 9'h002) || (MicroOpCode == 9'h003) || (MicroOpCode == 9'h007) || (MicroOpCode == 9'h008) || (MicroOpCode == 9'h009) || (MicroOpCode == 9'h00d) || (MicroOpCode == 9'h00e) || (MicroOpCode == 9'h010) || (MicroOpCode == 9'h012) || (MicroOpCode == 9'h013) || (MicroOpCode == 9'h014) || (MicroOpCode == 9'h016) || (MicroOpCode == 9'h017) || (MicroOpCode == 9'h020) || (MicroOpCode == 9'h022) || (MicroOpCode == 9'h024) || (MicroOpCode == 9'h025) || (MicroOpCode == 9'h027) || (MicroOpCode == 9'h028) || (MicroOpCode == 9'h02a) || (MicroOpCode == 9'h02b) || (MicroOpCode == 9'h02c) || (MicroOpCode == 9'h02d) || (MicroOpCode == 9'h02e) || (MicroOpCode == 9'h02f) || (MicroOpCode == 9'h030) || (MicroOpCode == 9'h032) || (MicroOpCode == 9'h033) || (MicroOpCode == 9'h036) || (MicroOpCode == 9'h037) || (MicroOpCode == 9'h039) || (MicroOpCode == 9'h03a) || (MicroOpCode == 9'h03b) || (MicroOpCode == 9'h03c) || (MicroOpCode == 9'h03d) || (MicroOpCode == 9'h03e) || (MicroOpCode == 9'h03f) || (MicroOpCode == 9'h040) || (MicroOpCode == 9'h041) || (MicroOpCode == 9'h042) || (MicroOpCode == 9'h043) || (MicroOpCode == 9'h044) || (MicroOpCode == 9'h045) || (MicroOpCode == 9'h047) || (MicroOpCode == 9'h049) || (MicroOpCode == 9'h04b) || (MicroOpCode == 9'h04c) || (MicroOpCode == 9'h04e) || (MicroOpCode == 9'h04f) || (MicroOpCode == 9'h050) || 0; + assign Signals[23] = 0; + assign Signals[24] = 0; + assign Signals[25] = (MicroOpCode == 9'h021) || 0; + assign Signals[26] = (MicroOpCode == 9'h021) || 0; + assign Signals[27] = (MicroOpCode == 9'h002) || (MicroOpCode == 9'h003) || 0; + assign Signals[28] = (MicroOpCode == 9'h04d) || 0; + assign Signals[29] = (MicroOpCode == 9'h023) || (MicroOpCode == 9'h02e) || (MicroOpCode == 9'h03d) || (MicroOpCode == 9'h04d) || 0; + assign Signals[30] = (MicroOpCode == 9'h018) || (MicroOpCode == 9'h019) || (MicroOpCode == 9'h01a) || (MicroOpCode == 9'h01b) || 0; + assign Signals[31] = (MicroOpCode == 9'h006) || 0; + assign Signals[32] = (MicroOpCode == 9'h01e) || 0; + assign Signals[33] = (MicroOpCode == 9'h039) || (MicroOpCode == 9'h03e) || (MicroOpCode == 9'h044) || (MicroOpCode == 9'h04b) || (MicroOpCode == 9'h04c) || 0; + assign Signals[34] = (MicroOpCode == 9'h022) || (MicroOpCode == 9'h02a) || (MicroOpCode == 9'h02b) || (MicroOpCode == 9'h02c) || (MicroOpCode == 9'h03a) || (MicroOpCode == 9'h03c) || (MicroOpCode == 9'h03d) || (MicroOpCode == 9'h04e) || (MicroOpCode == 9'h04f) || 0; + assign Signals[35] = (MicroOpCode == 9'h027) || (MicroOpCode == 9'h028) || 0; + assign Signals[36] = (MicroOpCode == 9'h01d) || 0; + assign Signals[37] = (MicroOpCode == 9'h018) || (MicroOpCode == 9'h019) || 0; + assign Signals[38] = (MicroOpCode == 9'h00d) || (MicroOpCode == 9'h00e) || (MicroOpCode == 9'h010) || 0; + assign Signals[39] = 0; + assign Signals[40] = (MicroOpCode == 9'h005) || 0; + assign Signals[41] = 0; + assign Signals[42] = 0; + assign Signals[43] = 0; + assign Signals[44] = (MicroOpCode == 9'h01c) || 0; + assign Signals[45] = 0; + +endmodule + diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/SMEMemoryMux.v b/BENCHMARK/ULPSH_fabric/rtl/src/SMEMemoryMux.v new file mode 100644 index 00000000..0709dcde --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/SMEMemoryMux.v @@ -0,0 +1,70 @@ +// ----------------------------------------------------------------------------- +// title : Sensor Manager Memory Module +// project : ULP Sensor Hub +// ----------------------------------------------------------------------------- +// file : SMEMemoryMux.v +// author : OCTO +// company : QuickLogic Corp +// created : 2012/??/?? +// last update : 2014/05/20 +// platform : PolarPro III +// standard : Verilog 2001 +// ----------------------------------------------------------------------------- +// description: The Sensor Manger Memory Mux selects between several sources +// for passing both read and write information. +// ----------------------------------------------------------------------------- +// copyright (c) 2013 +// ----------------------------------------------------------------------------- +// revisions : +// date version author description +// 2014/05/20 1.0 Glen Gomes Updated -> Added support for a second +// memory block by adding +// address bits. +// ----------------------------------------------------------------------------- +// Comments: This solution is specifically for use with the QuickLogic +// PolarPro III S2 device. +// ----------------------------------------------------------------------------- + +`timescale 1ns / 10ps + +module SMEMemoryMux ( + input Select, + + input [9:0] ReadAddressIn0, // Expanded for Rel 0 on 6/18 + input [9:0] ReadAddressIn1, // Expanded for Rel 0 on 6/18 + output[9:0] ReadAddressOut, // Expanded for Rel 0 on 6/18 + + input [9:0] WriteAddressIn0, + input [9:0] WriteAddressIn1, + output[9:0] WriteAddressOut, + + input [8:0] DataToMemoryIn0, + input [8:0] DataToMemoryIn1, + output[8:0] DataToMemoryOut, + + input [17:0] DataFromMemoryIn0, + input [17:0] DataFromMemoryIn1, + output[17:0] DataFromMemoryOut, + + input ReadEnableIn0, + input ReadEnableIn1, + output ReadEnableOut, + + input WriteEnableIn0, + input WriteEnableIn1, + output WriteEnableOut, + + input ReadClockIn0, + input ReadClockIn1, + output ReadClockOut + ); + + assign ReadAddressOut = (Select) ? ReadAddressIn1 : ReadAddressIn0; + assign WriteAddressOut = (Select) ? WriteAddressIn1 : WriteAddressIn0; + assign DataToMemoryOut = (Select) ? DataToMemoryIn1 : DataToMemoryIn0; + assign DataFromMemoryOut = (Select) ? DataFromMemoryIn1 : DataFromMemoryIn0; + assign ReadEnableOut = (Select) ? ReadEnableIn1 : ReadEnableIn0; + assign WriteEnableOut = (Select) ? WriteEnableIn1 : WriteEnableIn0; + assign ReadClockOut = (Select) ? ReadClockIn1 : ReadClockIn0; + +endmodule diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/SMMemory.v b/BENCHMARK/ULPSH_fabric/rtl/src/SMMemory.v new file mode 100644 index 00000000..1ea59213 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/SMMemory.v @@ -0,0 +1,112 @@ +// ----------------------------------------------------------------------------- +// title : Sensor Manager Memory Module +// project : ULP Sensor Hub +// ----------------------------------------------------------------------------- +// file : SMMemory.v +// author : OCTO +// company : QuickLogic Corp +// created : 2012/??/?? +// last update : 2014/05/20 +// platform : PolarPro III +// standard : Verilog 2001 +// ----------------------------------------------------------------------------- +// description: The Sensor Manger Memory performs several tasks. These include +// storing Sensor Manager Instructions, Sensor Data, and FFE mail +// box data. This memory consists of several physical memory +// blocks. +// ----------------------------------------------------------------------------- +// copyright (c) 2013 +// ----------------------------------------------------------------------------- +// revisions : +// date version author description +// 2014/05/20 1.0 Glen Gomes Updated -> Added a second memory block +// ----------------------------------------------------------------------------- +// Comments: This solution is specifically for use with the QuickLogic +// PolarPro III S2 device. +// ----------------------------------------------------------------------------- + +`timescale 1ns / 10ps + +module SMMemory ( + // General Interface + input ResetIn, + input SMBusyIn, + + //Read Interface + input [9:0] ReadAddressIn, + output [17:0] ReadDataOut, + input ReadSelectIn, + input ReadClockIn, + + //Write Interface + input [9:0] WriteAddressIn, + input [8:0] WriteDataIn, + input WriteSelectIn, + + input [9:0] WriteAddressIn_TLC, + input [8:0] WriteDataIn_TLC, + input WriteSelectIn_TLC, + + input WriteClockIn, + + output [9:0] SMMemory_WriteAddressIn_TLC_o, + output [8:0] SMMemory_ReadAddressIn_o, + output SMMemory_WriteSelectIn_TLC_o, + output SMMemory_ReadSelect_RAM0_o, + output SMMemory_WriteClockIn_o, + output SMMemory_ReadClockIn_o, + output [8:0] SMMemory_WriteDataIn_TLC_o, + input [17:0] SMMemory_ReadDataOut_SRAM_i, + output [9:0] SMMemory_WriteAddressIn_o, + output SMMemory_WriteSelectIn_o, + output SMMemory_ReadSelect_RAM1_o, + output SMMemory_WriteDataIn_o, + input [17:0] SMMemory_ReadDataOut_SRAM1_i + + + + + ); + + // Define local variables + // + wire [17:0] ReadDataOut_SRAM; + wire [17:0] ReadDataOut_SRAM_1; + + reg ReadDataSel; + wire ReadSelect_RAM0; + wire ReadSelect_RAM1; + wire SMMemoryBankSelect; + + + // generate individual read enables + assign ReadSelect_RAM0 = ReadSelectIn && !ReadAddressIn[9]; + assign ReadSelect_RAM1 = ReadSelectIn && ReadAddressIn[9]; + + + // Mux the read data + always @(posedge ReadClockIn) + ReadDataSel <= ReadAddressIn[9]; + + assign SMMemoryBankSelect = SMBusyIn ? ReadAddressIn[9] : ReadDataSel; + assign ReadDataOut = SMMemoryBankSelect ? ReadDataOut_SRAM_1: ReadDataOut_SRAM; + + + // Instantiate the Memory Blocks + // + assign SMMemory_WriteAddressIn_TLC_o = WriteAddressIn_TLC; + assign SMMemory_ReadAddressIn_o[8:0] = ReadAddressIn[8:0]; + assign SMMemory_WriteSelectIn_TLC_o = WriteSelectIn_TLC; + assign SMMemory_ReadSelect_RAM0_o = ReadSelect_RAM0; + assign SMMemory_WriteClockIn_o = WriteClockIn; + assign SMMemory_ReadClockIn_o = ReadClockIn; + assign SMMemory_WriteDataIn_TLC_o = WriteDataIn_TLC; + assign ReadDataOut_SRAM = SMMemory_ReadDataOut_SRAM_i; + + assign SMMemory_WriteAddressIn_o = WriteAddressIn; + assign SMMemory_WriteSelectIn_o = WriteSelectIn; + assign SMMemory_ReadSelect_RAM1_o = ReadSelect_RAM1; + assign SMMemory_WriteDataIn_o = WriteDataIn; + assign ReadDataOut_SRAM1 = SMMemory_ReadDataOut_SRAM1_i; + +endmodule diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/SPI_slave.v b/BENCHMARK/ULPSH_fabric/rtl/src/SPI_slave.v new file mode 100644 index 00000000..4972d91e --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/SPI_slave.v @@ -0,0 +1,292 @@ + +/*------------------------------------------------------------------------------ +SPI_slave + SPI slave interface, designed for the ULP Sensor Hub. + This module is designed to be as small and simple as possible, while + supporting the ULP Sensor Hub. Only supports SPI Mode 0 (CPOL=CPHA=0)... + which means that input data is latched on the positive edge of SPI_SCLK, + and driven out on the negative edge of SPI_SCLK, with the base value of + SPI_SCLK being 0. + + + SPI Protocol: + Writes: MOSI: A0 + D0 + D1 + ... + Dn + MISO: xx + xx + xx + ... + xx + + Reads: MOSI: A0 + xx + xx + ... + xx + MISO: xx + xx + D0 + ... + Dn + + A0 = [1-bit R/W: 1=write, 0=read] + [7-bit address] + Dn = valid data byte + xx = don't-care data byte + + It is assumed that the MSb is transmitted first, and the LSb last. + + The address is latched, and auto-incremented to support burst reads/writes. + The address, when 0d11, jumps back to 0d07, to support repeated (burst) + reads to/from the memory data port. The logic to re-map addresses above + 0d11, that previously was in TLC.v, can now be removed. New registers + above 0d11 may now be added if needed. + + This SPI slave requires extra edges on SPI_SCLK to complete any write + operation. This may be accomplished in any one of several ways: + 1. A (non-destructive) read should be performed following the last + write operation. + 2. SPI_SCLK should be toggled after SPI_SS goes inactive + (a free-running SPI_SCLK would accomplish this). + 3. A few extra bits (totaling less than a full byte) should be + transmitted by the master. These extra bits will be ignored by + this core, but will provide the clocks needed to generated the + wr_data_valid pulse. + 4. A "null" transaction should be performed following the last + write transaction, during which the address byte is transmitted + by the SPI master followed by 0 bytes of read/write data. + +------------------------------------------------------------------------------*/ + + + + +`timescale 1ns / 1ns + +`include "SensorHubDefines.v" + + +module SPI_slave ( + input rst, // system/global reset (active-high) + + // SPI interface + input SPI_SCLK, // base value 0 (mode 0) + input SPI_MOSI, // master out, slave in + output SPI_MISO, // master in, slave out + input SPI_SS, // slave select (active-low) + + // internal interface + output [6:0] addr, + output [7:0] wr_data, + output wr_data_valid, // active high + input [7:0] rd_data, + output rd_data_ack +); + + +parameter WR = 1'b1; +parameter RD = 1'b0; + + +wire rst_int; + +reg [7:0] shift_in; +reg [7:0] shift_out; + +reg [2:0] bit_cnt, bit_cnt_neg; + +reg rcv_byte_valid; +reg addr_has_been_latched; +reg first_data_has_been_latched; +reg [6:0] addr_reg; +reg write_readn; +reg [7:0] write_data_reg; +reg wr_data_valid_reg; +reg write_pending; +reg rd_data_ack_reg; + + + +// rst_int is active when the global rst occurs or when the SPI interface is idle. +// Some logic needs to remain active after a SPI transaction occurs, so rst will be used in those cases. +assign rst_int = rst || SPI_SS; + +// input shift register +always @(posedge rst_int or posedge SPI_SCLK) + if (rst_int) + shift_in <= 8'b0; + else + if (!SPI_SS) + shift_in <= {shift_in[6:0], SPI_MOSI}; + else + shift_in <= shift_in; + + +// bit counter +always @(posedge rst_int or posedge SPI_SCLK) + if (rst_int) + bit_cnt <= 3'b0; + else + if (!SPI_SS) + bit_cnt <= bit_cnt + 1; + else + bit_cnt <= 3'b0; + + +// byte valid, active for 1 clk every time a full byte has been received from the master +always @(posedge rst_int or posedge SPI_SCLK) + if (rst_int) + rcv_byte_valid <= 1'b0; + else + if (rcv_byte_valid) // added to guarantee that rcv_byte_valid is only active for 1 clock + rcv_byte_valid <= 1'b0; + else + if (!SPI_SS && (bit_cnt == 3'b111)) + rcv_byte_valid <= 1'b1; + else + rcv_byte_valid <= 1'b0; + + +// flags for keeping track of the address byte and 1st data byte +always @(posedge rst_int or posedge SPI_SCLK) + if (rst_int) begin + addr_has_been_latched <= 1'b0; // flag that gets set after the addr has been received (and latched) + first_data_has_been_latched <= 1'b0; // flag that gets set after the 1st data byte has been received (and latched) + end + else begin + +// if (SPI_SS) // if SPI interface is idle +// addr_has_been_latched <= 1'b0; +// else +// the above is not necessary since the async rst includes SPI_SS + if (rcv_byte_valid) + addr_has_been_latched <= 1'b1; // set flag after first byte (the address) is received, keep at 1 until transaction is over + else + addr_has_been_latched <= addr_has_been_latched; + +// if (SPI_SS) // if SPI interface is idle +// first_data_has_been_latched <= 1'b0; +// else +// the above is not necessary since the async rst includes SPI_SS + if (addr_has_been_latched && rcv_byte_valid) + first_data_has_been_latched <= 1'b1; + else + first_data_has_been_latched <= first_data_has_been_latched; + + end + + +// address register, direction control flag +always @(posedge rst or posedge SPI_SCLK) // don't use rst_int so these signals will remain active even after SPI_SS has gone inactive + if (rst) begin + addr_reg <= 7'b0; + write_readn <= 1'b0; // flag that signifies a write vs. read transaction + end + else begin + + if (!addr_has_been_latched && rcv_byte_valid) + write_readn <= shift_in[7]; // the direction (r/w) flag is in the MSb of the address byte. + else + write_readn <= write_readn; + + if (!addr_has_been_latched) + if (rcv_byte_valid) + addr_reg <= shift_in[6:0]; // latch the new address, located in the lowest 7 bits of the address byte. + else + addr_reg <= addr_reg; + else // addr_has_been_latched + +// if (((write_readn == WR) && wr_data_valid_reg) || ((write_readn == RD) && rcv_byte_valid)) +// addr_reg <= addr_reg + 1; +// else +// addr_reg <= addr_reg; + + // during writes, make addr_reg wrap back to MemDataByte0 after MemDataByte4 + if ((write_readn == WR) && wr_data_valid_reg) + if (addr_reg == `MemDataByte4) + addr_reg <= `MemDataByte0; + else + addr_reg <= addr_reg + 1; + else + // during reads, do not increment addr_reg when accessing CM_FIFO_Data + //if ((write_readn == RD) && rcv_byte_valid) + if ((write_readn == RD) && rd_data_ack_reg) + if (addr_reg == `CM_FIFO_Data) + addr_reg <= addr_reg; + else + addr_reg <= addr_reg + 1; + else + addr_reg <= addr_reg; + + end + + +// write_pending flag, so writes eventually get sent to the internal interface when more SPI_SCLK edges occur +always @(posedge rst or posedge SPI_SCLK) // don't use rst_int since this may need to stay active after SPI_SS goes inactive + if (rst) + write_pending <= 1'b0; + else + if (wr_data_valid_reg) + write_pending <= 1'b0; + else + if ((write_readn == WR) && !SPI_SS && addr_has_been_latched && (bit_cnt == 3'b111)) // can't use rcv_byte_valid since there may not be extra clocks after this byte is being written + write_pending <= 1'b1; + else + write_pending <= write_pending; + + +// write data valid signal +always @(posedge rst or posedge SPI_SCLK) // don't use rst_int since this may need to be set after SPI_SS goes inactive + if (rst) + wr_data_valid_reg <= 1'b0; + else + if (wr_data_valid_reg) + wr_data_valid_reg <= 1'b0; + else + if (write_pending) + wr_data_valid_reg <= 1'b1; + else + wr_data_valid_reg <= wr_data_valid_reg; + + +always @(posedge rst or posedge SPI_SCLK) // don't use rst_int since this needs to stay valid after SPI_SS goes inactive + if (rst) + write_data_reg <= 8'b0; + else + if (!SPI_SS && (bit_cnt == 3'b111)) + write_data_reg <= {shift_in[6:0], SPI_MOSI}; + else + write_data_reg <= write_data_reg; + + +// output shift register +always @(posedge rst_int or negedge SPI_SCLK) + if (rst_int) begin + bit_cnt_neg <= 3'b0; + shift_out <= 8'b0; + end + else begin + if (!SPI_SS) begin + bit_cnt_neg <= bit_cnt_neg + 1; + + if (addr_has_been_latched && (bit_cnt_neg == 7)) + shift_out <= rd_data; + else + shift_out <= {shift_out[6:0], 1'b0}; + end + else begin + bit_cnt_neg <= 3'b0; + shift_out <= shift_out; + end + end + + +// read data acknowledge. this is required to pop data from the CM FIFO +always @(posedge rst_int or posedge SPI_SCLK) + if (rst_int) + rd_data_ack_reg <= 1'b0; + else + //if ( addr_has_been_latched && (write_readn == RD) && (bit_cnt == 3'b111) ) + if ( addr_has_been_latched && (write_readn == RD) && rcv_byte_valid) + rd_data_ack_reg <= 1'b1; + else + rd_data_ack_reg <= 1'b0; + + + +// assignments to the outputs +//assign SPI_MISO = SPI_SS ? 1'bz : shift_out[7]; +assign SPI_MISO = shift_out[7];//AP2 doesn't support tristate +assign addr = addr_reg; +assign wr_data = write_data_reg; +assign wr_data_valid = wr_data_valid_reg; +assign rd_data_ack = rd_data_ack_reg; + +endmodule + diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/SensorHubDefines.v b/BENCHMARK/ULPSH_fabric/rtl/src/SensorHubDefines.v new file mode 100644 index 00000000..bd2d0dc0 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/SensorHubDefines.v @@ -0,0 +1,65 @@ + +`ifndef SensorHub_Definitions + + `define SensorHub_Definitions + + // Communication Manager register offsets + `define CommandReg 7'h00 + `define StatusReg 7'h01 + `define milSecSample 7'h02 + `define InterruptCtrl 7'h03 + `define InterruptStat 7'h04 + `define CalValueLow 7'h05 + `define CalValueHi 7'h06 + `define Reserved_10 7'h07 + `define Reserved_11 7'h08 + `define Reserved_12 7'h09 + `define Reserved_13 7'h0A + `define Reserved_14 7'h0B + `define CM_FIFO_Data 7'h0C + `define CM_Control 7'h0D + `define CM_Status 7'h0E + `define CM_FIFO_Flags_0 7'h0F + `define Reserved_1 7'h10 /* reserved for CM_FIFO_Flags_23 */ + `define MailboxToFFE_0 7'h11 + `define MailboxToFFE_1 7'h12 + `define MailboxToFFE_2 7'h13 + `define MailboxToFFE_3 7'h14 + `define InterruptFFEMsg 7'h15 + `define Reserved_5 7'h16 + `define Reserved_6 7'h17 + `define Reserved_7 7'h18 + `define RunTimeAdrReg 7'h19 + `define DemoLedCtrlReg 7'h1A /* Register to control demo LEDs */ + `define ClocksControl 7'h1B + `define SleepControl 7'h1C + `define RunTimeAdrReg_Upr 7'h1D /* New for Rel 0 on 6/18 */ + `define MemAddrLow 7'h20 + `define MemAddrHigh 7'h21 + `define MemSelect 7'h22 + `define MemDataByte0 7'h28 + `define MemDataByte1 7'h29 + `define MemDataByte2 7'h2A + `define MemDataByte3 7'h2B + `define MemDataByte4 7'h2C + + + `define CtrlSensorManager 8'h00 + `define CtrlReceiveAddress 8'h01 + `define CtrlRunTimeAddress 8'h02 + `define MasterPreLo 8'h08 + `define MasterPreHi 8'h09 + `define MasterCTR 8'h0A + `define MasterTXR 8'h0B + `define MasterCR 8'h0C + + + `define CR_START 8'b1000_0000 + `define CR_STOP 8'b0100_0000 + `define CR_READ 8'b0010_0000 + `define CR_WRITE 8'b0001_0000 + `define CR_NAK 8'b0000_1000 + // `define CR_POLL 8'b0000_0100 + `define CR_IACK 8'b0000_0001 + +`endif diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/SensorManager.v b/BENCHMARK/ULPSH_fabric/rtl/src/SensorManager.v new file mode 100644 index 00000000..21f02a6a --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/SensorManager.v @@ -0,0 +1,960 @@ +// ----------------------------------------------------------------------------- +// title : Sensor Manager Main Routine +// project : ULP Sensor Hub +// ----------------------------------------------------------------------------- +// file : SensorManager.v +// author : OCTO +// company : QuickLogic Corp +// created : 2012/??/?? +// last update : 2013/12/06 +// platform : PolarPro III +// standard : Verilog 2001 +// ----------------------------------------------------------------------------- +// description: The Sensor Manger is responsible for controlling various +// external sensors and storing the resulting data in Sensor +// Manager Memory. These include performing transfers between +// Sensor Memory and various registers. +// ----------------------------------------------------------------------------- +// copyright (c) 2013 +// ----------------------------------------------------------------------------- +// revisions : +// date version author description +// 2013/12/06 1.0 Glen Gomes Updated -> Mostly re-written +// ----------------------------------------------------------------------------- +// Comments: This solution is specifically for use with the QuickLogic +// PolarPro III device. +// ----------------------------------------------------------------------------- + +`timescale 1ns / 10ps + +module SensorManager ( + + // General interface + ClockIn, + ResetIn, + StartFromFFE, + StartFromTLC, + BusyOut, + TimeStamp_Delta_i, + TimeStamp_Delta_Tog_i, + SensorInterrupt_0_i, + SensorInterrupt_1_i, + SensorInterrupt_2_i, + SensorInterrupt_3_i, + SensorInterrupt_0_o, + SensorInterrupt_1_o, + SensorInterrupt_2_o, + SensorInterrupt_3_o, + CtrlRunTimeAddressSM, + CtrlRunTimeAddressOut, + CtrlRunTimeAddressReg, + MemReadAddressOut, + MemReadEnableOut, + MemReadDataIn, + MemWriteAddressOut, + MemWriteEnableOut, + MemWriteDataOut, + MemClockOut, + I2C_wb_adr_o, + I2C_wb_dat_o, + I2C_wb_dat_i, + I2C_wb_we_o, + I2C_wb_stb_o, + I2C_wb_cyc_o, + I2C_wb_ack_i, + I2C_tip_i, + TP1, + TP2, + TP3, + SmClockSelect_o +); + +//-----Port Signals-------------------- +// + +input ClockIn; +input ResetIn; +input StartFromFFE; +input StartFromTLC; +output BusyOut; +input [15:0] TimeStamp_Delta_i; +input TimeStamp_Delta_Tog_i; +input SensorInterrupt_0_i; +input SensorInterrupt_1_i; +input SensorInterrupt_2_i; +input SensorInterrupt_3_i; +output SensorInterrupt_0_o; +output SensorInterrupt_1_o; +output SensorInterrupt_2_o; +output SensorInterrupt_3_o; +input CtrlRunTimeAddressSM; +input [9:0] CtrlRunTimeAddressOut; +output [9:0] CtrlRunTimeAddressReg; +output [9:0] MemReadAddressOut; // Expanded for Rel 0 on 6/18 +output MemReadEnableOut; +input [17:0] MemReadDataIn; +output [9:0] MemWriteAddressOut; +output MemWriteEnableOut; +output [8:0] MemWriteDataOut; +output MemClockOut; +output [2:0] I2C_wb_adr_o; +output [7:0] I2C_wb_dat_o; +input [7:0] I2C_wb_dat_i; +output I2C_wb_we_o; +output I2C_wb_stb_o; +output I2C_wb_cyc_o; +input I2C_wb_ack_i; +input I2C_tip_i; +output TP1; +output TP2; +output TP3; +output SmClockSelect_o; + + +wire ClockIn; +wire ResetIn; +wire StartFromFFE; +wire StartFromTLC; +wire BusyOut; +wire [15:0] TimeStamp_Delta_i; +wire TimeStamp_Delta_Tog_i; +wire SensorInterrupt_0_i; +wire SensorInterrupt_1_i; +wire SensorInterrupt_2_i; +wire SensorInterrupt_3_i; +reg SensorInterrupt_0_o; +reg SensorInterrupt_1_o; +reg SensorInterrupt_2_o; +reg SensorInterrupt_3_o; +wire CtrlRunTimeAddressSM; +wire [9:0] CtrlRunTimeAddressOut; +reg [9:0] CtrlRunTimeAddressReg; +wire [9:0] MemReadAddressOut; // Expanded for Rel 0 on 6/18 +wire MemReadEnableOut; +wire [17:0] MemReadDataIn; +wire [9:0] MemWriteAddressOut; +wire MemWriteEnableOut; +reg [8:0] MemWriteDataOut; +wire [2:0] I2C_wb_adr_o; +wire [7:0] I2C_wb_dat_o; +wire [7:0] I2C_wb_dat_i; +wire I2C_wb_we_o; +wire I2C_wb_stb_o; +wire I2C_wb_cyc_o; +wire I2C_wb_ack_i; +wire I2C_tip_i; +wire MemClockOut; +wire TP1; +wire TP2; +wire TP3; +reg SmClockSelect_o; + + +//-----Internal Signals-------------------- +// + +wire wb_cyc; + +wire wb_we; +wire wb_stb; + +wire wb_ack; +reg wb_ack_sm; + +wire wb_busy_poll; + +reg [9:0] CtrlReceiveAddressReg; + +reg [5:0] CtrlMailBoxSegmentCtr; +reg CtrlMailBoxSegmentCtr_ce; + +reg [9:2] CtrlMailBoxTablePtr; + +reg [9:0] CtrlMailBoxJumpInstPtr; + +reg CtrlMailBoxJumpInstCycle; +reg CtrlMailBoxJumpInstCycle_ce; + +wire [9:0] StateMachineCtrlMemAddr; +wire [7:0] i2c_masterDataToMem; + +wire save_reg_2_mem; + +wire control_sensor_manager_reg_dcd; +wire control_receive_reg_dcd; +wire control_runtime_reg_dcd; +wire control_jump_reg_dcd; +wire control_mailbox_tbl_ptr_dcd; +wire control_mailbox_jump_inst_ptr_dcd; + +reg RunSM; +wire BusySM; + +wire StartIn_stb; + +reg StartFromFFE_1ff; +reg StartFromFFE_2ff; +reg StartFromFFE_3ff; +reg StartFromFFE_4ff; +reg StartFromFFE_5ff; +reg StartFromFFE_6ff; + +reg StartFromTLC_1ff; +reg StartFromTLC_2ff; + +reg CtrlRunTimeAddressSM_1ff; +reg CtrlRunTimeAddressSM_2ff; + +reg s1_BusyOut, s2_BusyOut; + +// Define write enable controls for each TimeStamp register +// +wire SensorInterrupt_event_reg_we_dcd; + +wire SensorInterrupt_event_mask_we_dcd; + +reg SensorInterrupt_event_mask_0; +reg SensorInterrupt_event_mask_1; +reg SensorInterrupt_event_mask_2; +reg SensorInterrupt_event_mask_3; + + +// Delta Time Stamp registers for each sensor +// +reg [7:0] TimeStamp_Delta_sensor_0; +reg [7:0] TimeStamp_Delta_sensor_1; +reg [7:0] TimeStamp_Delta_sensor_2; +reg [7:0] TimeStamp_Delta_sensor_3; + +reg [15:0] TimeStamp_Delta_capt; +reg [15:0] TimeStamp_Delta_readback; + +reg TimeStamp_Delta_Tog_1ff; +reg TimeStamp_Delta_Tog_2ff; +reg TimeStamp_Delta_Tog_3ff; + +// Meta-state registers for each sensor interrupt +// +reg SensorInterrupt_0_1ff; +reg SensorInterrupt_0_2ff; +reg SensorInterrupt_0_3ff; + +reg SensorInterrupt_1_1ff; +reg SensorInterrupt_1_2ff; +reg SensorInterrupt_1_3ff; + +reg SensorInterrupt_2_1ff; +reg SensorInterrupt_2_2ff; +reg SensorInterrupt_2_3ff; + +reg SensorInterrupt_3_1ff; +reg SensorInterrupt_3_2ff; +reg SensorInterrupt_3_3ff; + + +// Wait Instruction Registers +// +wire control_wait_instr_reg_dcd; + +reg [12:0] control_wait_instr_cntr; +reg [12:0] control_wait_instr_cntr_nxt; + +reg control_wait_instr_cntr_tc; +reg control_wait_instr_cntr_tc_nxt; + +reg control_wait_instr_busy; +wire control_wait_instr_busy_nxt; + + + +//------Define Parameters--------- +// + +// +// Define the various address spaces +// +// Note: These correspond to bits [7:3] of the register address field. +// +parameter SENSOR_MANAGER_ADR = 5'h0; +parameter I2C_MASTER_ADR = 5'h1; +parameter TIMESTAMP_DELTA_ADR = 5'h2; + + + +// +// Define the available registers in the Sensor Manager +// +// Note: These correspond to bits [2:0] of the register address field. +// +parameter CONTROL_SENSOR_MANAGER_ADDRESS = 3'h0; +parameter CONTROL_RECEIVE_ADDRESS = 3'h1; +parameter CONTROL_RUNTIME_ADDRESS = 3'h2; +parameter CONTROL_WAIT_INSTR_ADDRESS = 3'h4; +parameter CONTROL_MAILBOX_TABLE_PTR = 3'h5; +parameter CONTROL_MAILBOX_JUMP_INST_PTR = 3'h6; +parameter CONTROL_JUMP_ADDRESS = 3'h7; + + +// +// Define the key registers in the I2C Master IP +// +// Note: These correspond to bits [2:0] of the register address field. +// +parameter I2C_MASTER_PRELO = 3'h0; +parameter I2C_MASTER_PREHI = 3'h1; +parameter I2C_MASTER_CTR = 3'h2; +parameter I2C_MASTER_TXR = 3'h3; +parameter I2C_MASTER_CR = 3'h4; + + +// Define the available registers in the TimeStamp Logic +// +// Note: These correspond to bits [2:0] of the register address field. +// +parameter TIMESTAMP_DELTA_SENSOR_0 = 3'h0; +parameter TIMESTAMP_DELTA_SENSOR_1 = 3'h1; +parameter TIMESTAMP_DELTA_SENSOR_2 = 3'h2; +parameter TIMESTAMP_DELTA_SENSOR_3 = 3'h3; +parameter TIMESTAMP_DELTA_GENERIC_LSB = 3'h4; +parameter TIMESTAMP_DELTA_GENERIC_MSB = 3'h5; +parameter TIMESTAMP_DELTA_INT_EVENT = 3'h6; + + +// +// Define the default location of the Mail Box structure in SM Memory +// +parameter MAILBOX_SM_ADDRESS = 8'hFF; // Note: This is "3FC" shifted by two to the right + +//------Logic Operations---------- +// + +// I2C Interface to the Right Bank ASSP +// +assign I2C_wb_dat_o = MemReadDataIn[15:8]; +assign i2c_masterDataToMem = I2C_wb_dat_i; +assign I2C_wb_we_o = wb_we; +assign I2C_wb_stb_o = wb_stb; + +// Decode the Wishbone bus address space(s) +// +assign I2C_wb_cyc_o = (MemReadDataIn[7:3] == I2C_MASTER_ADR) & wb_cyc & ~CtrlMailBoxJumpInstCycle; + + +// Define the write enables controls for each register +// +assign control_sensor_manager_reg_dcd = (MemReadDataIn[7:0] == {SENSOR_MANAGER_ADR, CONTROL_SENSOR_MANAGER_ADDRESS}) & wb_cyc & wb_stb & wb_we & ~wb_ack_sm & ~CtrlMailBoxJumpInstCycle; +assign control_runtime_reg_dcd = (MemReadDataIn[7:0] == {SENSOR_MANAGER_ADR, CONTROL_RUNTIME_ADDRESS}) & wb_cyc & wb_stb & wb_we & ~wb_ack_sm & ~CtrlMailBoxJumpInstCycle; + +assign control_wait_instr_reg_dcd = (MemReadDataIn[7:0] == {SENSOR_MANAGER_ADR, CONTROL_WAIT_INSTR_ADDRESS}) & wb_cyc & wb_stb & wb_we & ~wb_ack_sm & ~CtrlMailBoxJumpInstCycle; + +assign control_receive_reg_dcd = ((MemReadDataIn[7:0] == { SENSOR_MANAGER_ADR, CONTROL_RECEIVE_ADDRESS}) + | (MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_SENSOR_0}) + | (MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_SENSOR_1}) + | (MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_SENSOR_2}) + | (MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_SENSOR_3}) + | (MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_GENERIC_MSB}) + | (MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_GENERIC_LSB})) & wb_cyc & wb_stb & wb_we & ~wb_ack_sm & ~CtrlMailBoxJumpInstCycle; + + + +// Define the write enable for the Interrupt event of the Time Stamp Logic +// +// Note: This write occurs after the write of interrupt data to SM Memory +// +assign SensorInterrupt_event_reg_we_dcd = (MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_INT_EVENT}) & wb_cyc & wb_stb & ~wb_we & wb_ack_sm & ~CtrlMailBoxJumpInstCycle; +assign SensorInterrupt_event_mask_we_dcd = (MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_INT_EVENT}) & wb_cyc & wb_stb & wb_we & ~wb_ack_sm & ~CtrlMailBoxJumpInstCycle; +assign TimeStamp_Delta_lsb_reg_we_dcd = (MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_GENERIC_LSB}) & wb_cyc & wb_stb & wb_we & ~wb_ack_sm & ~CtrlMailBoxJumpInstCycle; + + +// Deterimine if the current cycle is a write to the instruction pointer. +// +// Note: This only happens during the "jump" instruction +// +// This signals the Sensor Manager Statemachine that the current cycle +// is a "jump" and to load the register data value into the instruction +// pointer at the end of the current "register write" instruction. +// +assign control_jump_reg_dcd = (MemReadDataIn[7:0] == {SENSOR_MANAGER_ADR, CONTROL_JUMP_ADDRESS}) & ~CtrlMailBoxJumpInstCycle; + + +// Determine if the current cycle is the start of a Mail Box based Jump +// sequence. +// +// Note: The value of the bits in the Mail Box region of SM Memory determine +// if the current jump address should be loaded into the instruction +// pointer or if it should be ignored. +// +assign control_mailbox_tbl_ptr_dcd = (MemReadDataIn[7:0] == {SENSOR_MANAGER_ADR, CONTROL_MAILBOX_TABLE_PTR}) & wb_cyc & wb_stb & wb_we & ~wb_ack_sm & ~CtrlMailBoxJumpInstCycle; +assign control_mailbox_jump_inst_ptr_dcd = (MemReadDataIn[7:0] == {SENSOR_MANAGER_ADR, CONTROL_MAILBOX_JUMP_INST_PTR}) & wb_cyc & wb_stb & wb_we & wb_ack_sm & ~CtrlMailBoxJumpInstCycle; + + +// Determine if the current address should include a write to the Sensor Manager's Memory +// +// Note: There is currently only one address but this may expand with, for +// example, a TimeStamp function. +// +assign save_reg_2_mem = ((MemReadDataIn[7:0] == { I2C_MASTER_ADR, I2C_MASTER_CR}) & MemReadDataIn[13] & ~CtrlMailBoxJumpInstCycle) + | ((MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_SENSOR_0}) & ~CtrlMailBoxJumpInstCycle) + | ((MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_SENSOR_1}) & ~CtrlMailBoxJumpInstCycle) + | ((MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_SENSOR_2}) & ~CtrlMailBoxJumpInstCycle) + | ((MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_SENSOR_3}) & ~CtrlMailBoxJumpInstCycle) + | ((MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_GENERIC_LSB}) & ~CtrlMailBoxJumpInstCycle) + | ((MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_GENERIC_MSB}) & ~CtrlMailBoxJumpInstCycle) + | ((MemReadDataIn[7:0] == {TIMESTAMP_DELTA_ADR, TIMESTAMP_DELTA_INT_EVENT}) & ~CtrlMailBoxJumpInstCycle); + + +// Determine if the Wishbone device requires monitoring its busy signal +// +// Note: The only device currently supported is the I2C Master IP. This IP +// will generate a I2C bus cycle when the "read" or "write" +// bits are set in the control register. +// +assign wb_busy_poll = ((MemReadDataIn[7:0] == {I2C_MASTER_ADR, I2C_MASTER_CR }) & (MemReadDataIn[12] | MemReadDataIn[13]) & ~CtrlMailBoxJumpInstCycle) + | ((MemReadDataIn[7:0] == {SENSOR_MANAGER_ADR, CONTROL_WAIT_INSTR_ADDRESS}) & ~CtrlMailBoxJumpInstCycle); + + +// Determine when to start the Sensor Manager Statemachine +// +// Note: Use double-rank synchronization to resolve meta-stability issues. +// +// Simulation shows these signals toggle from TLC.v clock domain to +// the Sensor Manager's. +// +assign StartIn_stb = (StartFromFFE_5ff ^ StartFromFFE_6ff) + | (StartFromTLC_1ff ^ StartFromTLC_2ff); + + +// Define the Sensor Manager Control Registers +// +always @(posedge ClockIn or posedge ResetIn) +begin + if (ResetIn) + begin + wb_ack_sm <= 1'b0; + + StartFromFFE_1ff <= 1'b0; + StartFromFFE_2ff <= 1'b0; + StartFromFFE_3ff <= 1'b0; + StartFromFFE_4ff <= 1'b0; + StartFromFFE_5ff <= 1'b0; + StartFromFFE_6ff <= 1'b0; + + StartFromTLC_1ff <= 1'b0; + StartFromTLC_2ff <= 1'b0; + + RunSM <= 1'b0; + + CtrlReceiveAddressReg <= 10'h0; + CtrlRunTimeAddressReg <= 10'h0; + + CtrlRunTimeAddressSM_1ff <= 1'b0; + CtrlRunTimeAddressSM_2ff <= 1'b0; + + TimeStamp_Delta_sensor_0 <= 8'h0; + TimeStamp_Delta_sensor_1 <= 8'h0; + TimeStamp_Delta_sensor_2 <= 8'h0; + TimeStamp_Delta_sensor_3 <= 8'h0; + + SensorInterrupt_0_1ff <= 4'h0; + SensorInterrupt_0_2ff <= 4'h0; + SensorInterrupt_0_3ff <= 4'h0; + + SensorInterrupt_1_1ff <= 4'h0; + SensorInterrupt_1_2ff <= 4'h0; + SensorInterrupt_1_3ff <= 4'h0; + + SensorInterrupt_2_1ff <= 4'h0; + SensorInterrupt_2_2ff <= 4'h0; + SensorInterrupt_2_3ff <= 4'h0; + + SensorInterrupt_3_1ff <= 4'h0; + SensorInterrupt_3_2ff <= 4'h0; + SensorInterrupt_3_3ff <= 4'h0; + + SensorInterrupt_0_o <= 1'b0; + SensorInterrupt_1_o <= 1'b0; + SensorInterrupt_2_o <= 1'b0; + SensorInterrupt_3_o <= 1'b0; + + SensorInterrupt_event_mask_0 <= 1'b0; + SensorInterrupt_event_mask_1 <= 1'b0; + SensorInterrupt_event_mask_2 <= 1'b0; + SensorInterrupt_event_mask_3 <= 1'b0; + + TimeStamp_Delta_capt <= 16'h0; + TimeStamp_Delta_readback <= 16'h0; + + TimeStamp_Delta_Tog_1ff <= 1'b0; + TimeStamp_Delta_Tog_2ff <= 1'b0; + TimeStamp_Delta_Tog_3ff <= 1'b0; + + CtrlMailBoxSegmentCtr <= 6'h0; + CtrlMailBoxSegmentCtr_ce <= 1'b0; + + CtrlMailBoxTablePtr <= MAILBOX_SM_ADDRESS; + CtrlMailBoxJumpInstPtr <= 10'h0; + + CtrlMailBoxJumpInstCycle <= 1'b0; + CtrlMailBoxJumpInstCycle_ce <= 1'b0; + + control_wait_instr_cntr <= 13'h0; + control_wait_instr_cntr_tc <= 1'b0; + control_wait_instr_busy <= 1'b0; + end + else + begin + wb_ack_sm <= ((MemReadDataIn[7:3] == SENSOR_MANAGER_ADR ) + | (MemReadDataIn[7:3] == TIMESTAMP_DELTA_ADR) + | (CtrlMailBoxJumpInstCycle)) & wb_cyc & wb_stb & ~wb_ack_sm; + + // Double-rank synchronization between clock domains to avoid meta-state issues + // + + StartFromFFE_1ff <= StartFromFFE; + StartFromFFE_2ff <= StartFromFFE_1ff; + StartFromFFE_3ff <= StartFromFFE_2ff; + StartFromFFE_4ff <= StartFromFFE_3ff; + StartFromFFE_5ff <= StartFromFFE_4ff; + StartFromFFE_6ff <= StartFromFFE_5ff; + + StartFromTLC_1ff <= StartFromTLC; + StartFromTLC_2ff <= StartFromTLC_1ff; + + CtrlRunTimeAddressSM_1ff <= CtrlRunTimeAddressSM; + CtrlRunTimeAddressSM_2ff <= CtrlRunTimeAddressSM_1ff; + + // Define the Sensor Manager Control Register + // + // Note: A write of "0" to bit "0" of Sensor Manager Register "0" stops execution. + // + // The remaining bits of the "control" register can be used for other purposes. + // + if (StartIn_stb) + RunSM <= 1'b1; + else if (control_sensor_manager_reg_dcd) + RunSM <= MemReadDataIn[8]; + + // Define the Sensor Manager Receive Address Register + // + if (control_receive_reg_dcd) + CtrlReceiveAddressReg <= MemReadDataIn[17:8]; + + // Define the Sensor Manager Run-time Address Register + // + if (control_runtime_reg_dcd) + CtrlRunTimeAddressReg <= MemReadDataIn[17:8]; + else if ( CtrlRunTimeAddressSM_1ff ^ CtrlRunTimeAddressSM_2ff) + CtrlRunTimeAddressReg <= CtrlRunTimeAddressOut; + + + // Synchronize the interrupt inputs to avoid meta-state issues + // + SensorInterrupt_0_1ff <= SensorInterrupt_0_i; + SensorInterrupt_0_2ff <= SensorInterrupt_0_1ff; + SensorInterrupt_0_3ff <= SensorInterrupt_0_2ff; + + SensorInterrupt_1_1ff <= SensorInterrupt_1_i; + SensorInterrupt_1_2ff <= SensorInterrupt_1_1ff; + SensorInterrupt_1_3ff <= SensorInterrupt_1_2ff; + + SensorInterrupt_2_1ff <= SensorInterrupt_2_i; + SensorInterrupt_2_2ff <= SensorInterrupt_2_1ff; + SensorInterrupt_2_3ff <= SensorInterrupt_2_2ff; + + SensorInterrupt_3_1ff <= SensorInterrupt_3_i; + SensorInterrupt_3_2ff <= SensorInterrupt_3_1ff; + SensorInterrupt_3_3ff <= SensorInterrupt_3_2ff; + + TimeStamp_Delta_Tog_1ff <= TimeStamp_Delta_Tog_i; + TimeStamp_Delta_Tog_2ff <= TimeStamp_Delta_Tog_1ff; + TimeStamp_Delta_Tog_3ff <= TimeStamp_Delta_Tog_2ff; + + + // Capture the external TimeStamp from the Communication Manager. + // + // Note: The Communication Manager uses the 32KHz clock for the + // TimeStamp function. In the current application, this is not + // the same clock used for the Sensor Manager. However, the + // Sensor Manager's clock is currently significantly faster than + // the 32KHz clock and can capture the TimeStamp value reliably + // when is receives the TimeStamp toggle signal from the + // Communication Manager. + // + // This scheme may need to be revisted if the clock assignments + // change on future designs. + // + if (TimeStamp_Delta_Tog_2ff ^ TimeStamp_Delta_Tog_3ff) + TimeStamp_Delta_capt <= TimeStamp_Delta_i; + + // Capture the TimeStamp Value for a "generic" TimeStamp write to SM + // Memory. + // + // Note: The entire TimeStamp value is captured when a write of the + // LSB value to SM Memory is triggered. This allows for the + // writting of the MSB bits without the danger of the TimeStamp + // value changing between writes of each TimeStamp byte to + // SM Memory. + // + if (TimeStamp_Delta_lsb_reg_we_dcd) + TimeStamp_Delta_readback <= TimeStamp_Delta_capt; + + + // Capture the time stamp delta when an interrupt is detected. + // + // Note: See below for the definition of the bit operations. + // + if (SensorInterrupt_0_2ff && (!SensorInterrupt_0_3ff)) + TimeStamp_Delta_sensor_0 <= TimeStamp_Delta_capt; + + + if (SensorInterrupt_1_2ff && (!SensorInterrupt_1_3ff)) + TimeStamp_Delta_sensor_1 <= TimeStamp_Delta_capt; + + + if (SensorInterrupt_2_2ff && (!SensorInterrupt_2_3ff)) + TimeStamp_Delta_sensor_2 <= TimeStamp_Delta_capt; + + + if (SensorInterrupt_3_2ff && (!SensorInterrupt_3_3ff)) + TimeStamp_Delta_sensor_3 <= TimeStamp_Delta_capt; + + // Set the Interrupt Status Mask bits + // + // Note: These bits are used "ANDed" with the write signal to clear + // individual status bits. + // + // The alternate way is to write the interrupt status once + // at the end of a series of SM code segments. However, there + // may be a significant amount of time between TimeStamp value + // capture and a single status being written to memory. This + // can allow the interrupt status to change after the TimeStamp + // is written to memory. This could result in the assumption + // of a good TimeStamp when, in fact, the TimeStamp is not + // valid. + // + if (SensorInterrupt_event_mask_we_dcd) + begin + SensorInterrupt_event_mask_0 <= MemReadDataIn[8]; + SensorInterrupt_event_mask_1 <= MemReadDataIn[9]; + SensorInterrupt_event_mask_2 <= MemReadDataIn[10]; + SensorInterrupt_event_mask_3 <= MemReadDataIn[11]; + end + + // Set the interrupt event bit for each sensor when an interrupt is + // detected. + // + // Note: Without this "interrupt event bit" is may not be possible to + // know for certain if an interrupt happened. For example, + // a value of "0" may be correct given the right + // sampling period. + // + // These status bits assume a positive (i.e. low-to-high) + // interrupt assertion. + // + // All interrupts are cleared when this register is read. + // + if (SensorInterrupt_event_reg_we_dcd && SensorInterrupt_event_mask_0) + SensorInterrupt_0_o <= 1'h0; + else if (SensorInterrupt_0_2ff && (!SensorInterrupt_0_3ff)) + SensorInterrupt_0_o <= 1'h1; + + + if (SensorInterrupt_event_reg_we_dcd && SensorInterrupt_event_mask_1) + SensorInterrupt_1_o <= 1'h0; + else if (SensorInterrupt_1_2ff && (!SensorInterrupt_1_3ff)) + SensorInterrupt_1_o <= 1'h1; + + + if (SensorInterrupt_event_reg_we_dcd && SensorInterrupt_event_mask_2) + SensorInterrupt_2_o <= 1'h0; + else if (SensorInterrupt_2_2ff && (!SensorInterrupt_2_3ff)) + SensorInterrupt_2_o <= 1'h1; + + + if (SensorInterrupt_event_reg_we_dcd && SensorInterrupt_event_mask_3) + SensorInterrupt_3_o <= 1'h0; + else if (SensorInterrupt_3_2ff && (!SensorInterrupt_3_3ff)) + SensorInterrupt_3_o <= 1'h1; + + + // Mail Box Bit Counter + // + // Note: Reset Bit Counter between SM Sessions. + // + // This counter selects the Mail Box bits corresponding to each + // SM code segment. + // + if (!BusySM) + CtrlMailBoxSegmentCtr <= 6'h0; + else if (CtrlMailBoxSegmentCtr_ce) + CtrlMailBoxSegmentCtr <= CtrlMailBoxSegmentCtr + 1'b1; + + CtrlMailBoxSegmentCtr_ce <= wb_cyc & wb_stb & wb_we & ~wb_ack_sm & CtrlMailBoxJumpInstCycle; + + // Mail Box Table Address Pointer + // + // Note: This is the location in SM Memory where the Mail Box is + // located. Typically, the mail box will be in the last four + // 18-bit words in SM Memory. + // + // This value can be dynamically changed by instructions in SM + // memory. + // + if (control_mailbox_tbl_ptr_dcd) + CtrlMailBoxTablePtr <= MemReadDataIn[17:10]; + + // Mail Box Jump Address + // + // Note: This address must be temporarily storged while the Mail Box + // bits are being read from SM Memory. + // + // Based on the Mail Box bit for the current code segment, this + // jump address may or may not be used for a jump. + // + if (control_mailbox_jump_inst_ptr_dcd) + CtrlMailBoxJumpInstPtr <= MemReadDataIn[17:8]; + + // Mail Box Jump Decode Cycle Flag + // + // Note: This flags that the current SM write cycle is a Mail Box Jump + // decode operation. + // + // The data from SM Memory consist of Mail Box bits and should + // not be decoded as a SM "write" instruction would. + // + // The decode consists of selecting the correct bit from the + // Mail Box for the current SM code segment. Based on the state + // of this bit (i.e. 0 - No Jump; 1 - Jump), the SM instruction + // pointer will either proceed with the next instruction address + // or jump to a new code segment. + // + if (control_mailbox_jump_inst_ptr_dcd) + CtrlMailBoxJumpInstCycle <= 1'b1; + else if (CtrlMailBoxJumpInstCycle_ce) + CtrlMailBoxJumpInstCycle <= 1'b0; + + CtrlMailBoxJumpInstCycle_ce <= wb_cyc & wb_stb & wb_we & wb_ack_sm & ~control_mailbox_jump_inst_ptr_dcd; + + + // Wait Instruction Register + // + if (control_wait_instr_reg_dcd || control_wait_instr_busy) + begin + control_wait_instr_cntr <= control_wait_instr_cntr_nxt; + control_wait_instr_cntr_tc <= control_wait_instr_cntr_tc_nxt; + end + + control_wait_instr_busy <= control_wait_instr_busy_nxt; + end +end + + +// Define the Wait Instruction Busy signal +// +// Note: This busy starts with the first write and ends when the counter is done. +// +// This is an N-1 counter. Therefore, a value of "0" means an "N" of "1". +// Therefore, there should be one cycle of busy even with a value of "0". +// +assign control_wait_instr_busy_nxt = (~control_wait_instr_busy & control_wait_instr_reg_dcd) + | ( control_wait_instr_busy & ~control_wait_instr_cntr_tc); + + +// Define the operation of the Wait Instruction Counter +// +always @(MemReadDataIn or + control_wait_instr_busy or + control_wait_instr_cntr + ) +begin + + case({control_wait_instr_busy, MemReadDataIn[17]}) + 2'b00: // MSB == 0 then count 1-to-1 + begin + control_wait_instr_cntr_nxt <= {4'h0, MemReadDataIn[16:8] }; + control_wait_instr_cntr_tc_nxt <= ( MemReadDataIn[16:8] == 9'h0); + end + 2'b01: // MSB == 1 then count 16-to-1 + begin + control_wait_instr_cntr_nxt <= { MemReadDataIn[16:8], 4'hF}; // Remember: N-1 means that "0" should be one wait period + control_wait_instr_cntr_tc_nxt <= 1'b0; + end + 2'b10: // Normal Count + begin + control_wait_instr_cntr_nxt <= control_wait_instr_cntr - 13'h1; + control_wait_instr_cntr_tc_nxt <= (control_wait_instr_cntr == 13'h1); + end + 2'b11: // Normal Count - The value was shift << 4 so it is already 16x larger at loading time + begin + control_wait_instr_cntr_nxt <= control_wait_instr_cntr - 13'h1; + control_wait_instr_cntr_tc_nxt <= (control_wait_instr_cntr == 13'h1); + end + endcase +end + + +// Use the "run" bit to signal when the statemachine is "busy" in addition to +// the statemachine busy bit. +// +assign BusyOut = RunSM | BusySM; + + +// Define the Sensor Manager Memory's read address +// +// Note: StateMachine is allowed to read all of SensorManager Memory +// +// The Sensor Manager Memory's "read" port is 10-bits (i.e. [9:0]) +// +// Select the Mail Box Address pointer during Mail Box Jump operations. +// The location pointed to contains Mail Box Jump enable bits AND NOT +// SM instructions. +// +assign MemReadAddressOut = CtrlMailBoxJumpInstCycle ? {CtrlMailBoxTablePtr, CtrlMailBoxSegmentCtr[5:4]} + : StateMachineCtrlMemAddr ; + + +// Limit the register write function to the upper half of the Sensor Manager's Memory space +// +// Note: The Sensor Manager Memory's "write" port address is 10-bits (i.e. [9:0]) +// +assign MemWriteAddressOut = CtrlReceiveAddressReg; + + +// Define the Data to be written to Sensor Memory +// +// Note: The I2C Master IP only outputs byte wide values +// +// For the current design, the following are read back: +// - I2C Master IP is read back +// - TimeStamp registers for four sensors +// - TimeSTamp related interrupt event register +// +// Only the I2C Master IP was supported in previous designs +// +always @(MemReadDataIn or + MemWriteDataOut or + i2c_masterDataToMem or + TimeStamp_Delta_sensor_0 or + TimeStamp_Delta_sensor_1 or + TimeStamp_Delta_sensor_2 or + TimeStamp_Delta_sensor_3 or + TimeStamp_Delta_readback or + SensorInterrupt_0_o or + SensorInterrupt_1_o or + SensorInterrupt_2_o or + SensorInterrupt_3_o + ) +begin + case(MemReadDataIn[7:3]) + I2C_MASTER_ADR: MemWriteDataOut <= {1'b0, i2c_masterDataToMem}; + TIMESTAMP_DELTA_ADR: + begin + case(MemReadDataIn[2:0]) + TIMESTAMP_DELTA_SENSOR_0 : MemWriteDataOut <= {1'b0, TimeStamp_Delta_sensor_0}; + TIMESTAMP_DELTA_SENSOR_1 : MemWriteDataOut <= {1'b0, TimeStamp_Delta_sensor_1}; + TIMESTAMP_DELTA_SENSOR_2 : MemWriteDataOut <= {1'b0, TimeStamp_Delta_sensor_2}; + TIMESTAMP_DELTA_SENSOR_3 : MemWriteDataOut <= {1'b0, TimeStamp_Delta_sensor_3}; + TIMESTAMP_DELTA_GENERIC_LSB : MemWriteDataOut <= {1'b0, TimeStamp_Delta_readback[7:0]}; + TIMESTAMP_DELTA_GENERIC_MSB : MemWriteDataOut <= {1'b0, TimeStamp_Delta_readback[15:8]}; + TIMESTAMP_DELTA_INT_EVENT : MemWriteDataOut <= {4'h0, SensorInterrupt_3_o, + SensorInterrupt_2_o, + SensorInterrupt_1_o, + SensorInterrupt_0_o}; + default: MemWriteDataOut <= {1'b0, i2c_masterDataToMem}; + endcase + end + default: MemWriteDataOut <= {1'b0, i2c_masterDataToMem}; + endcase +end + + +// Define the Sensor Manager Memory's clock +// +// Note: This is currently a flow through but this may change in future designs. +// +assign MemClockOut = ClockIn; + + +// Combine all Wishbone bus acknowledges +// +// Note: Only one acknowledge should happen at a time. +// +assign wb_ack = wb_ack_sm | I2C_wb_ack_i; + + +// Multiplex the address to the I2C Master IP when performing an I2C read +// +// Note: The address must be switched from the I2C "Control" Register to the I2C "Transmit/Receive" data address. +// +// This only affects the I2C Master IP and does not affect any other device on the Wishbone bus. +// +assign I2C_wb_adr_o = ((MemReadDataIn[7:0] == {I2C_MASTER_ADR, I2C_MASTER_CR}) & MemReadDataIn[13] & (~wb_we)) + ? I2C_MASTER_TXR : MemReadDataIn[2:0]; + + +//------Instantiate Modules---------------- +// + +// Instantiate the Sensor Manager Statemachine +// +StateMachine StateMachine_inst ( + + .CLK_IN ( ClockIn ), + .RESET_IN ( ResetIn ), + + .RUNTIME_ADDRESS ( CtrlRunTimeAddressReg ), + .CONTROL_JUMP_REG_DCD ( control_jump_reg_dcd ), + .SAVE_REG_2_MEM ( save_reg_2_mem ), + + .MAILBOX_JUMP_INST_CYCLE (CtrlMailBoxJumpInstCycle ), + .MAILBOX_JUMP_INST_PTR (CtrlMailBoxJumpInstPtr ), + .MAILBOX_SEGMENT_CTR (CtrlMailBoxSegmentCtr[3:0] ), + + .WB_ACK_I ( wb_ack ), + .WB_BUSY_I ( I2C_tip_i | control_wait_instr_busy ), + .WB_BUSY_POLL_I ( wb_busy_poll ), + + .WB_WE_O ( wb_we ), + .WB_STB_O ( wb_stb ), + .WB_CYC_O ( wb_cyc ), + + .SM_CNTL_REG_RUN ( RunSM ), + .SM_READ_DATA ( MemReadDataIn ), // Data "Byte" is MemReadDataIn[17:8] + + .SM_INSTR_PTR ( StateMachineCtrlMemAddr ), + .SM_READ_SELECT ( MemReadEnableOut ), + + .SM_WRITE_SELECT ( MemWriteEnableOut ), + .SM_BUSY ( BusySM ) + + ); + + +// test points +// +assign TP1 = I2C_tip_i; +assign TP2 = BusyOut; +assign TP3 = 0; + +// Logic to generate SmClockSelect_o +wire d_SmClockSelect; + +always @(posedge ClockIn or posedge ResetIn) +begin + if (ResetIn) + begin + s1_BusyOut <= 1'b0; + s2_BusyOut <= 1'b0; + SmClockSelect_o <= 1'b0; + end + else + begin + s1_BusyOut <= BusyOut; + s2_BusyOut <= s1_BusyOut; + SmClockSelect_o <= d_SmClockSelect; + end +end + +assign d_SmClockSelect = SmClockSelect_o ? ((!s1_BusyOut && s2_BusyOut) ? 1'b0 : 1'b1) : ((StartFromFFE_1ff ^ StartFromFFE_2ff) ? 1'b1: 1'b0); + +endmodule diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/StateMachine.v b/BENCHMARK/ULPSH_fabric/rtl/src/StateMachine.v new file mode 100644 index 00000000..7b5693ef --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/StateMachine.v @@ -0,0 +1,608 @@ +// ----------------------------------------------------------------------------- +// title : Sensor Manager Statemachine +// project : ULP Sensor Hub +// ----------------------------------------------------------------------------- +// file : StateMachine.v +// author : Glen Gomes +// company : QuickLogic Corp +// created : 2013/12/06 +// last update : 2013/12/06 +// platform : PolarPro III +// standard : Verilog 2001 +// ----------------------------------------------------------------------------- +// description: The Sensor Manger Statemachine is responsible for controlling the +// operations of the Sensor Manager. These include performing +// transfers between Sensor Memory and various registers. +// ----------------------------------------------------------------------------- +// copyright (c) 2013 +// ----------------------------------------------------------------------------- +// revisions : +// date version author description +// 2013/12/06 1.0 Glen Gomes created +// 2014/05/27 1.1 Glen Gomes Updated for Tay +// ----------------------------------------------------------------------------- +// Comments: This solution is specifically for use with the QuickLogic +// PolarPro III device. +// ----------------------------------------------------------------------------- + +`timescale 1ns/10ps + +module StateMachine ( + + CLK_IN, + RESET_IN, + + RUNTIME_ADDRESS, + CONTROL_JUMP_REG_DCD, + SAVE_REG_2_MEM, + + MAILBOX_JUMP_INST_CYCLE, + MAILBOX_JUMP_INST_PTR, + MAILBOX_SEGMENT_CTR, + + WB_ACK_I, + WB_BUSY_I, + WB_BUSY_POLL_I, + + WB_WE_O, + WB_STB_O, + WB_CYC_O, + + SM_CNTL_REG_RUN, + SM_READ_DATA, + + SM_INSTR_PTR, + SM_READ_SELECT, + + SM_WRITE_SELECT, + + SM_BUSY + + ); + + +//-----Port Signals-------------------- +// + +input CLK_IN; +input RESET_IN; + +input [9:0] RUNTIME_ADDRESS; +input CONTROL_JUMP_REG_DCD; +input SAVE_REG_2_MEM; + +input MAILBOX_JUMP_INST_CYCLE; +input [9:0] MAILBOX_JUMP_INST_PTR; +input [3:0] MAILBOX_SEGMENT_CTR; + +input WB_ACK_I; +input WB_BUSY_I; +input WB_BUSY_POLL_I; + +output WB_WE_O; +output WB_STB_O; +output WB_CYC_O; + +input SM_CNTL_REG_RUN; +input [17:0] SM_READ_DATA; + +output [9:0] SM_INSTR_PTR; +output SM_READ_SELECT; + +output SM_WRITE_SELECT; + +output SM_BUSY; + + +wire CLK_IN; +wire RESET_IN; + +wire [9:0] RUNTIME_ADDRESS; +wire CONTROL_JUMP_REG_DCD; +wire SAVE_REG_2_MEM; + +wire MAILBOX_JUMP_INST_CYCLE; +wire [9:0] MAILBOX_JUMP_INST_PTR; +wire [3:0] MAILBOX_SEGMENT_CTR; + +wire WB_ACK_I; +wire WB_BUSY_I; +wire WB_BUSY_POLL_I; + +reg WB_WE_O; +reg wb_we_o_nxt; + +reg WB_STB_O; +reg wb_stb_o_nxt; + +reg WB_CYC_O; +reg wb_cyc_o_nxt; + +wire SM_CNTL_REG_RUN; +wire [17:0] SM_READ_DATA; + +reg [9:0] SM_INSTR_PTR; +reg [9:0] sm_instr_ptr_nxt; + +reg SM_READ_SELECT; +reg sm_read_select_nxt; + +reg SM_WRITE_SELECT; +reg sm_write_select_nxt; + +reg SM_BUSY; +reg sm_busy_nxt; + +//-----Internal Signals-------------------- +// + + +// +// Define the Statemachine registers +// +reg [3:0] sensor_manager_sm; +reg [3:0] sensor_manager_sm_nxt; + + +// +// Define the Instruction Pointer variables +// + +reg sm_instr_ptr_ce; +reg sm_instr_ptr_ce_nxt; + +reg sm_instr_ptr_ld; +reg sm_instr_ptr_ld_nxt; + +//reg sm_instr_ptr_sel; +//reg sm_instr_ptr_sel_nxt; + +reg mailbox_jump_inst_ptr_ld; + + +//------Define Parameters--------- +// + +// +// Define the Sensor Manager Statemachine States +// +// Note: These states are chosen to allow for overlap of various signals +// during operation. This overlap should help reduce timing +// dependancies. +// +parameter SM_IDLE = 4'h0; +parameter SM_INC_PTR = 4'h1; +parameter SM_INST_RD = 4'h2; +//parameter SM_INST_DCD = 4'h3; // Note: Will be used for TimeStamp Support in a future design +parameter SM_REG_WR = 4'h4; +parameter SM_REG_RD = 4'h5; +parameter SM_WAIT_BUSY_ON = 4'h6; +parameter SM_WAIT_BUSY_OFF = 4'h7; + + +// +// Sensor Manager Initialization Start Address +// +// Note: The previous IP used the reset of the "RuntimeAddress" register to +// select the sensor initialization code. This value explicity selects +// the value for the start (or re-start) of initialization. +// +parameter SM_INIT_INSTR_ADR = 10'h0; // Address for the start in initialization instructions + + +//------Logic Operations---------- +// + +// +// Define the Instruction Pointer +// +// Note: This pointer can start at either the sensor initialization code start +// address or the run-time code start address. +// +always @( SM_INSTR_PTR or + sm_instr_ptr_ld or + sm_instr_ptr_ce or + SM_READ_DATA or + CONTROL_JUMP_REG_DCD or + RUNTIME_ADDRESS or + MAILBOX_JUMP_INST_CYCLE or + MAILBOX_JUMP_INST_PTR + ) +begin + case({sm_instr_ptr_ld, sm_instr_ptr_ce}) + 2'b00: sm_instr_ptr_nxt <= SM_INSTR_PTR; // Hold Current Value + 2'b01: sm_instr_ptr_nxt <= SM_INSTR_PTR + 1'b1; // Increment to the next address + 2'b10: + begin + case({MAILBOX_JUMP_INST_CYCLE, CONTROL_JUMP_REG_DCD}) + 2'b00: sm_instr_ptr_nxt <= RUNTIME_ADDRESS; // Run-time Code Address + 2'b01: sm_instr_ptr_nxt <= SM_READ_DATA[17:8]; // Jump Address + default: sm_instr_ptr_nxt <= MAILBOX_JUMP_INST_PTR; // Mail Box Jump Address + endcase + end + 2'b11: sm_instr_ptr_nxt <= SM_INSTR_PTR; // Hold Current Value + endcase +end + + +// Select the Mail Box Jump Enable Bit +// +// Note: Mail Box Jump enable bits are spread over 16-bits of the 18-bits from +// SM Memory. +// +always @( MAILBOX_SEGMENT_CTR or + SM_READ_DATA or + mailbox_jump_inst_ptr_ld + ) +begin + case(MAILBOX_SEGMENT_CTR) + 4'h0: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[0]; + 4'h1: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[1]; + 4'h2: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[2]; + 4'h3: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[3]; + 4'h4: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[4]; + 4'h5: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[5]; + 4'h6: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[6]; + 4'h7: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[7]; + 4'h8: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[9]; + 4'h9: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[10]; + 4'hA: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[11]; + 4'hB: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[12]; + 4'hC: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[13]; + 4'hD: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[14]; + 4'hE: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[15]; + 4'hF: mailbox_jump_inst_ptr_ld <= SM_READ_DATA[16]; + endcase +end + + +// Define the registers associated with the Sensor Manager Statemachine +// +always @(posedge CLK_IN or posedge RESET_IN) +begin + if (RESET_IN) + begin + sensor_manager_sm <= SM_IDLE; + + SM_INSTR_PTR <= 10'h0; + sm_instr_ptr_ce <= 1'b0; + sm_instr_ptr_ld <= 1'b0; + + WB_WE_O <= 1'b0; + WB_STB_O <= 1'b0; + WB_CYC_O <= 1'b0; + + SM_READ_SELECT <= 1'b0; + SM_WRITE_SELECT <= 1'b0; + + SM_BUSY <= 1'b0; + end + else + begin + sensor_manager_sm <= sensor_manager_sm_nxt; + + SM_INSTR_PTR <= sm_instr_ptr_nxt; + sm_instr_ptr_ce <= sm_instr_ptr_ce_nxt; + sm_instr_ptr_ld <= sm_instr_ptr_ld_nxt; + + WB_WE_O <= wb_we_o_nxt; + WB_STB_O <= wb_stb_o_nxt; + WB_CYC_O <= wb_cyc_o_nxt; + + SM_READ_SELECT <= sm_read_select_nxt; + SM_WRITE_SELECT <= sm_write_select_nxt; + + SM_BUSY <= sm_busy_nxt; + end +end + + +// Define the Sensor Manager Statemachine +// +always @( sensor_manager_sm or + SM_CNTL_REG_RUN or + CONTROL_JUMP_REG_DCD or + SAVE_REG_2_MEM or + WB_BUSY_I or + WB_BUSY_POLL_I or + WB_ACK_I or + MAILBOX_JUMP_INST_CYCLE or + mailbox_jump_inst_ptr_ld + ) +begin + case(sensor_manager_sm) + SM_IDLE: + begin + + case(SM_CNTL_REG_RUN) + 1'b0: // No Activity + begin + sensor_manager_sm_nxt <= SM_IDLE; + + sm_busy_nxt <= 1'b0; + sm_instr_ptr_ld_nxt <= 1'b0; + end + 1'b1: // Start at the Sensor Run-Time Code + begin + sensor_manager_sm_nxt <= SM_INC_PTR; + + sm_busy_nxt <= 1'b1; + sm_instr_ptr_ld_nxt <= 1'b1; + end + endcase + + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + SM_INC_PTR: + begin + sensor_manager_sm_nxt <= SM_INST_RD; + + sm_busy_nxt <= 1'b1; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b1; + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + SM_INST_RD: + begin + sensor_manager_sm_nxt <= SM_REG_WR; + + sm_busy_nxt <= 1'b1; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b1; + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + SM_REG_WR: + begin + + sm_read_select_nxt <= 1'b0; + + case(SM_CNTL_REG_RUN) + 1'b0: // A write of "0" to bit "0" of the Command register at address "0" turns off + // the Sensor Manager's Statemachine + begin + sensor_manager_sm_nxt <= SM_IDLE; + + sm_busy_nxt <= 1'b0; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + 1'b1: // Sensor Manager Statemachine is not stopped; continue processing + begin + sm_busy_nxt <= 1'b1; + + case({WB_BUSY_POLL_I, WB_ACK_I}) + 2'b00: // Wait for Wish Bone Acknowledge and no need to wait for transfer complete + begin + sensor_manager_sm_nxt <= SM_REG_WR; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b1; + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + 2'b01: // Wish Bone Acknowledge Received and no need to wait for transfer complete + begin + case(SAVE_REG_2_MEM) + 1'b0: + begin + sensor_manager_sm_nxt <= SM_INC_PTR; + + sm_instr_ptr_ld_nxt <= CONTROL_JUMP_REG_DCD + | (MAILBOX_JUMP_INST_CYCLE & mailbox_jump_inst_ptr_ld); + + sm_instr_ptr_ce_nxt <= ~ CONTROL_JUMP_REG_DCD + & ~ MAILBOX_JUMP_INST_CYCLE; + + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + 1'b1: + begin + sensor_manager_sm_nxt <= SM_REG_RD; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b1; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + endcase + end + 2'b10: // Wait for Wish Bone Acknowledge and will need to wait for transfer complete + begin + sensor_manager_sm_nxt <= SM_REG_WR; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b1; + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + 2'b11: // Acknowledge received but need to wait for transfer complete + begin + sensor_manager_sm_nxt <= SM_WAIT_BUSY_ON; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + endcase + end + endcase + end + SM_REG_RD: + begin + sm_busy_nxt <= 1'b1; + + sm_read_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + + case(WB_ACK_I) + 1'b0: // Waiting for Wish Bone Acknowledge + begin + sensor_manager_sm_nxt <= SM_REG_RD; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b1; + + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + 1'b1: // Got Wish Bone Acknowledge + begin + sensor_manager_sm_nxt <= SM_INC_PTR; + + sm_instr_ptr_ld_nxt <= CONTROL_JUMP_REG_DCD; + sm_instr_ptr_ce_nxt <= ~CONTROL_JUMP_REG_DCD; + + sm_write_select_nxt <= 1'b0; + + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + endcase + end + SM_WAIT_BUSY_ON: + begin + sm_busy_nxt <= 1'b1; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + + case(WB_BUSY_I) + 1'b0: sensor_manager_sm_nxt <= SM_WAIT_BUSY_ON; // Wait for Busy from I/F + 1'b1: sensor_manager_sm_nxt <= SM_WAIT_BUSY_OFF; // Got Busy from I/F + endcase + end + SM_WAIT_BUSY_OFF: + begin + sm_busy_nxt <= 1'b1; + + sm_instr_ptr_ld_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + + case({SAVE_REG_2_MEM, WB_BUSY_I}) + 2'b00: // Wishbone transfer complete; no need to write anything to Sensor Manager Memory + // + // Note: Writes to the command register do not enter this state. + // Therefore, there is no need to check for the end of processing. + begin + sensor_manager_sm_nxt <= SM_INC_PTR; + + sm_instr_ptr_ce_nxt <= 1'b1; + sm_write_select_nxt <= 1'b0; + + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + 2'b01: // Wait for Wishbone transfer to complete + begin + sensor_manager_sm_nxt <= SM_WAIT_BUSY_OFF; + + sm_instr_ptr_ce_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + 2'b10: // Wishbone transfer complete; Write resulting register value to Sensor Manager Memory + begin + sensor_manager_sm_nxt <= SM_REG_RD; + + sm_instr_ptr_ce_nxt <= 1'b0; + sm_write_select_nxt <= 1'b1; + + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + 2'b11: // Wait for Wishbone transfer to complete + begin + sensor_manager_sm_nxt <= SM_WAIT_BUSY_OFF; + + sm_instr_ptr_ce_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + endcase + end + default: + begin + sensor_manager_sm_nxt <= SM_IDLE; + + sm_busy_nxt <= 1'b0; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + endcase +end + +endmodule diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/SystemClockControl.v b/BENCHMARK/ULPSH_fabric/rtl/src/SystemClockControl.v new file mode 100644 index 00000000..448ec809 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/SystemClockControl.v @@ -0,0 +1,128 @@ + +`timescale 1ns / 10ps + +module SystemClockControl ( + OperatingClockRef_i, + Clock32KIn_i, + SPIClock_i, + ResetIn_i, + + FfeClkSelect_i, + SmClkSelect_i, + SmSpeedSelect_i, + SpiClkSelect_i, + ClkSourceSelect_i, + Clk32KhzEnable_i, + MainClkEnable_i, + FfeClkEnable_i, + CM_AutoDrain_Busy, + + SmClock_o, + FfeClock_o, + FfeClock_x2_o, + clock_32KHz_o, + multiplierClk_o, + ClockGen_State_o, + CM_FIFO_ReadClk, + + clk_ringosc_i, + clk_ringosc_x2_i, + enable_i, + clk_cal_value_o, + assp_ringosc_en_o +); + +// IO Declaration +input OperatingClockRef_i; +input Clock32KIn_i; +input SPIClock_i; +input ResetIn_i; + +input [2:0] FfeClkSelect_i; +input [2:0] SmClkSelect_i; +input SmSpeedSelect_i; +input SpiClkSelect_i; +input ClkSourceSelect_i; +input Clk32KhzEnable_i; +input MainClkEnable_i; +input FfeClkEnable_i; +input CM_AutoDrain_Busy; + +output SmClock_o; +output FfeClock_o; +output FfeClock_x2_o; +output clock_32KHz_o; +output multiplierClk_o; +output [3:0] ClockGen_State_o; +output CM_FIFO_ReadClk; + +input clk_ringosc_i; +input clk_ringosc_x2_i; +input enable_i; +output [15:0] clk_cal_value_o; +output assp_ringosc_en_o; + +reg multiplierClk_o; +wire [3:0] ClockGen_State_o; +wire CM_FIFO_ReadClk; +wire assp_ringosc_en_o; + + + +// Internal Signals Declaration +wire highSpeedClock, highSpeedClock_buff, highSpeedClock_x2_buff; +reg [6:0] ClockDiv; +wire FfeClock; +reg SmClock; +wire RingOscEnable; +wire ring_osc_clk; +wire OperatingClockRef; + + +// Operations + +// Gating the enternal osc +// assign OperatingClockRef = OperatingClockRef_i && MainClkEnable_i; +assign OperatingClockRef = OperatingClockRef_i; + +// CM FIFO AutoDrain Read Clock +// assign CM_FIFO_ReadClk = CM_AutoDrain_Busy ? (FfeClock && FfeClkEnable_i): SPIClock_i; +assign CM_FIFO_ReadClk = CM_AutoDrain_Busy ? highSpeedClock_buff : SPIClock_i; + +// Ring Osclilator enable when the when weither FFE or SM is busy +// assign RingOscEnable = !ResetIn_i && MainClkEnable_i && ClkSourceSelect_i; + +// Logic to gate 32KHz clock when the ULPSH goes to sleep +// Only static power consumption +assign clock_32KHz_o = Clock32KIn_i && Clk32KhzEnable_i; + +// Logic to select between the external high speed clock and the internal ring oscillation +// and main clock division +// assign highSpeedClock = ClkSourceSelect_i ? ring_osc_clk : OperatingClockRef; +buff buff_highSpeedClock (.A(clk_ringosc_i), .Q(highSpeedClock_buff)); // don't use a clock network for this +//pragma attribute buff_highSpeedClock dont_touch true + +buff buff_highSpeedClock_x2 (.A(clk_ringosc_x2_i), .Q(highSpeedClock_x2_buff)); // don't use a clock network for this +//pragma attribute buff_highSpeedClock_x2 dont_touch true + + + +// FFE CLK and SM CLK select and masking +// assign FfeClock_o = SpiClkSelect_i ? SPIClock_i : FfeClock && FfeClkEnable_i; +// assign SmClock_o = SmSpeedSelect_i ? SmClock : (SpiClkSelect_i ? SPIClock_i : FfeClock); +assign FfeClock_o = SpiClkSelect_i ? SPIClock_i : highSpeedClock_buff; +assign FfeClock_x2_o = SpiClkSelect_i ? SPIClock_i : highSpeedClock_x2_buff; +assign SmClock_o = SpiClkSelect_i ? SPIClock_i : highSpeedClock_buff; + + +ring_osc_adjust ring_osc_adjust_1 ( + .reset_i ( ResetIn_i ), + .clk_ringosc_i ( clk_ringosc_i ), + .clk_32khz_i ( Clock32KIn_i ), + .enable_i ( enable_i ), + .cal_val_o ( clk_cal_value_o ) + ); + +assign assp_ringosc_en_o = ClkSourceSelect_i || MainClkEnable_i; + +endmodule diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/TLC.v b/BENCHMARK/ULPSH_fabric/rtl/src/TLC.v new file mode 100644 index 00000000..36c04764 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/TLC.v @@ -0,0 +1,731 @@ + +/*------------------------------------------------------------------------------------------ +Title: TLC.v +Description: + +-------------------------------------------------------------------------------------------- +Revision History: + +-------------------------------------------------------------------------------------------- +To Do: + + +------------------------------------------------------------------------------------------*/ + +`timescale 1ns / 10ps + +`include "SensorHubDefines.v" +`include "ulpsh_rtl_defines.v" + +module TLC ( + // General interface + input SPI_SCLK, + input FFE_Clock, + input Clock32KIn, + input ResetIn, + output SW_Reset, + + output reg RingOsc_cal_en, + output reg [2:0] RingOsc_select, + input [15:0] RingOsc_cal_value, + + input I2C_Master_Error, + input FFEBusyIn, + input SMBusyIn, + input SMOverrunIn, + output StartFFEOut, +// output InitSMOut, // Removed for Rel 0 on 6/18 + output StartSMOut, + output reg [15:0] TimeStampOut, + output reg TimeStampOut_Tog, + output UseFastClockOut, + + input [7:0] InterruptMsgFromFFEIn, + output InterruptPinOut, + input SensorInterruptIn, + + output [31:0] FFE_Mailbox_Out, + + input [9:0] CtrlRunTimeAddressReg, // Expanded for Rel 0 on 6/18 + output reg [9:0] CtrlRunTimeAddressOut, // Expanded for Rel 0 on 6/18 + output reg CtrlRunTimeAddressSM, + + // Interface to SPI Slave + input [6:0] RegAddrIn, + input [7:0] RegDataIn, + output reg [7:0] RegDataOut, + input RegWriteEnableIn, + input RegReadDataAckIn, + + // Interface to memories + output TLCDrivingFFEControlMem, + output TLCDrivingFFEDataMem1, + output TLCDrivingFFEDataMem2, + output TLCDrivingSMMem, + output TLCDrivingCMMem, + output MemorySelect_en, + output [2:0] MemorySelect, + output [11:0] MemoryAddressOut, + output [35:0] MemoryDataOut, + input [35:0] MemoryDataIn, + output reg MemoryReadEnableOut, + output reg MemoryWriteEnableOut, + output MemoryClockOut, + + // Interface to Communication Manager FIFO + output reg CM_FIFO_ReadEnable, + input [8:0] CM_FIFO_ReadData, + input [3:0] CM_FIFO_PopFlags, + input [3:0] CM_FIFO_PushFlags, + input CM_FIFO_Overflow, + output CM_RingBufferMode, + input CM_AutoDrain_Busy, + + // test points + output TP1, + output TP2, + + // LEDs ON/OFF Control + output reg [2:0] leds_off_o, + + // FFE CLock ENable + output reg FFE_CLK_Enable_o, + output reg ClockEnable_o, + output reg clock_32KHz_Enable_o, + output reg [2:0] FFE_Clock_Control_o, + output reg [2:0] SM_Clock_Control_o, + output reg ClkSourceSelect_o +); + + parameter CYCLES_PER_MSEC = 33; // number of 32.768KHz clock cycles per millisecond + + reg [7:0] CommandReg; + reg [7:0] msecs_per_sample_reg; + reg [7:0] MemSelect_reg; + reg [7:0] MemAddrLow; + reg [7:0] MemAddrHigh; + reg [7:0] MemDataByte0; + reg [7:0] MemDataByte1; + reg [7:0] MemDataByte2; + reg [7:0] MemDataByte3; + reg [3:0] MemDataByte4; + reg [7:0] CM_Control_reg; + reg WaitForMemRead; + reg WaitForMemWrite; + reg IncrementMemAddr; + reg StartFFE_32K, StartFFE_Clkin; +// reg InitSM_Clkin; // Removed for Rel 0 on 6/18 + reg StartSM_Clkin; + + reg [7:0] clock32K_count; // this needs to be wide enough to accomodate the CYCLES_PER_MSEC constant + reg [7:0] count_msecs; + wire pulse_1ms; + wire pulse_sample_period; + reg pulse_sample_period_reg; + wire FFE_Holdoff; // Used to ensure a full count on the First FFE run + reg FFE_Holdoff_reset; + reg FFE_Holdoff_preset; + + wire RunFFEContinuously; + //wire RunFFEOnce; + //wire RunSMOnce; + //wire RunSensorInit; + + wire CM_FIFO_Overflow_reg; + reg [3:0] CM_FIFO_PopFlags_r1; + reg [3:0] CM_FIFO_PopFlags_r2; + reg [3:0] CM_FIFO_PopFlags_sync; + + wire I2C_Master_Error_reg; + + reg [7:0] InterruptCtrl_reg; + reg [7:0] InterruptFFEMsg_clear; + wire Interrupt_En_0; + wire [7:0] InterruptFFEMsg_latched; + wire InterruptFFEMsg_ORed; + + reg SW_Reset_Start; + reg SW_Reset_r1; + reg SW_Reset_r2; + + reg RunFFEContinuously_r1; + reg RunFFEContinuously_r2; + + reg FFEOverrun; + reg [31:0] FFE_Mailbox_reg; + + wire i_StartFFEOut; + reg s1_StartFFEOut, s2_StartFFEOut; + reg s3_FFEBusyIn, s2_FFEBusyIn, s1_FFEBusyIn; + reg d_FFE_CLK_Enable; + reg s1_SMBusyIn, s2_SMBusyIn, s3_SMBusyIn; + wire d_ClockEnable; + wire smInit_enable; +// reg s1_InitSM_Clkin, s2_InitSM_Clkin, s3_InitSM_Clkin, s4_InitSM_Clkin, s5_InitSM_Clkin, s6_InitSM_Clkin; // Removed for Rel 0 on 6/18 + reg s1_StartSM_Clkin, s2_StartSM_Clkin, s3_StartSM_Clkin, s4_StartSM_Clkin, s5_StartSM_Clkin, s6_StartSM_Clkin; + wire [2:0] FFE_SET, SM_SET; + wire clkSourceSelect; + reg SleepMode, IntInputLevel; + reg sensorInterrupt_s1, sensorInterrupt_s2, sensorInterrupt_s3; + wire sleepModeSet, sleepReset; + + + + assign FFE_Mailbox_Out = {FFE_Mailbox_reg[15:0], FFE_Mailbox_reg[31:16]}; + assign MemoryClockOut = SPI_SCLK; + + assign RunFFEContinuously = CommandReg[0]; + //assign RunFFEOnce = CommandReg[1]; + //assign RunSMOnce = CommandReg[2]; + //assign RunSensorInit = CommandReg[3]; + //assign SW_Reset = CommandReg[6]; + assign UseFastClockOut = CommandReg[7]; + + assign Interrupt_En_0 = InterruptCtrl_reg[0]; + assign Interrupt_En_1 = InterruptCtrl_reg[1]; + + assign TLCDrivingFFEControlMem = MemSelect_reg[7] ? (MemSelect_reg[2:0] == 3'b000) : 1'b0; + assign TLCDrivingFFEDataMem1 = MemSelect_reg[7] ? (MemSelect_reg[2:0] == 3'b001) : 1'b0; + assign TLCDrivingFFEDataMem2 = MemSelect_reg[7] ? (MemSelect_reg[2:0] == 3'b010) : 1'b0; + assign TLCDrivingSMMem = MemSelect_reg[7] ? (MemSelect_reg[2:0] == 3'b011) : 1'b0; + assign TLCDrivingCMMem = 1'b0; // should be removed, since the CMMem is now the CM FIFO + assign MemorySelect_en = MemSelect_reg[7]; + assign MemorySelect = MemSelect_reg[2:0]; + + assign MemoryAddressOut = {MemAddrHigh[3:0],MemAddrLow}; + assign MemoryDataOut = {MemDataByte4[3:0],MemDataByte3,MemDataByte2,MemDataByte1,MemDataByte0}; + + assign CM_RingBufferMode = CM_Control_reg[0]; + + + + // requests to run FFE and Sensor Manager + + assign pulse_1ms = (clock32K_count == (CYCLES_PER_MSEC - 1)); // 1-clock pulse each time 1ms has elapsed + assign pulse_sample_period = (pulse_1ms && (count_msecs == 1)); // 1-clock pulse @ each sample period + + assign StartFFEOut = s2_StartFFEOut; + // Delay starting FFE + always @(posedge Clock32KIn or posedge ResetIn) + begin + if (ResetIn) + begin + s1_StartFFEOut <= 1'b0; + s2_StartFFEOut <= 1'b0; + end + else + begin + s1_StartFFEOut <= i_StartFFEOut; + s2_StartFFEOut <= s1_StartFFEOut; + end + end + + // Synchronized FFE Busy input + // & logic to generate FFE_CLK_Enable (active when timer starts and off when busy end) + always @(posedge Clock32KIn or posedge ResetIn) + begin + if (ResetIn) + begin + s1_FFEBusyIn <= 0; + s2_FFEBusyIn <= 0; + s3_FFEBusyIn <= 0; + end + else + begin + s1_FFEBusyIn <= FFEBusyIn; + s2_FFEBusyIn <= s1_FFEBusyIn; + s3_FFEBusyIn <= s2_FFEBusyIn; + end + end + +always @* +begin + if (!FFE_CLK_Enable_o) + d_FFE_CLK_Enable = s1_StartFFEOut ^ i_StartFFEOut; + else + if (s3_FFEBusyIn && !s2_FFEBusyIn) + d_FFE_CLK_Enable = 1'b0; + else + d_FFE_CLK_Enable = FFE_CLK_Enable_o; +end + +always @(posedge Clock32KIn or posedge ResetIn) + begin + if (ResetIn) + begin + FFE_CLK_Enable_o <= 0; + end + else + begin + FFE_CLK_Enable_o <= d_FFE_CLK_Enable; + end + end + + + always @(posedge Clock32KIn or posedge ResetIn) begin + if (ResetIn) begin + clock32K_count <= 0; + count_msecs <= 1; // reset to 1 (sample period = 0 does not make sense, and should be invalid) + pulse_sample_period_reg <= 0; + TimeStampOut <= 0; + TimeStampOut_Tog <= 0; + StartFFE_32K <= 0; + FFEOverrun <= 0; + end else begin + + pulse_sample_period_reg <= pulse_sample_period; // de-glitch the pulse_sample_period signal, since it's used to asynchronously reset FFE_Holdoff + + if (pulse_1ms) begin + clock32K_count <= 0; + TimeStampOut <= TimeStampOut + 1; // the timestamp increments @ 1ms + TimeStampOut_Tog <= ~TimeStampOut_Tog; // the timestamp increments @ 1ms + end else begin + clock32K_count <= clock32K_count + 1; + TimeStampOut <= TimeStampOut; + TimeStampOut_Tog <= TimeStampOut_Tog; + end + + if (pulse_sample_period) // sample period boundary + count_msecs <= msecs_per_sample_reg; // reset the msec counter back to the register value + else + if (pulse_1ms) + count_msecs <= count_msecs - 1; // decrement by 1 @ the 1ms boundary + else + count_msecs <= count_msecs; + + + //if ((clock32K_count == (CYCLES_PER_MSEC - 1)) && (count_msecs == 1)) begin // msec counter about to be reset back to the register value + if (pulse_sample_period && !SleepMode) begin // msec counter about to be reset back to the register value + if (RunFFEContinuously && !FFE_Holdoff) begin // trigger a run only if FFE_Holdoff has been deactivated + if (FFEBusyIn) begin + FFEOverrun <= 1'b1; + end else begin + StartFFE_32K <= ~StartFFE_32K; + //CMBufferBeingWrittenOut <= CMBufferBeingWrittenOut + 1; + //if (!AlternateI2CIsActiveIn) begin // If Alternate I2C is active, then we are reading the buffer + // CMBufferBeingRead <= CMBufferBeingWrittenOut; + //end + end + end + end + + end + end + + + + // software-controlled reset, 1-2 clock pulses wide @ the 32K clock + + // generate a one-clock pulse @ the SPI_SCLK, to be used to preset a flop running in the 32K clock domain + always @(posedge SPI_SCLK) + if (RegWriteEnableIn && (RegAddrIn == `CommandReg) && RegDataIn[6]) // SW Reset control bit is being written + SW_Reset_Start <= 1; + else + SW_Reset_Start <= 0; + + // 32K clock domain, the r1 flop gets preset by the SPI clock pulse above, and only gets deactivated after another 32K clock period (using the r2 flop) + always @(posedge Clock32KIn or posedge SW_Reset_Start) + if (SW_Reset_Start) + SW_Reset_r1 <= 1; + else + if (SW_Reset_r1 && !SW_Reset_r2) + SW_Reset_r1 <= 1; + else + SW_Reset_r1 <= 0; + + // r2 flop, used to stretch the generated reset pulse + always @(posedge Clock32KIn) + SW_Reset_r2 <= SW_Reset_r1; + + + assign SW_Reset = SW_Reset_r2; + + + // When running the FFE continuously, this logic prevents the FFE from running until the start of a sample period + + always @(posedge SPI_SCLK or posedge ResetIn) + if (ResetIn) + FFE_Holdoff_preset <= 0; + else + if (RegWriteEnableIn && (RegAddrIn == `CommandReg) && RegDataIn[0]) // Run FFE Continuously control bit is being written... + FFE_Holdoff_preset <= 1; // ... assert FFE_Holdoff + else + FFE_Holdoff_preset <= 0; + + always @(posedge Clock32KIn or posedge ResetIn) + if (ResetIn) + FFE_Holdoff_reset <= 0; + else + if (pulse_sample_period_reg && RunFFEContinuously && FFE_Holdoff) // reset FFE_Holdoff when the first timer expiration occurs, to ensure a full first run + FFE_Holdoff_reset <= 1; + else + FFE_Holdoff_reset <= 0; + + dff_pre_clr dff_pre_clr_FFE_Holdoff ( .CLK(1'b0) , .CLR(FFE_Holdoff_reset), .D(1'b0), .PRE(FFE_Holdoff_preset), .Q(FFE_Holdoff) ); + + + + // latch the I2C Master Error signal + dff_pre_clr dff_pre_clr_I2C_Master_Error ( .CLK(1'b0) , .CLR(ResetIn), .D(1'b0), .PRE(I2C_Master_Error), .Q(I2C_Master_Error_reg) ); + + + + // interrupt logic + + // note: InterruptMsgFromFFEIn should be de-glitched externally (currently de-glitched in FFE_Control.v) + + // logic to clear the FFE msg interrupts + always @(posedge SPI_SCLK) + if (RegWriteEnableIn && (RegAddrIn == `InterruptFFEMsg)) + InterruptFFEMsg_clear <= RegDataIn[7:0]; + else + InterruptFFEMsg_clear <= 8'b0; + + // latch the interrupt msg from the FFE, clear when the InterruptFFEMsg register is being written + dff_pre_clr dff_pre_clr_InterruptFFEMsg_0 ( .CLK(1'b0) , .CLR(InterruptFFEMsg_clear[0]), .D(1'b0), .PRE(InterruptMsgFromFFEIn[0]), .Q(InterruptFFEMsg_latched[0]) ); + dff_pre_clr dff_pre_clr_InterruptFFEMsg_1 ( .CLK(1'b0) , .CLR(InterruptFFEMsg_clear[1]), .D(1'b0), .PRE(InterruptMsgFromFFEIn[1]), .Q(InterruptFFEMsg_latched[1]) ); + dff_pre_clr dff_pre_clr_InterruptFFEMsg_2 ( .CLK(1'b0) , .CLR(InterruptFFEMsg_clear[2]), .D(1'b0), .PRE(InterruptMsgFromFFEIn[2]), .Q(InterruptFFEMsg_latched[2]) ); + dff_pre_clr dff_pre_clr_InterruptFFEMsg_3 ( .CLK(1'b0) , .CLR(InterruptFFEMsg_clear[3]), .D(1'b0), .PRE(InterruptMsgFromFFEIn[3]), .Q(InterruptFFEMsg_latched[3]) ); + dff_pre_clr dff_pre_clr_InterruptFFEMsg_4 ( .CLK(1'b0) , .CLR(InterruptFFEMsg_clear[4]), .D(1'b0), .PRE(InterruptMsgFromFFEIn[4]), .Q(InterruptFFEMsg_latched[4]) ); + dff_pre_clr dff_pre_clr_InterruptFFEMsg_5 ( .CLK(1'b0) , .CLR(InterruptFFEMsg_clear[5]), .D(1'b0), .PRE(InterruptMsgFromFFEIn[5]), .Q(InterruptFFEMsg_latched[5]) ); + dff_pre_clr dff_pre_clr_InterruptFFEMsg_6 ( .CLK(1'b0) , .CLR(InterruptFFEMsg_clear[6]), .D(1'b0), .PRE(InterruptMsgFromFFEIn[6]), .Q(InterruptFFEMsg_latched[6]) ); + dff_pre_clr dff_pre_clr_InterruptFFEMsg_7 ( .CLK(1'b0) , .CLR(InterruptFFEMsg_clear[7]), .D(1'b0), .PRE(InterruptMsgFromFFEIn[7]), .Q(InterruptFFEMsg_latched[7]) ); + + + + assign InterruptFFEMsg_ORed = |InterruptFFEMsg_latched[7:0]; + + // drive the interrupt output pin: active-high, level sensitive + assign InterruptPinOut = (Interrupt_En_0 && InterruptFFEMsg_ORed) || + (Interrupt_En_1 && (I2C_Master_Error_reg || SMOverrunIn || FFEOverrun)); + + + + // overflow detection bit + + dff_pre_clr dff_pre_clr_overflow ( .CLK(1'b0) , .CLR(ResetIn), .D(1'b0), .PRE(CM_FIFO_Overflow), .Q(CM_FIFO_Overflow_reg) ); + + + // sync the FIFO flags to the SPI clock domain + always @(posedge SPI_SCLK) begin + CM_FIFO_PopFlags_r1 <= CM_FIFO_PopFlags; + CM_FIFO_PopFlags_r2 <= CM_FIFO_PopFlags_r1; + if (CM_FIFO_PopFlags_r1 == CM_FIFO_PopFlags_r2) + CM_FIFO_PopFlags_sync <= CM_FIFO_PopFlags_r2; + else + CM_FIFO_PopFlags_sync <= CM_FIFO_PopFlags_sync; + end + + + //Registers for controlling the FFE and memories + always @(posedge SPI_SCLK or posedge ResetIn) begin + if (ResetIn) begin + RegDataOut <= 0; + MemoryReadEnableOut <= 0; + MemoryWriteEnableOut <= 0; + WaitForMemRead <= 0; + WaitForMemWrite <= 0; + IncrementMemAddr <= 0; + CommandReg <= 0; + msecs_per_sample_reg <= 1; // default value is 1 (sample period = 0 should be invalid) + InterruptCtrl_reg <= 0; + MemSelect_reg <= 0; + MemAddrLow <= 0; + MemAddrHigh <= 0; + MemDataByte0 <= 0; + MemDataByte1 <= 0; + MemDataByte2 <= 0; + MemDataByte3 <= 0; + MemDataByte4 <= 0; + StartFFE_Clkin <= 0; +// InitSM_Clkin <= 0; // Removed for Rel 0 on 6/18 + StartSM_Clkin <= 0; + CM_FIFO_ReadEnable <= 0; + CM_Control_reg <= 0; + FFE_Mailbox_reg <= 0; + CtrlRunTimeAddressOut <= 0; + CtrlRunTimeAddressSM <= 0; + leds_off_o <= 3'b111; + ClkSourceSelect_o <= 1'b0; + clock_32KHz_Enable_o <= 1'b1; + FFE_Clock_Control_o <= FFE_SET; + SM_Clock_Control_o <= SM_SET; + RingOsc_cal_en <= 0; + RingOsc_select <= 3'h7; + end else begin + if (MemoryWriteEnableOut) begin + if(WaitForMemWrite == 0) begin + WaitForMemWrite <= 1; + end else begin + MemoryWriteEnableOut <= 0; + WaitForMemWrite <= 0; + IncrementMemAddr <= 1; + end + end // if (MemoryWriteEnableOut) + + if (IncrementMemAddr) begin + IncrementMemAddr <= 0; + {MemAddrHigh[3:0],MemAddrLow} <= {MemAddrHigh[3:0],MemAddrLow} + 1; + end + + if (MemoryReadEnableOut) begin + if (WaitForMemRead == 0) begin + WaitForMemRead <= 1; + end else begin + MemoryReadEnableOut <= 0; + WaitForMemRead <= 0; + MemDataByte4 <= MemoryDataIn[35:32]; + MemDataByte3 <= MemoryDataIn[31:24]; + MemDataByte2 <= MemoryDataIn[23:16]; + MemDataByte1 <= MemoryDataIn[15:8]; + MemDataByte0 <= MemoryDataIn[7:0]; + end + end + + // CM FIFO read control + ///// Old Code + /* + if (CM_FIFO_ReadEnable) + CM_FIFO_ReadEnable <= 0; + else + if (RegAddrIn == `CM_FIFO_Data && RegReadDataAckIn) + CM_FIFO_ReadEnable <= 1; + else + CM_FIFO_ReadEnable <= 0; + */ + //// New Code + if (RegAddrIn == `CM_FIFO_Data && RegReadDataAckIn) + CM_FIFO_ReadEnable <= !CM_FIFO_ReadEnable; + else + CM_FIFO_ReadEnable <= CM_FIFO_ReadEnable; + + if (RegWriteEnableIn) begin + case (RegAddrIn) + `CommandReg: begin + CommandReg <= RegDataIn; + //FFE_Holdoff <= 1; + end + `milSecSample: msecs_per_sample_reg <= RegDataIn; + `InterruptCtrl: InterruptCtrl_reg <= RegDataIn; + //`InterruptStat: // currently writes to this register does nothing, adding more interrupts may change this. + `MemSelect: MemSelect_reg <= RegDataIn; + `MemAddrLow: MemAddrLow <= RegDataIn; + `MemAddrHigh: begin + MemAddrHigh <= RegDataIn; + WaitForMemRead <= 0; // this is assigned in separate 'if' statements, the logic should be combined into 1. + MemoryReadEnableOut <= 1; + end + `MemDataByte0: MemDataByte0 <= RegDataIn; + `MemDataByte1: MemDataByte1 <= RegDataIn; + `MemDataByte2: MemDataByte2 <= RegDataIn; + `MemDataByte3: MemDataByte3 <= RegDataIn; + `MemDataByte4: begin + MemDataByte4 <= RegDataIn[3:0]; + MemoryWriteEnableOut <= 1; + WaitForMemWrite <= 0; // this is assigned in separate 'if' statements, the logic should be combined into 1. + end + `CM_Control: CM_Control_reg <= RegDataIn; + `MailboxToFFE_0: FFE_Mailbox_reg[7:0] <= RegDataIn; + `MailboxToFFE_1: FFE_Mailbox_reg[15:8] <= RegDataIn; + `MailboxToFFE_2: FFE_Mailbox_reg[23:16] <= RegDataIn; + `MailboxToFFE_3: FFE_Mailbox_reg[31:24] <= RegDataIn; + `RunTimeAdrReg: begin + CtrlRunTimeAddressOut[7:0] <= RegDataIn; // Expanded for Rel 0 on 6/18 + CtrlRunTimeAddressSM <= ~CtrlRunTimeAddressSM; + end + `DemoLedCtrlReg: begin + leds_off_o <= RegDataIn[2:0]; + end + `ClocksControl: begin + FFE_Clock_Control_o <= RegDataIn[2:0]; + SM_Clock_Control_o <= RegDataIn[5:3]; + ClkSourceSelect_o <= RegDataIn[6]; + clock_32KHz_Enable_o <= RegDataIn[7]; + end + `RunTimeAdrReg_Upr: begin + CtrlRunTimeAddressOut[9:8] <= RegDataIn[1:0]; // New for Rel 0 on 6/18 + end + `SleepControl: begin + RingOsc_cal_en <= RegDataIn[7]; + RingOsc_select <= RegDataIn[6:4]; + end + endcase + + if ((RegAddrIn == `CommandReg) && RegDataIn[1]) // run FFE once + StartFFE_Clkin <= ~StartFFE_Clkin; + + //the SM control signals come as a pair because only one should be toggled at a time if both bits are written to in CommandReg + //Initialization takes precedense over Start +// if ((RegAddrIn == `CommandReg) && RegDataIn[3]) // Removed for Rel 0 on 6/18 +// InitSM_Clkin <= ~InitSM_Clkin; // Removed for Rel 0 on 6/18 +// else if ((RegAddrIn == `CommandReg) && RegDataIn[2]) // Updated for Rel 0 on 6/18 + if ((RegAddrIn == `CommandReg) && RegDataIn[2]) + StartSM_Clkin <= ~StartSM_Clkin; + + end else begin + case (RegAddrIn) + + `CommandReg: RegDataOut <= { CommandReg[7], // UseFastClk + 1'b0, // SW_Reset, self-clearing + 1'b0, // reserved + 1'b0, // reserved + 1'b0, // RunSensorInit, self-clearing + 1'b0, // RunSMOnce, self-clearing + 1'b0, // RunFFEOnce, self-clearing + CommandReg[0] // RunFFEContinuously + }; + + `StatusReg: RegDataOut <= { 3'b0, + I2C_Master_Error_reg, + SMOverrunIn, + FFEOverrun, + SMBusyIn, + FFEBusyIn + }; // Status Reg + + `milSecSample: RegDataOut <= msecs_per_sample_reg; + `InterruptCtrl: RegDataOut <= {6'b0, Interrupt_En_1, Interrupt_En_0}; + `InterruptStat: RegDataOut <= {7'b0, InterruptFFEMsg_ORed}; + `MemSelect: RegDataOut <= {MemSelect_reg[7], 4'b0, MemSelect_reg[2:0]}; + `MemAddrLow: RegDataOut <= MemAddrLow; + `MemAddrHigh: RegDataOut <= MemAddrHigh; + `MemDataByte0: RegDataOut <= MemoryDataIn[7:0]; // MemDataByte0; + `MemDataByte1: RegDataOut <= MemoryDataIn[15:8]; // MemDataByte1; + `MemDataByte2: RegDataOut <= MemoryDataIn[23:16]; // MemDataByte2; + `MemDataByte3: RegDataOut <= MemoryDataIn[31:24]; // MemDataByte3; + `MemDataByte4: RegDataOut <= MemoryDataIn[35:32]; // MemDataByte4; + `CM_FIFO_Data: RegDataOut <= CM_FIFO_ReadData[7:0]; + `CM_Control: RegDataOut <= {7'b0, CM_RingBufferMode}; + `CM_Status: RegDataOut <= {6'b0, CM_FIFO_Overflow_reg, CM_AutoDrain_Busy}; + `CM_FIFO_Flags_0: RegDataOut <= {4'b0, CM_FIFO_PopFlags_sync}; + `MailboxToFFE_0: RegDataOut <= FFE_Mailbox_reg[7:0]; + `MailboxToFFE_1: RegDataOut <= FFE_Mailbox_reg[15:8]; + `MailboxToFFE_2: RegDataOut <= FFE_Mailbox_reg[23:16]; + `MailboxToFFE_3: RegDataOut <= FFE_Mailbox_reg[31:24]; + `InterruptFFEMsg: RegDataOut <= InterruptFFEMsg_latched; + `RunTimeAdrReg: RegDataOut <= CtrlRunTimeAddressReg[7:0]; // Expanded for Rel 0 on 6/18 + `DemoLedCtrlReg: RegDataOut <= {5'b0, leds_off_o}; + `ClocksControl: RegDataOut <= {clock_32KHz_Enable_o, ClkSourceSelect_o, SM_Clock_Control_o[2:0], FFE_Clock_Control_o[2:0]}; + `SleepControl: RegDataOut <= {RingOsc_cal_en, RingOsc_select[2:0], 1'b0, sleepModeSet, IntInputLevel, SleepMode}; + `RunTimeAdrReg_Upr: RegDataOut <= {6'h0, CtrlRunTimeAddressReg[9:8]}; // New for Rel 0 on 6/18 + `CalValueLow: RegDataOut <= RingOsc_cal_value[7:0]; + `CalValueHi: RegDataOut <= RingOsc_cal_value[15:8]; + default: RegDataOut <= 8'h21; + endcase + end + end // if (ResetIn) + end // Always + + +assign i_StartFFEOut = StartFFE_32K ^ StartFFE_Clkin; +//assign InitSMOut = s6_InitSM_Clkin; // Removed for Rel 0 on 6/18 +assign StartSMOut = s6_StartSM_Clkin; + +// test points +assign TP1 = FFE_Mailbox_reg[0]; +assign TP2 = RegWriteEnableIn; + +// Logic to drive RIng Osc Clock Enable / Disable + +//assign smInit_enable = (s2_InitSM_Clkin ^ s3_InitSM_Clkin) || (s2_StartSM_Clkin ^ s3_StartSM_Clkin); // Removed for Rel 0 on 6/18 +assign smInit_enable = (s2_StartSM_Clkin ^ s3_StartSM_Clkin); // Updated for Rel 0 on 6/18 + +assign d_ClockEnable = ClockEnable_o ? ((!s2_SMBusyIn && s3_SMBusyIn) ? 1'b0 : 1'b1) : (( d_FFE_CLK_Enable || smInit_enable ) ? 1'b1 : 1'b0); +always @(posedge Clock32KIn or posedge ResetIn) + begin + if (ResetIn) + begin + s1_SMBusyIn <= 0; + s2_SMBusyIn <= 0; + s3_SMBusyIn <= 0; + ClockEnable_o <= 0; +// s1_InitSM_Clkin <= 0; +// s2_InitSM_Clkin <= 0; +// s3_InitSM_Clkin <= 0; +// s4_InitSM_Clkin <= 0; +// s5_InitSM_Clkin <= 0; +// s6_InitSM_Clkin <= 0; + s1_StartSM_Clkin <= 0; + s2_StartSM_Clkin <= 0; + s3_StartSM_Clkin <= 0; + s4_StartSM_Clkin <= 0; + s5_StartSM_Clkin <= 0; + s6_StartSM_Clkin <= 0; + end + else + begin + s1_SMBusyIn <= (SMBusyIn || FFEBusyIn); + s2_SMBusyIn <= s1_SMBusyIn; + s3_SMBusyIn <= s2_SMBusyIn; + ClockEnable_o <= d_ClockEnable; +// s1_InitSM_Clkin <= InitSM_Clkin; +// s2_InitSM_Clkin <= s1_InitSM_Clkin; +// s3_InitSM_Clkin <= s2_InitSM_Clkin; +// s4_InitSM_Clkin <= s3_InitSM_Clkin; +// s5_InitSM_Clkin <= s4_InitSM_Clkin; +// s6_InitSM_Clkin <= s5_InitSM_Clkin; + s1_StartSM_Clkin <= StartSM_Clkin; + s2_StartSM_Clkin <= s1_StartSM_Clkin; + s3_StartSM_Clkin <= s2_StartSM_Clkin; + s4_StartSM_Clkin <= s3_StartSM_Clkin; + s5_StartSM_Clkin <= s4_StartSM_Clkin; + s6_StartSM_Clkin <= s5_StartSM_Clkin; + end + end + +// Logic to select default reset values for the SM and FFE CLK selection +assign FFE_SET[0] = (`FFE1CLK_FREQ_SLT == 8'b00000001) || (`FFE1CLK_FREQ_SLT == 8'b00000010) || (`FFE1CLK_FREQ_SLT == 8'b00000100) || (`FFE1CLK_FREQ_SLT == 8'b00001000) || + (`FFE1CLK_FREQ_SLT == 8'b00010000) || (`FFE1CLK_FREQ_SLT == 8'b01000000); +assign FFE_SET[1] = (`FFE1CLK_FREQ_SLT == 8'b00000001) || (`FFE1CLK_FREQ_SLT == 8'b00000010) || (`FFE1CLK_FREQ_SLT == 8'b00000100) || (`FFE1CLK_FREQ_SLT == 8'b00001000) || + (`FFE1CLK_FREQ_SLT == 8'b00100000) || (`FFE1CLK_FREQ_SLT == 8'b01000000); +assign FFE_SET[2] = (`FFE1CLK_FREQ_SLT == 8'b10000000); + +assign SM_SET[0] = (`SM1CLK_FREQ_SLT == 8'b00000010) || (`SM1CLK_FREQ_SLT == 8'b00001000) || (`SM1CLK_FREQ_SLT == 8'b00100000) || (`SM1CLK_FREQ_SLT == 8'b10000000); +assign SM_SET[1] = (`SM1CLK_FREQ_SLT == 8'b00000100) || (`SM1CLK_FREQ_SLT == 8'b00001000) || (`SM1CLK_FREQ_SLT == 8'b01000000) || (`SM1CLK_FREQ_SLT == 8'b10000000); +assign SM_SET[2] = (`SM1CLK_FREQ_SLT == 8'b00010000) || (`SM1CLK_FREQ_SLT == 8'b00100000) || (`SM1CLK_FREQ_SLT == 8'b01000000) || (`SM1CLK_FREQ_SLT == 8'b10000000); + +// Logic for Sleep Mode +// Sensor interrupt input is double ring to check for transtion from low to high +// Once detected, the design will enable the sampling period +assign sleepModeSet = sensorInterrupt_s2 && !sensorInterrupt_s3; +always @(posedge Clock32KIn or posedge ResetIn) + begin + if (ResetIn) + begin + sensorInterrupt_s1 <= 0; + sensorInterrupt_s2 <= 0; + sensorInterrupt_s3 <= 0; + end + else + begin + sensorInterrupt_s1 <= (SensorInterruptIn ~^ IntInputLevel) && SleepMode; + sensorInterrupt_s2 <= sensorInterrupt_s1; + sensorInterrupt_s3 <= sensorInterrupt_s2; + end + end + +assign sleepReset = ResetIn || sleepModeSet; +always @(posedge SPI_SCLK or posedge sleepReset) begin + if (sleepReset) + begin + SleepMode <= 1'b0; + end + else if ((RegAddrIn == `SleepControl) && RegWriteEnableIn) + begin + SleepMode <= RegDataIn[0]; + end +end + + +always @(posedge SPI_SCLK or posedge ResetIn) begin + if (ResetIn) + begin + IntInputLevel <= 1'b1; + end + else if ((RegAddrIn == `SleepControl) && RegWriteEnableIn) + begin + IntInputLevel <= RegDataIn[1]; + end +end + +endmodule diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/ULPSH_fabric.v b/BENCHMARK/ULPSH_fabric/rtl/src/ULPSH_fabric.v new file mode 100644 index 00000000..686e3e5e --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/ULPSH_fabric.v @@ -0,0 +1,1089 @@ + +`timescale 1ns / 10ps + +`include "ulpsh_rtl_defines.v" + + +module ULPSH_fabric ( + input OperatingClockRef, + input Clock32KIn, + input ResetInN, + + input SPI_SCLK, + input SPI_SS, + input SPI_MOSI, + output SPI_MISO, + + output Interrupt, + input [4:0] SensorInterrupt, + + // ASSP ring oscillator interface + output ASSP_ringosc_en_o, + output [2:0] ASSP_ringosc_sel_o, + input ASSP_ringosc_sysclk_i, // divided ring osc clock (use this for system clock) + input ASSP_ringosc_sysclk_x2_i, // divided ring osc clock times 2 + input ASSP_ringosc_clk_i, // raw ring osc clock div 2 + + // FFE Ctrl Mem, RAM0 --> ASSP RAM interface - left bank + output FCM0_CLK_o, + output [8:0] FCM0_ADDR_o, + output [35:0] FCM0_WR_DATA_o, + input [35:0] FCM0_RD_DATA_i, + output FCM0_WR_EN_o, + output FCM0_RD_EN_o, + output [3:0] FCM0_WR_BE_o, + + // FFE Ctrl Mem, RAM1 --> ASSP RAM interface - right bank + output FCM1_CLK_o, + output [8:0] FCM1_ADDR_o, + output [35:0] FCM1_WR_DATA_o, + input [35:0] FCM1_RD_DATA_i, + output FCM1_WR_EN_o, + output FCM1_RD_EN_o, + output [3:0] FCM1_WR_BE_o, + +`ifdef ENABLE_FFE_F0_CM_SIZE_4K + // ASSP RAM interface - 8k - left bank + output FCM8K_CLK_o, + output [11:0] FCM8K_ADDR_o, + output [16:0] FCM8K_WR_DATA_o, + input [16:0] FCM8K_RD_DATA_i, + output FCM8K_WR_EN_o, + output FCM8K_RD_EN_o, + output [1:0] FCM8K_WR_BE_o, +`endif + + // FFE Data Mem1 --> ASSP RAM interface - right bank + output DMM1_WR_CLK_o, + output [9:0] DMM1_WR_ADDR_o, + output [31:0] DMM1_WR_DATA_o, + output DMM1_WR_EN_o, + output [3:0] DMM1_WR_BE_o, + output DMM1_RD_CLK_o, + output [9:0] DMM1_RD_ADDR_o, + input [31:0] DMM1_RD_DATA_i, + output DMM1_RD_EN_o, + + // FFE Data Mem2 --> ASSP RAM interface - right bank + output DMM2_WR_CLK_o, + output [9:0] DMM2_WR_ADDR_o, + output [31:0] DMM2_WR_DATA_o, + output DMM2_WR_EN_o, + output [3:0] DMM2_WR_BE_o, + output DMM2_RD_CLK_o, + output [9:0] DMM2_RD_ADDR_o, + input [31:0] DMM2_RD_DATA_i, + output DMM2_RD_EN_o, + + // ASSP multiplier interface + output [31:0] Amult_o, + output [31:0] Bmult_o, + output Valid_mult_o, + input [63:0] Cmult_i, + // ASSP RIGHT BANK: I2C Wishbone interface + output I2C_wb_clk_o, + output I2C_arst_o, + output [2:0] I2C_wb_adr_o, + output [7:0] I2C_wb_dat_o, + input [7:0] I2C_wb_dat_i, + output I2C_wb_we_o, + output I2C_wb_stb_o, + output I2C_wb_cyc_o, + input I2C_wb_ack_i, + input I2C_tip_i, + input I2C_Master_Error_i, + + //inout SensorScl_io, + output SensorScl_io, + input SensorScl_oen_i, + input SensorScl_i, + + //inout SensorSda_io, + output SensorSda_io, + input SensorSda_oen_i, + input SensorSda_i, + + + output LED1, + + output TP1, + output TP2, + output TP3, + + //AP2 + output [17:0] CM_FIFO_1x_din_o , + output CM_FIFO_1x_push_int_o , + output CM_FIFO_1x_pop_int_o , + output CM_FIFO_1x_push_clk_o , + output CM_FIFO_1x_pop_clk_o , + output CM_FIFO_1x_rst_o , + + input CM_FIFO_1x_almost_full_i , + input CM_FIFO_1x_almost_empty_i , + input [3:0] CM_FIFO_1x_push_flag_i , + input [3:0] CM_FIFO_1x_pop_flag_i , + input [8:0] CM_FIFO_1x_dout_i , + + output [9:0] SMMemory_WriteAddressIn_TLC_o, + output [8:0] SMMemory_ReadAddressIn_o, + output SMMemory_WriteSelectIn_TLC_o, + output SMMemory_ReadSelect_RAM0_o, + output SMMemory_WriteClockIn_o, + output SMMemory_ReadClockIn_o, + output [8:0] SMMemory_WriteDataIn_TLC_o, + input [17:0] SMMemory_ReadDataOut_SRAM_i, + output [9:0] SMMemory_WriteAddressIn_o, + output SMMemory_WriteSelectIn_o, + output SMMemory_ReadSelect_RAM1_o, + output SMMemory_WriteDataIn_o, + input [17:0] SMMemory_ReadDataOut_SRAM1_i, + + + output [8:0] FFEControlMemory_4k_Address_TLC_o , + output [8:0] FFEControlMemory_4k_ReadAddress_muxed_o , + output FFEControlMemory_4k_ram5_wr_en_o, + output FFEControlMemory_4k_ram5_rd_en_o, + output FFEControlMemory_4k_SPI_clk_o, + output FFEControlMemory_4k_TLC_FFE_clk2x_muxed_o, + output [35:0] FFEControlMemory_4k_WriteData_TLC_o , + input [35:0] FFEControlMemory_4k_ram5_rd_data_i , + output FFEControlMemory_4k_ram4_wr_en_o , + output FFEControlMemory_4k_ram4_rd_en_o, + input [35:0] FFEControlMemory_4k_ram4_rd_data_i, + output [9:0] FFEControlMemory_4k_fabric_ram1Kx9_addr_o, + output FFEControlMemory_4k_ram1_wr_en_o , + output FFEControlMemory_4k_ram1_rd_en_o , + input [8:0] FFEControlMemory_4k_ram1_rd_data_i + + +); + +wire SPI_SCLK_gclk; + +wire [6:0] RegAddr; +wire [7:0] RegDataToTLC; +wire [7:0] RegDataFromTLC; +wire RegWriteEnableToTLC; +wire RegReadDataAck; + +wire TlcFfeCMMuxSelect; +wire TlcFfeDM1MuxSelect; +wire TlcFfeDM2MuxSelect; +wire TLC_SMMuxSelect; +wire TLC_CMMuxSelect; +wire TLC_MemorySelect_en; +wire [2:0] TLC_MemorySelect; +wire [11:0] TLC_MemoryAddress; +wire [35:0] TLC_MemoryDataToMemory; +wire [35:0] TlcMemoryDataFromMemory; +wire TLC_WriteEnable; +wire TLC_ReadEnable; +wire TLC_MemoryClock; + +wire StartFFE; +wire [15:0] TimeStamp; +wire UseFastClock; +wire [31:0] MailboxToFFE; + +// Signals associated with Communication Manager function of TLC +wire CM_ReadEnableFromTLC; +wire [9:0] CM_ReadAddressFromTLC; +wire CM_ReadClockFromTLC; +wire [3:0] CMBufferBeingWritten; + +// Signals associated with FFE Control Memory +wire [11:0] FFECM_WriteAddress; +wire [11:0] FFECM_ReadAddress; +wire FFECM_WriteSelect; +wire FFECM_ReadSelect; +wire [35:0] FFECM_WriteData; +wire [35:0] FFECM_ReadData; +wire [35:0] MemoryDataFromDM1Mux; + +// Signals associated with FFE Data Memory 1 +wire [9:0] FFEDM1_WriteAddress; +wire [9:0] FFEDM1_ReadAddress; +wire FFEDM1_WriteSelect; +wire FFEDM1_ReadSelect; +wire [35:0] FFEDM1_WriteData; +wire [35:0] FFEDM1_ReadData; +wire [35:0] MemoryDataFromDM2Mux; + +// Signals associated with FFE Data Memory 2 +wire [9:0] FFEDM2_WriteAddress; +wire [9:0] FFEDM2_ReadAddress; +wire FFEDM2_WriteSelect; +wire FFEDM2_ReadSelect; +wire [35:0] FFEDM2_WriteData; +wire [35:0] FFEDM2_ReadData; +wire [17:0] MemoryDataFromSMMux; + +// Signals associated with Sensor Manager Memory +wire [9:0] SM_WriteAddress; +wire [9:0] SM_ReadAddress; // Expanded for Rel 0 on 6/18 +wire SM_WriteSelect; +wire SM_ReadSelect; +wire [8:0] SM_WriteData; +wire [17:0] SM_ReadData; +wire [8:0] MemoryDataFromCMMux; + +// Signals associated with Communication Manager Memory +wire ASSP_CMFIFO_wr_clk; +wire [16:0] ASSP_CMFIFO_wr_data; +wire ASSP_CMFIFO_wr_en; +wire ASSP_CMFIFO_rd_clk; +wire [16:0] ASSP_CMFIFO_rd_data; +wire ASSP_CMFIFO_rd_en; +wire ASSP_CMFIFO_empty; +wire ASSP_CMFIFO_full; +wire [3:0] ASSP_CMFIFO_rd_flags; +wire [3:0] ASSP_CMFIFO_wr_flags; +wire [8:0] CM_WriteAddress; +wire [9:0] CM_ReadAddress; +wire CM_WriteSelect; +wire CM_ReadSelect; +wire [17:0] CM_WriteData; +wire [8:0] CM_ReadData; + +// Signals associated with FFE +wire [11:0] FFECM_ReadAddressFromFFE; +wire FFECM_ReadEnableFromFFE; +wire [9:0] FFEDM1_ReadAddressFromFFE; +wire [9:0] FFEDM1_WriteAddressFromFFE; +wire [35:0] FFEDM1_WriteDataFromFFE; +wire [9:0] FFEDM2_ReadAddressFromFFE; +wire [9:0] FFEDM2_WriteAddressFromFFE; +wire [35:0] FFEDM2_WriteDataFromFFE; +wire [9:0] SMSM_ReadAddressFromFFE; // Expanded for Rel 0 on 6/18 +wire SMSM_ReadEnableFromFFE; +wire [17:0] CM_WriteDataFromFFE; +wire CM_WriteEnableFromFFE; +wire SMOverrun; // Error bit when SM still running and FFE trying to start + +wire [9:0] SMSM_WriteAddressFromFFE; // New for Rel 0 on 6/18 +wire SMSM_WriteEnableFromFFE; // New for Rel 0 on 6/18 +wire [8:0] SMSM_WriteDataFromFFE; // New for Rel 0 on 6/18 + +// Signals associated with Sensor Manager +wire [9:0] SMSM_WriteAddressFromSensorManager; +wire SMSM_WriteEnableFromSensorManager; +wire [8:0] SMSM_WriteDataFromSensorManager; +wire [9:0] SMSM_ReadAddressFromSensorManager; // Expanded for Rel 0 on 6/18 +wire SMSM_ReadEnableFromSensorManager; +wire SMSM_ReadClockFromSensorManager; +// wire InitSMFromTLC; // Removed for Rel 0 on 6/18 +wire StartSMFromTLC; +wire StartSMFromFFE; + +wire CM_FIFO_ReadEnable; +wire [8:0] CM_FIFO_ReadData; +wire [3:0] CM_FIFO_Pop_Flags; +wire [3:0] CM_FIFO_Push_Flags; + +//wire CM_FIFO_WriteEnable; +//wire [17:0] CM_FIFO_WriteData; +wire CM_FIFO_full; +wire CM_FIFO_empty; +wire CM_FIFO_Overflow; +wire CM_RingBufferMode; +wire CM_AutoDrain_Busy; +wire CM_FIFO_ReadClk; +wire CM_FIFO_PopFromTLC; + +wire FFE_Control_Clock_gclk; +wire FFE_Control_Clock_x2_gclk; +wire OperatingClock; + +wire ResetIn; +wire SW_Reset; + +// FFE&SM Clock +wire FFE_Control_Clock; +wire FFE_Control_Clock_x2; +wire FFEandSM_Clock; +wire FFEBusy; +wire SMBusy; + +wire FFEandSM_Clock_p; +wire [9:0] ReadAddressFromSMorFFE; // Expanded for Rel 0 on 6/18 +wire ReadEnableFromSMorFFE; + +wire [9:0] WriteAddressFromSMorFFE; // New for Rel 0 on 6/18 +wire WriteEnableFromSMorFFE; // New for Rel 0 on 6/18 +wire [8:0] WriteDataFromSMorFFE; // New for Rel 0 on 6/18 + +wire FFE_Control_TP_1; +wire FFE_Control_TP_2; +wire FFE_Control_TP_3; + +wire SM_ReadClock; +wire SM_ReadClock_gclk; + +wire TP_SM_1, TP_SM_2, TP_SM_3; +wire TP_TLC_1, TP_TLC_2; + +wire [7:0] InterruptMsgFromFFE; + +wire FFE_clock_halfperiod; + +reg [11:0] TLC_pop_cnt; +reg TLC_pop_stretched; + +wire SM_Clock; +wire SM_Clock_gclk; + +wire [9:0] CtrlRunTimeAddressReg; // Expanded for Rel 0 on 6/18 +wire [9:0] CtrlRunTimeAddressOut; // Expanded for Rel 0 on 6/18 +wire CtrlRunTimeAddressSM; + +// Sensor On/OFF Control +wire [2:0] LEDS_CTRL; + +wire ring_osc_clk; +wire FFE_CLK_ENABLE; +wire SmClockSelect; +wire Main_Clock_Enable; +wire clock_32KHz_Enable; +wire Clock_32KHz; +wire external_Clock; +wire [2:0] ffe_clock_select, sm_clock_select; +reg smClock; +wire clk_source_select; +wire OperatingClockRef_buff; +wire [3:0] ClockGen_State; + +wire TimeStamp_Tog; +wire SensorInterrupt_0_FFE; +wire SensorInterrupt_1_FFE; +wire SensorInterrupt_2_FFE; +wire SensorInterrupt_3_FFE; +wire [3:0] SMInterruptToFFE; + +wire assp_lb_ram0_clk; +wire [8:0] assp_lb_ram0_addr; +wire [35:0] assp_lb_ram0_wr_data; +wire [35:0] assp_lb_ram0_rd_data; +wire assp_lb_ram0_wr_en; +wire assp_lb_ram0_rd_en; +wire [3:0] assp_lb_ram0_wr_be; + +wire assp_rb_ram1_clk; +wire [8:0] assp_rb_ram1_addr; +wire [35:0] assp_rb_ram1_wr_data; +wire [35:0] assp_rb_ram1_rd_data; +wire assp_rb_ram1_wr_en; +wire assp_rb_ram1_rd_en; +wire [3:0] assp_rb_ram1_wr_be; + +wire assp_lb_ram8k_clk; +wire [11:0] assp_lb_ram8k_addr; +wire [16:0] assp_lb_ram8k_wr_data; +wire [16:0] assp_lb_ram8k_rd_data; +wire assp_lb_ram8k_wr_en; +wire assp_lb_ram8k_rd_en; +wire [1:0] assp_lb_ram8k_wr_be; + +wire RingOsc_cal_en; +wire [2:0] RingOsc_select; +wire [15:0] clk_cal_value; + +wire FFEDM1_ReadClock; +wire FFEDM1_WriteClock; +wire FFEDM2_ReadClock; +wire FFEDM2_WriteClock; + +wire FFE_Control_Clock_dly1; +wire FFE_Control_Clock_dly2; +wire FFE_Control_Clock_dly3; + + +`ifdef ENABLE_FFE_F0_EXTENDED_DM + wire extended_DM1_select; + wire extended_DM2_select; +`endif + + +// Assign interrupt +assign SensorInterrupt_0 = SensorInterrupt[0]; +assign SensorInterrupt_1 = SensorInterrupt[1]; +assign SensorInterrupt_2 = SensorInterrupt[2]; +assign SensorInterrupt_3 = SensorInterrupt[3]; + + + + +// compiler options, from rtl_defines.v +// ENABLE_FFE_F0_EXTENDED_DM +// ENABLE_FFE_F0_PROGRAMMABLE_SEG0_OFFSET +// FFE_F0_SEG0_OFFSET [value] +// ENABLE_FFE_F0_SINGLE_DM + + + +assign ResetIn = ~ResetInN || SW_Reset; + +/* +//// To be Remove + ring_osc_adjust ring_osc_adjust_1 ( + .reset_i ( ResetIn ), + .clk_ringosc_div2_i ( ASSP_ringosc_clk_i ), + .clk_32khz_i ( Clock32KIn ), + .enable_i ( RingOsc_cal_en ), + .div_sel_o ( ASSP_ringosc_sel_o ) + ); + assign ASSP_ringosc_en_o = 1'b1; +*/ + + +SystemClockControl clockcontrol_1 ( + .OperatingClockRef_i ( OperatingClockRef ), + .Clock32KIn_i ( Clock32KIn ), + .SPIClock_i ( SPI_SCLK ), + .ResetIn_i ( ResetIn ), + + .FfeClkSelect_i ( ffe_clock_select ), + .SmClkSelect_i ( sm_clock_select ), + .SmSpeedSelect_i ( SmClockSelect ), + .SpiClkSelect_i ( UseFastClock ), + .ClkSourceSelect_i ( clk_source_select ), + .Clk32KhzEnable_i ( clock_32KHz_Enable ), + .MainClkEnable_i ( Main_Clock_Enable ), + .FfeClkEnable_i ( FFE_CLK_ENABLE ), + .CM_AutoDrain_Busy ( CM_AutoDrain_Busy ), + + .SmClock_o ( SM_Clock ), + .FfeClock_o ( FFE_Control_Clock ), + .FfeClock_x2_o ( FFE_Control_Clock_x2 ), + .clock_32KHz_o ( Clock_32KHz ), + .multiplierClk_o ( OperatingClock ), + .ClockGen_State_o ( ClockGen_State ), + .CM_FIFO_ReadClk ( CM_FIFO_ReadClk ), + + .clk_ringosc_i ( ASSP_ringosc_sysclk_i ), + .clk_ringosc_x2_i ( ASSP_ringosc_sysclk_x2_i ), + .enable_i ( RingOsc_cal_en ), + .clk_cal_value_o ( clk_cal_value ), + .assp_ringosc_en_o ( ASSP_ringosc_en_o ) +); + +// The Dragon SPI version requires a gclkbuff instantiation b/c the SPI CLK is on a GPIO pin + +GCLKBUFF clock_buffer_SPI_SCLK (.A(SPI_SCLK), .Z(SPI_SCLK_gclk)); + +GCLKBUFF clock_buffer_OperatingClock (.A(OperatingClock), .Z(OperatingClock_gclk)); + +// delay the 1x clock +buff buff_ffe_control_clock1 (.A(FFE_Control_Clock), .Q(FFE_Control_Clock_dly1)); +buff buff_ffe_control_clock2 (.A(FFE_Control_Clock_dly1), .Q(FFE_Control_Clock_dly2)); +buff buff_ffe_control_clock3 (.A(FFE_Control_Clock_dly2), .Q(FFE_Control_Clock_dly3)); +//pragma attribute buff_ffe_control_clock1 dont_touch true +//pragma attribute buff_ffe_control_clock2 dont_touch true +//pragma attribute buff_ffe_control_clock3 dont_touch true + +//clock_buffer clock_buffer_FFE_Control_Clock (.A(FFE_Control_Clock), .Z(FFE_Control_Clock_gclk)); +GCLKBUFF clock_buffer_FFE_Control_Clock (.A(FFE_Control_Clock_dly3), .Z(FFE_Control_Clock_gclk)); + +GCLKBUFF clock_buffer_FFE_Control_Clock_x2 (.A(FFE_Control_Clock_x2), .Z(FFE_Control_Clock_x2_gclk)); + +GCLKBUFF clock_buffer_SM_Clock (.A(SM_Clock), .Z(SM_Clock_gclk)); + +GCLKBUFF clock_buffer_CM_FIFO_ReadClk (.A(CM_FIFO_ReadClk), .Z(CM_FIFO_ReadClk_gclk)); + + +SPI_slave SPI_slave_1 ( + .rst ( ResetIn ), // system/global reset (active-high) + + // SPI interface + .SPI_SCLK ( SPI_SCLK_gclk ), // base value 0 (mode 0) + .SPI_MOSI ( SPI_MOSI ), // master out, slave in + .SPI_MISO ( SPI_MISO ), // master in, slave out + .SPI_SS ( SPI_SS ), // slave select (active-low) + + // internal interface + .addr ( RegAddr ), + .wr_data ( RegDataToTLC ), + .wr_data_valid ( RegWriteEnableToTLC ), // active high + .rd_data ( RegDataFromTLC ), + .rd_data_ack ( RegReadDataAck ) +); + + +assign ASSP_ringosc_sel_o = RingOsc_select; +TLC u_TLC ( + // General interface + .SPI_SCLK ( SPI_SCLK_gclk ), + .Clock32KIn ( Clock_32KHz ), + .FFE_Clock ( FFE_Control_Clock_gclk ), + .ResetIn ( ResetIn ), + .SW_Reset ( SW_Reset ), + + .RingOsc_cal_en ( RingOsc_cal_en ), + .RingOsc_select ( RingOsc_select ), + .RingOsc_cal_value ( clk_cal_value ), + + .I2C_Master_Error ( I2C_Master_Error_i ), + .FFEBusyIn ( FFEBusy ), + .SMBusyIn ( SMBusy ), + .SMOverrunIn ( SMOverrun ), + .StartFFEOut ( StartFFE ), +// .InitSMOut ( InitSMFromTLC ), // Removed for Rel 0 on 6/18 + .StartSMOut ( StartSMFromTLC ), + .TimeStampOut ( TimeStamp ), + .TimeStampOut_Tog ( TimeStamp_Tog ), + .UseFastClockOut ( UseFastClock ), + + .InterruptMsgFromFFEIn ( InterruptMsgFromFFE ), + .InterruptPinOut ( Interrupt ), + .SensorInterruptIn ( SensorInterrupt[4] ), + + .FFE_Mailbox_Out ( MailboxToFFE ), + + .CtrlRunTimeAddressReg ( CtrlRunTimeAddressReg ), + .CtrlRunTimeAddressOut ( CtrlRunTimeAddressOut ), + .CtrlRunTimeAddressSM ( CtrlRunTimeAddressSM ), + + + // Interface to SPI Slave + .RegAddrIn ( RegAddr ), + .RegDataIn ( RegDataToTLC ), + .RegDataOut ( RegDataFromTLC ), + .RegWriteEnableIn ( RegWriteEnableToTLC ), + .RegReadDataAckIn ( RegReadDataAck ), + + // Interface to memories + .TLCDrivingFFEControlMem ( TlcFfeCMMuxSelect ), + .TLCDrivingFFEDataMem1 ( TlcFfeDM1MuxSelect ), + .TLCDrivingFFEDataMem2 ( TlcFfeDM2MuxSelect ), + .TLCDrivingSMMem ( TLC_SMMuxSelect ), + .TLCDrivingCMMem ( TLC_CMMuxSelect ), + .MemorySelect_en ( TLC_MemorySelect_en ), + .MemorySelect ( TLC_MemorySelect ), + .MemoryAddressOut ( TLC_MemoryAddress ), + .MemoryDataOut ( TLC_MemoryDataToMemory ), + .MemoryDataIn ( TlcMemoryDataFromMemory ), + .MemoryReadEnableOut ( TLC_ReadEnable ), + .MemoryWriteEnableOut ( TLC_WriteEnable ), + .MemoryClockOut ( TLC_MemoryClock ), + + // Interface to Communication Manager FIFO + .CM_FIFO_ReadEnable ( CM_FIFO_PopFromTLC ), + .CM_FIFO_ReadData ( CM_FIFO_ReadData ), + .CM_FIFO_PopFlags ( CM_FIFO_Pop_Flags ), + .CM_FIFO_PushFlags ( CM_FIFO_Push_Flags ), + .CM_FIFO_Overflow ( CM_FIFO_Overflow ), + .CM_RingBufferMode ( CM_RingBufferMode ), + .CM_AutoDrain_Busy ( CM_AutoDrain_Busy ), + .TP1 ( TP_TLC_1 ), + .TP2 ( TP_TLC_2 ), + .leds_off_o ( LEDS_CTRL ), + .FFE_CLK_Enable_o ( FFE_CLK_ENABLE ), + .ClockEnable_o ( Main_Clock_Enable ), + .clock_32KHz_Enable_o ( clock_32KHz_Enable ), + .FFE_Clock_Control_o ( ffe_clock_select ), + .SM_Clock_Control_o ( sm_clock_select ), + .ClkSourceSelect_o ( clk_source_select ) +); + + +assign SMInterruptToFFE = {SensorInterrupt_3_FFE, SensorInterrupt_2_FFE, SensorInterrupt_1_FFE, SensorInterrupt_0_FFE}; + +FFE_Control u_FFE_Control ( // named RunFlexFusionEngine in C source + // General interface + .ClockIn ( FFE_Control_Clock_gclk ), + .Clock_x2In ( FFE_Control_Clock_x2_gclk ), + .ResetIn ( ResetIn ), + .MultClockIn ( OperatingClock_gclk ), + .MultStateIn ( ClockGen_State ), + .StartIn ( StartFFE ), //Start from TLC + .StartSMOut ( StartSMFromFFE ), + .BusyOut ( FFEBusy ), + .TimeStampIn ( TimeStamp ), + .MailboxIn ( MailboxToFFE ), + .SM_InterruptIn ( SMInterruptToFFE ), + .InterruptMsgOut ( InterruptMsgFromFFE ), + + // FFE Memories + .ControlMemAddressOut ( FFECM_ReadAddressFromFFE ), + .ControlMemReadEnableOut ( FFECM_ReadEnableFromFFE ), + .SensorMemReadAddressOut ( SMSM_ReadAddressFromFFE ), + .SensorMemReadEnableOut ( SMSM_ReadEnableFromFFE ), + .SensorMemWriteAddressOut ( SMSM_WriteAddressFromFFE ), // New for Rel 0 on 6/18 **** Place holder ***** + .SensorMemWriteEnableOut ( SMSM_WriteEnableFromFFE ), // New for Rel 0 on 6/18 **** Place holder ***** + .ControlMemDataIn ( FFECM_ReadData ), + .Mem1ReadData ( FFEDM1_ReadData ), + .Mem2ReadData ( FFEDM2_ReadData ), + .SensorMemReadDataIn ( SM_ReadData ), + .SensorMemBusyIn ( SMBusy ), + + + .SensorMemWriteDataOut ( SMSM_WriteDataFromFFE ), // New for Rel 0 on 6/18 **** Place holder ***** + .DataMem1ReadEnable ( FFEToDM1Mux_ReadEnable ), + .DataMem2ReadEnable ( FFEToDM2Mux_ReadEnable ), + .DataMem1WriteEnable ( FFEToDM1Mux_WriteEnable ), + .DataMem2WriteEnable ( FFEDM2_WriteEnable ), + .DataMem1ReadAddressOut ( FFEDM1_ReadAddressFromFFE ), + .DataMem1WriteAddressOut ( FFEDM1_WriteAddressFromFFE ), + .DataMem1WriteDataOut ( FFEDM1_WriteDataFromFFE ), + .DataMem2ReadAddressOut ( FFEDM2_ReadAddressFromFFE ), + .DataMem2WriteAddressOut ( FFEDM2_WriteAddressFromFFE ), + .DataMem2WriteDataOut ( FFEDM2_WriteDataFromFFE ), + + .FFE_clock_halfperiod ( FFE_clock_halfperiod ), + + .SMBusyIn ( SMBusy ), + .SMOverrunOut ( SMOverrun ), + + .CMWriteDataOut ( CM_WriteDataFromFFE ), + .CMWriteEnableOut ( CM_WriteEnableFromFFE ), + + .mult_in1 ( Amult_o ), + .mult_in2 ( Bmult_o ), + .mult_enable ( Valid_mult_o ), + .mult_out ( Cmult_i ), + + .TP1 ( FFE_Control_TP_1 ), + .TP2 ( FFE_Control_TP_2 ), + .TP3 ( FFE_Control_TP_3 ) +); + + +assign I2C_wb_clk_o = SM_Clock_gclk; +assign I2C_arst_o = ResetIn; + +// Define the I2C bus control signals +// +/* assign SensorScl_io = SensorScl_oen_i ? 1'bz : SensorScl_i; +assign SensorSclPUOut = SensorScl_oen_i ? 1 : 1'bz; + +assign SensorSda_io = SensorSda_oen_i ? 1'bz : SensorSda_i; +assign SensorSdaPUOut = SensorSda_oen_i ? 1 : 1'bz; */ + + +assign SensorScl_io = SensorScl_i; +assign SensorSclPUOut = 1 ; + +assign SensorSda_io = SensorSda_i; +assign SensorSdaPUOut = 1; + + +SensorManager u_SensorManager ( + .ClockIn ( SM_Clock_gclk ), + .ResetIn ( ResetIn ), +// .InitIn ( InitSMFromTLC ), // Removed for Rel 0 on 6/18 + .StartFromFFE ( StartSMFromFFE ), + .StartFromTLC ( StartSMFromTLC ), + .BusyOut ( SMBusy ), + .TimeStamp_Delta_i ( TimeStamp[15:0] ), // Added for Rel 0 on 6/18 + .TimeStamp_Delta_Tog_i ( TimeStamp_Tog ), // Added for Rel 0 on 6/18 + .SensorInterrupt_0_i ( SensorInterrupt_0 ), // Added for Rel 0 on 6/18 + .SensorInterrupt_1_i ( SensorInterrupt_1 ), // Added for Rel 0 on 6/18 + .SensorInterrupt_2_i ( SensorInterrupt_2 ), // Added for Rel 0 on 6/18 + .SensorInterrupt_3_i ( SensorInterrupt_3 ), // Added for Rel 0 on 6/18 + .SensorInterrupt_0_o ( SensorInterrupt_0_FFE ), // Added for Rel 0 on 6/18; needs updated FFE + .SensorInterrupt_1_o ( SensorInterrupt_1_FFE ), // Added for Rel 0 on 6/18; needs updated FFE + .SensorInterrupt_2_o ( SensorInterrupt_2_FFE ), // Added for Rel 0 on 6/18; needs updated FFE + .SensorInterrupt_3_o ( SensorInterrupt_3_FFE ), // Added for Rel 0 on 6/18; needs updated FFE + .CtrlRunTimeAddressReg ( CtrlRunTimeAddressReg ), + .CtrlRunTimeAddressOut ( CtrlRunTimeAddressOut ), + .CtrlRunTimeAddressSM ( CtrlRunTimeAddressSM ), + .MemReadAddressOut ( SMSM_ReadAddressFromSensorManager ), + .MemReadEnableOut ( SMSM_ReadEnableFromSensorManager ), + .MemReadDataIn ( SM_ReadData ), + .MemWriteAddressOut ( SMSM_WriteAddressFromSensorManager ), + .MemWriteEnableOut ( SMSM_WriteEnableFromSensorManager ), + .MemWriteDataOut ( SMSM_WriteDataFromSensorManager ), + .MemClockOut ( SMSM_ReadClockFromSensorManager ), + .I2C_wb_adr_o ( I2C_wb_adr_o ), + .I2C_wb_dat_o ( I2C_wb_dat_o ), + .I2C_wb_dat_i ( I2C_wb_dat_i ), + .I2C_wb_we_o ( I2C_wb_we_o ), + .I2C_wb_stb_o ( I2C_wb_stb_o ), + .I2C_wb_cyc_o ( I2C_wb_cyc_o ), + .I2C_wb_ack_i ( I2C_wb_ack_i ), + .I2C_tip_i ( I2C_tip_i ), + .TP1 ( TP_SM_1 ), + .TP2 ( TP_SM_2 ), + .TP3 ( TP_SM_3 ), + .SmClockSelect_o ( SmClockSelect ) +); + + + + // 4k CM + FFEControlMemory_4k u_FFEControlMemory ( + // General Interface + .ResetIn ( ResetIn ), + .SPI_clk ( SPI_SCLK_gclk ), + .TLC_FFE_clk2x_muxed ( FFE_Control_Clock_x2_gclk ), + + .MemSelect_en ( TLC_MemorySelect_en ), + .MemSelect ( TLC_MemorySelect ), + + .FFE_clock_halfperiod ( FFE_clock_halfperiod ), + + .Address_TLC ( TLC_MemoryAddress ), + + .MemoryMux_in ( MemoryDataFromDM1Mux ), + .MemoryMux_out ( TlcMemoryDataFromMemory ), + + //Read Interface + .ReadAddress_FFE ( FFECM_ReadAddressFromFFE ), + .ReadData ( FFECM_ReadData ), + .ReadEnable_TLC ( TLC_ReadEnable ), + .ReadEnable_FFE ( FFECM_ReadEnableFromFFE ), + + //Write Interface + .WriteData_TLC ( TLC_MemoryDataToMemory ), + .WriteEnable_TLC ( TLC_WriteEnable ), + + // ASSP RAM interface - left bank + .assp_lb_ram0_clk ( assp_lb_ram0_clk ), + .assp_lb_ram0_addr ( assp_lb_ram0_addr ), + .assp_lb_ram0_wr_data ( assp_lb_ram0_wr_data ), + .assp_lb_ram0_rd_data ( assp_lb_ram0_rd_data ), + .assp_lb_ram0_wr_en ( assp_lb_ram0_wr_en ), + .assp_lb_ram0_rd_en ( assp_lb_ram0_rd_en ), + .assp_lb_ram0_wr_be ( assp_lb_ram0_wr_be ), + + // ASSP RAM interface - right bank + .assp_rb_ram1_clk ( assp_rb_ram1_clk ), + .assp_rb_ram1_addr ( assp_rb_ram1_addr ), + .assp_rb_ram1_wr_data ( assp_rb_ram1_wr_data ), + .assp_rb_ram1_rd_data ( assp_rb_ram1_rd_data ), + .assp_rb_ram1_wr_en ( assp_rb_ram1_wr_en ), + .assp_rb_ram1_rd_en ( assp_rb_ram1_rd_en ), + .assp_rb_ram1_wr_be ( assp_rb_ram1_wr_be ), + + // ASSP RAM interface - 8k - left bank + .assp_lb_ram8k_clk ( assp_lb_ram8k_clk ), + .assp_lb_ram8k_addr ( assp_lb_ram8k_addr ), + .assp_lb_ram8k_wr_data ( assp_lb_ram8k_wr_data ), + .assp_lb_ram8k_rd_data ( assp_lb_ram8k_rd_data ), + .assp_lb_ram8k_wr_en ( assp_lb_ram8k_wr_en ), + .assp_lb_ram8k_rd_en ( assp_lb_ram8k_rd_en ), + .assp_lb_ram8k_wr_be ( assp_lb_ram8k_wr_be ), + + .FFEControlMemory_4k_Address_TLC_o ( FFEControlMemory_4k_Address_TLC_o ), + .FFEControlMemory_4k_ReadAddress_muxed_o ( FFEControlMemory_4k_ReadAddress_muxed_o ), + .FFEControlMemory_4k_ram5_wr_en_o ( FFEControlMemory_4k_ram5_wr_en_o ), + .FFEControlMemory_4k_ram5_rd_en_o ( FFEControlMemory_4k_ram5_rd_en_o ), + .FFEControlMemory_4k_SPI_clk_o ( FFEControlMemory_4k_SPI_clk_o ), + .FFEControlMemory_4k_TLC_FFE_clk2x_muxed_o ( FFEControlMemory_4k_TLC_FFE_clk2x_muxed_o ), + .FFEControlMemory_4k_WriteData_TLC_o ( FFEControlMemory_4k_WriteData_TLC_o ), + .FFEControlMemory_4k_ram5_rd_data_i ( FFEControlMemory_4k_ram5_rd_data_i ), + .FFEControlMemory_4k_ram4_wr_en_o ( FFEControlMemory_4k_ram4_wr_en_o ), + .FFEControlMemory_4k_ram4_rd_en_o ( FFEControlMemory_4k_ram4_rd_en_o ), + .FFEControlMemory_4k_ram4_rd_data_i ( FFEControlMemory_4k_ram4_rd_data_i ), + .FFEControlMemory_4k_fabric_ram1Kx9_addr_o ( FFEControlMemory_4k_fabric_ram1Kx9_addr_o ), + .FFEControlMemory_4k_ram1_wr_en_o ( FFEControlMemory_4k_ram1_wr_en_o ), + .FFEControlMemory_4k_ram1_rd_en_o ( FFEControlMemory_4k_ram1_rd_en_o ), + .FFEControlMemory_4k_ram1_rd_data_i ( FFEControlMemory_4k_ram1_rd_data_i ) + + + + ); + + + + +// connections to the ASSP RAM blocks +assign FCM0_CLK_o = assp_lb_ram0_clk; +assign #2 FCM0_ADDR_o = assp_lb_ram0_addr; +assign #2 FCM0_WR_DATA_o = assp_lb_ram0_wr_data; +assign assp_lb_ram0_rd_data = FCM0_RD_DATA_i; +assign #2 FCM0_WR_EN_o = assp_lb_ram0_wr_en; +assign #2 FCM0_RD_EN_o = assp_lb_ram0_rd_en; +assign #2 FCM0_WR_BE_o = assp_lb_ram0_wr_be; + +assign FCM1_CLK_o = assp_rb_ram1_clk; +assign #2 FCM1_ADDR_o = assp_rb_ram1_addr; +assign #2 FCM1_WR_DATA_o = assp_rb_ram1_wr_data; +assign assp_rb_ram1_rd_data = FCM1_RD_DATA_i; +assign #2 FCM1_WR_EN_o = assp_rb_ram1_wr_en; +assign #2 FCM1_RD_EN_o = assp_rb_ram1_rd_en; +assign #2 FCM1_WR_BE_o = assp_rb_ram1_wr_be; + + assign FCM8K_CLK_o = assp_lb_ram8k_clk; + assign #2 FCM8K_ADDR_o = assp_lb_ram8k_addr; + assign #2 FCM8K_WR_DATA_o = assp_lb_ram8k_wr_data; + assign assp_lb_ram8k_rd_data = FCM8K_RD_DATA_i; + assign #2 FCM8K_WR_EN_o = assp_lb_ram8k_wr_en; + assign #2 FCM8K_RD_EN_o = assp_lb_ram8k_rd_en; + assign #2 FCM8K_WR_BE_o = assp_lb_ram8k_wr_be; + + + // extended-length DM + + // If an extended-length DM is used, physical DM1 is the lower half of logical DM1. + // Therefore, the TLC select for DM1 must be combined with the most-significant address bit. + + assign extended_DM1_select = TlcFfeDM1MuxSelect && !TLC_MemoryAddress[9]; + + FFEDataMemoryMux u_FFEDataMemory1Mux ( + .Select ( extended_DM1_select ), + + .ReadAddressIn0 ( FFEDM1_ReadAddressFromFFE ), + .ReadAddressIn1 ( TLC_MemoryAddress[9:0] ), + .ReadAddressOut ( FFEDM1_ReadAddress ), + + .WriteAddressIn0 ( FFEDM1_WriteAddressFromFFE ), + .WriteAddressIn1 ( TLC_MemoryAddress[9:0] ), + .WriteAddressOut ( FFEDM1_WriteAddress ), + + .DataToMemoryIn0 ( FFEDM1_WriteDataFromFFE ), + .DataToMemoryIn1 ( TLC_MemoryDataToMemory ), + .DataToMemoryOut ( FFEDM1_WriteData ), + + .DataFromMemoryIn0 ( MemoryDataFromDM2Mux ), + .DataFromMemoryIn1 ( FFEDM1_ReadData ), + .DataFromMemoryOut ( MemoryDataFromDM1Mux ), + + .ReadEnable0 ( FFEToDM1Mux_ReadEnable ), + .ReadEnable1 ( TLC_ReadEnable ), + .ReadEnable ( FFEDM1_ReadSelect ), + + .WriteEnable0 ( FFEToDM1Mux_WriteEnable ), + .WriteEnable1 ( TLC_WriteEnable ), + .WriteEnable ( FFEDM1_WriteSelect ) + ); + + + + +// DM1 clock + // single-DM: use 2x FFE clock + assign FFEDM1_ReadClock = FFE_Control_Clock_x2_gclk; + assign FFEDM1_WriteClock = FFE_Control_Clock_x2_gclk; + + + +assign DMM1_WR_CLK_o = FFEDM1_WriteClock; +assign #2 DMM1_WR_ADDR_o = FFEDM1_WriteAddress; +assign #2 DMM1_WR_DATA_o = FFEDM1_WriteData[31:0]; +assign #2 DMM1_WR_EN_o = FFEDM1_WriteSelect; +assign #2 DMM1_WR_BE_o = 4'b1111; +assign DMM1_RD_CLK_o = FFEDM1_ReadClock; +assign #2 DMM1_RD_ADDR_o = FFEDM1_ReadAddress; +assign FFEDM1_ReadData = {4'b0, DMM1_RD_DATA_i}; +assign #2 DMM1_RD_EN_o = FFEDM1_ReadSelect; + + +// extended-length DM + + // If an extended-length DM is used, physical DM2 is the upper half of logical DM1, according to s/w. + // Therefore, the TLC select for DM1 must be combined with the most-significant address bit. + + assign extended_DM2_select = TlcFfeDM1MuxSelect && TLC_MemoryAddress[9]; + + FFEDataMemoryMux u_FFEDataMemory2Mux ( + + .Select ( extended_DM2_select ), + + .ReadAddressIn0 ( FFEDM2_ReadAddressFromFFE ), + .ReadAddressIn1 ( TLC_MemoryAddress[9:0] ), + .ReadAddressOut ( FFEDM2_ReadAddress ), + + .WriteAddressIn0 ( FFEDM2_WriteAddressFromFFE ), + .WriteAddressIn1 ( TLC_MemoryAddress[9:0] ), + .WriteAddressOut ( FFEDM2_WriteAddress ), + + .DataToMemoryIn0 ( FFEDM2_WriteDataFromFFE ), + .DataToMemoryIn1 ( TLC_MemoryDataToMemory ), + .DataToMemoryOut ( FFEDM2_WriteData ), + + .DataFromMemoryIn0 ( {18'h00000,MemoryDataFromSMMux} ), + .DataFromMemoryIn1 ( FFEDM2_ReadData ), + .DataFromMemoryOut ( MemoryDataFromDM2Mux ), + + .ReadEnable0 ( FFEToDM2Mux_ReadEnable ), + .ReadEnable1 ( TLC_ReadEnable ), + .ReadEnable ( FFEDM2_ReadSelect ), + + .WriteEnable0 ( FFEDM2_WriteEnable ), + .WriteEnable1 ( TLC_WriteEnable ), + .WriteEnable ( FFEDM2_WriteSelect ) + ); + + +// extended-length single-DM: DM2 driven by the 2x FFE clock + assign FFEDM2_ReadClock = FFE_Control_Clock_x2_gclk; + assign FFEDM2_WriteClock = FFE_Control_Clock_x2_gclk; + + + +// DM2 signal connections + // single-DM + + // extended-length single-DM + + // connect to DM2 as usual (note that the FFE_control module should drive these signals correctly, + // accounting for the double-clock rate and the extended length). + assign DMM2_WR_CLK_o = FFEDM2_WriteClock; + assign #2 DMM2_WR_ADDR_o = FFEDM2_WriteAddress; + assign #2 DMM2_WR_DATA_o = FFEDM2_WriteData[31:0]; + assign #2 DMM2_WR_EN_o = FFEDM2_WriteSelect; + assign #2 DMM2_WR_BE_o = 4'b1111; + assign DMM2_RD_CLK_o = FFEDM2_ReadClock; + assign #2 DMM2_RD_ADDR_o = FFEDM2_ReadAddress; + assign #2 FFEDM2_ReadData = {4'b0, DMM2_RD_DATA_i}; + assign #2 DMM2_RD_EN_o = FFEDM2_ReadSelect; + + + +assign ReadAddressFromSMorFFE = SMBusy ? SMSM_ReadAddressFromSensorManager : SMSM_ReadAddressFromFFE; // Expanded for Rel 0 on 6/18 +assign ReadEnableFromSMorFFE = SMBusy ? SMSM_ReadEnableFromSensorManager : SMSM_ReadEnableFromFFE; + +assign WriteAddressFromSMorFFE = SMBusy ? SMSM_WriteAddressFromSensorManager : SMSM_WriteAddressFromFFE; // New for Rel 0 on 6/18 +assign WriteEnableFromSMorFFE = SMBusy ? SMSM_WriteEnableFromSensorManager : SMSM_WriteEnableFromFFE; // New for Rel 0 on 6/18 +assign WriteDataFromSMorFFE = SMBusy ? SMSM_WriteDataFromSensorManager : SMSM_WriteDataFromFFE; // New for Rel 0 on 6/18 + +SMEMemoryMux u_SMEMemoryMux ( + .Select ( TLC_SMMuxSelect ), + + .ReadAddressIn0 ( ReadAddressFromSMorFFE ), + .ReadAddressIn1 ( TLC_MemoryAddress[9:0] ), // Expanded for Rel 0 on 6/18 + .ReadAddressOut ( SM_ReadAddress ), + + .WriteAddressIn0 ( WriteAddressFromSMorFFE ), // Expanded for Rel 0 on 6/18 + .WriteAddressIn1 ( TLC_MemoryAddress[9:0] ), + .WriteAddressOut ( SM_WriteAddress ), + + .DataToMemoryIn0 ( WriteDataFromSMorFFE ), // New for Rel 0 on 6/18 + .DataToMemoryIn1 ( TLC_MemoryDataToMemory[8:0] ), + .DataToMemoryOut ( SM_WriteData ), + + .DataFromMemoryIn0 ( {9'h000, 9'h123} ), + .DataFromMemoryIn1 ( SM_ReadData ), + .DataFromMemoryOut ( MemoryDataFromSMMux ), + + .ReadEnableIn0 ( ReadEnableFromSMorFFE ), + .ReadEnableIn1 ( TLC_ReadEnable ), + .ReadEnableOut ( SM_ReadSelect ), + + .WriteEnableIn0 ( WriteEnableFromSMorFFE ), // New for Rel 0 on 6/18 + .WriteEnableIn1 ( TLC_WriteEnable & ( TLC_MemoryAddress[10]) ), // Expanded for Rel 0 on 6/18 + .WriteEnableOut ( SM_WriteSelect ), + + .ReadClockIn0 ( FFE_Control_Clock_gclk ), // = ClockIn or Clock32K + .ReadClockIn1 ( TLC_MemoryClock ), // = ClockIn + .ReadClockOut ( ) // use external SM_ReadClock logic instead of this mux +); + + +SMMemory u_SMMemory ( + .ResetIn ( ResetIn ), + .SMBusyIn ( SMBusy ), + + //Read Interface - Both 512 x 18 Memory Blocks + .ReadAddressIn ( SM_ReadAddress ), + .ReadDataOut ( SM_ReadData ), + .ReadSelectIn ( SM_ReadSelect ), + .ReadClockIn ( SM_Clock_gclk ), + + //Write Interface - Lower 1024 x 9 Memory Block + .WriteAddressIn_TLC ( TLC_MemoryAddress[9:0] ), // New for Rel 0 on 6/18 + .WriteDataIn_TLC ( TLC_MemoryDataToMemory[8:0] ), // New for Rel 0 on 6/18 + .WriteSelectIn_TLC ( TLC_WriteEnable & (~TLC_MemoryAddress[10])), // New for Rel 0 on 6/18 + + //Write Interface - Upper 1024 x 9 Memory Block + .WriteAddressIn ( SM_WriteAddress ), + .WriteDataIn ( SM_WriteData ), + .WriteSelectIn ( SM_WriteSelect ), + .WriteClockIn ( SM_Clock_gclk ), + + .SMMemory_WriteAddressIn_TLC_o ( SMMemory_WriteAddressIn_TLC_o ), + .SMMemory_ReadAddressIn_o ( SMMemory_ReadAddressIn_o ), + .SMMemory_WriteSelectIn_TLC_o ( SMMemory_WriteSelectIn_TLC_o ), + .SMMemory_ReadSelect_RAM0_o ( SMMemory_ReadSelect_RAM0_o ), + .SMMemory_WriteClockIn_o ( SMMemory_WriteClockIn_o ), + .SMMemory_ReadClockIn_o ( SMMemory_ReadClockIn_o ), + .SMMemory_WriteDataIn_TLC_o ( SMMemory_WriteDataIn_TLC_o ), + .SMMemory_ReadDataOut_SRAM_i ( SMMemory_ReadDataOut_SRAM_i ), + .SMMemory_WriteAddressIn_o ( SMMemory_WriteAddressIn_o ), + .SMMemory_WriteSelectIn_o ( SMMemory_WriteSelectIn_o ), + .SMMemory_ReadSelect_RAM1_o ( SMMemory_ReadSelect_RAM1_o ), + .SMMemory_WriteDataIn_o ( SMMemory_WriteDataIn_o ), + .SMMemory_ReadDataOut_SRAM1_i ( SMMemory_ReadDataOut_SRAM1_i ) + +); + + + // 4k CM + CM_FIFO_1x CM_FIFO_1x_1 ( + .rst ( ResetIn ), + + .push_clk ( FFE_Control_Clock_gclk ), + .push ( CM_WriteEnableFromFFE ), + .din ( CM_WriteDataFromFFE ), + .full ( CM_FIFO_full ), + .push_flag ( CM_FIFO_Push_Flags ), + .overflow ( CM_FIFO_Overflow ), + + .pop_clk ( CM_FIFO_ReadClk_gclk ), + .pop ( CM_FIFO_ReadEnable ), + .dout ( CM_FIFO_ReadData ), + .empty ( CM_FIFO_empty ), + .pop_flag ( CM_FIFO_Pop_Flags ), + + .CM_FIFO_1x_din_o ( CM_FIFO_1x_din_o ), + .CM_FIFO_1x_push_int_o ( CM_FIFO_1x_push_int_o ), + .CM_FIFO_1x_pop_int_o ( CM_FIFO_1x_pop_int_o ), + .CM_FIFO_1x_push_clk_o ( CM_FIFO_1x_push_clk_o ), + .CM_FIFO_1x_pop_clk_o ( CM_FIFO_1x_pop_clk_o ), + .CM_FIFO_1x_rst_o ( CM_FIFO_1x_rst_o ), + + .CM_FIFO_1x_almost_full_i ( CM_FIFO_1x_almost_full_i ), + .CM_FIFO_1x_almost_empty_i ( CM_FIFO_1x_almost_empty_i ), + .CM_FIFO_1x_push_flag_i ( CM_FIFO_1x_push_flag_i ), + .CM_FIFO_1x_pop_flag_i ( CM_FIFO_1x_pop_flag_i ), + .CM_FIFO_1x_dout_i ( CM_FIFO_1x_dout_i ) + + + + + ); + + + + +// auto drain module, to support Ring Buffer Mode +CM_FIFO_autodrain CM_FIFO_autodrain_1 ( + .rst ( ResetIn ), + .FFE_CLK_gclk ( CM_FIFO_ReadClk_gclk ), + //.FFE_CLK_gclk ( FFE_Control_Clock_gclk ), + + .RingBufferMode ( CM_RingBufferMode ), + .CM_FIFO_PushFlags ( CM_FIFO_Push_Flags ), + .CM_FIFO_Empty ( CM_FIFO_empty ), + .CM_FIFO_PopFromTLC ( CM_FIFO_PopFromTLC ), + .CM_FIFO_ReadData ( CM_FIFO_ReadData ), + + .CM_FIFO_Pop ( CM_FIFO_ReadEnable ), + .busy ( CM_AutoDrain_Busy ), + .TP1 ( CM_ad_TP1 ), + .TP2 ( ) +); + + +// LED +assign LED1 = !CM_RingBufferMode; + +// Standard +/* +assign TP1 = 0; +assign TP2 = 0; +assign TP3 = 0; +*/ + + +// For LEDs Demo Control + +assign TP1 = LEDS_CTRL[0]; +assign TP2 = LEDS_CTRL[1]; +assign TP3 = LEDS_CTRL[2]; + + + + + +endmodule diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/Aurora/primitive_macros.v b/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/Aurora/primitive_macros.v new file mode 100644 index 00000000..5e212c69 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/Aurora/primitive_macros.v @@ -0,0 +1,126 @@ +/*************************************************** + Vendor : QuickLogic Corp. + Aurora Version : AU 1.0.0 + File Name : primtive_macros.v + Author : Kishor Kumar + Description : Verilog Netlist File (For Synthesis/Pre-Layout Simulation) +*****************************************************/ + +/*------------------------------------------------------------------------------- + MODULE NAME : ck_buff + DESCRIPTION : Clock tree buffer +--------------------------------------------------------------------------------*/ +`ifdef ck_buff +`else +`define ck_buff +module ck_buff ( A , Q )/* synthesis black_box black_box_pad_pin = "A" */; +input A/* synthesis syn_isclock=1 */; +output Q; +//pragma synthesis_off +//pragma synthesis_on +endmodule /* ck buff */ +`endif + +/*------------------------------------------------------------------------------- + MODULE NAME : gclkbuff + DESCRIPTION : Global clock buffer +--------------------------------------------------------------------------------*/ +`ifdef GCLKBUFF +`else +`define GCLKBUFF +module GCLKBUFF ( A , Z )/* synthesis black_box */; +input A; +output Z; +//pragma synthesis_off +//pragma synthesis_on +endmodule /* gclk buff */ +`endif + +/*------------------------------------------------------------------------------- + MODULE NAME : in_buff + DESCRIPTION : Input buffer +--------------------------------------------------------------------------------*/ +`ifdef in_buff +`else +`define in_buff +module in_buff ( A , Q )/* synthesis black_box */; +input A; +output Q; +//pragma synthesis_off +//pragma synthesis_on +endmodule /* in buff */ +`endif + +/*------------------------------------------------------------------------------- + MODULE NAME : out_buff + DESCRIPTION : Output buffer +--------------------------------------------------------------------------------*/ +`ifdef out_buff +`else +`define out_buff +module out_buff ( A , Q )/* synthesis black_box */; +input A; +output Q; +//pragma synthesis_off +//pragma synthesis_on +endmodule /* out buff */ +`endif + +/*------------------------------------------------------------------------------- + MODULE NAME : inv + DESCRIPTION : Inverter +--------------------------------------------------------------------------------*/ +`ifdef inv +`else +`define inv +module inv ( A , Q )/* synthesis black_box */; +input A; +output Q; +//pragma synthesis_off +//pragma synthesis_on +endmodule /*inverter*/ +`endif + +/*------------------------------------------------------------------------------- + MODULE NAME : buff + DESCRIPTION : Buffer +--------------------------------------------------------------------------------*/ +`ifdef buff +`else +`define buff +module buff ( A , Q )/* synthesis black_box */; +input A; +output Q; +//pragma synthesis_off +//pragma synthesis_on +endmodule /*buffer*/ +`endif + +/*------------------------------------------------------------------------------- + MODULE NAME : mux2x0 + DESCRIPTION : Basic Mux 2:1 +--------------------------------------------------------------------------------*/ +`ifdef mux2x0 +`else +`define mux2x0 +module mux2x0 ( A , B, S, Q )/* synthesis black_box */; +input A, B, S; +output Q; +//pragma synthesis_off +//pragma synthesis_on +endmodule /*mux2x0*/ +`endif + +`ifdef LOGIC_Cell +`else +`define LOGIC_Cell +module LOGIC_Cell (T0I0, T0I1, T0I2, T0I3, B0I0, B0I1, B0I2, B0I3, + TB0S, Q0DI, CD0S, Q0EN, QST, QRT, QCK, QCKS, C0Z, Q0Z, B0Z)/* synthesis black_box */; +input T0I0, T0I1, T0I2, T0I3, B0I0, B0I1, B0I2, B0I3; +input TB0S, Q0DI, CD0S, Q0EN; +input QST, QRT, QCK, QCKS; +output C0Z, B0Z, Q0Z; +//pragma synthesis_off +//pragma synthesis_on +endmodule /*LOGIC_Cell*/ +`endif diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/Aurora/qlprim.v b/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/Aurora/qlprim.v new file mode 100644 index 00000000..38d205cf --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/Aurora/qlprim.v @@ -0,0 +1,1853 @@ +/*************************************************** + Vendor : QuickLogic Corp. + File Name : qlprim.v + Description : Behavioral model of Logic cell + Revisions : Added specify blocks for Logic cell, GPIO and RAM + Author : Kishor +*****************************************************/ + +// logic cell ------------------------------------------------------------------ +`timescale 1ns/10ps + +//////////////// Implementation of the LUT ////////////////////// +module LUT (fragBitInfo, + I0, + I1, + I2, + I3, + LUTOutput, + CarryOut + ); + +input [15:0] fragBitInfo; +input I0, I1, I2, I3; +output LUTOutput; +output CarryOut; + +wire stage0_op0, stage0_op1, stage0_op2, stage0_op3, stage0_op4, stage0_op5, stage0_op6, stage0_op7; +wire stage1_op0, stage1_op1, stage1_op2, stage1_op3; +wire stage2_op0, stage2_op1; + +//wire carry_mux_op; + +//assign carry_mux_op = CIS ? I2 : Cin; + +assign stage0_op0 = I0 ? fragBitInfo[1] : fragBitInfo[0]; +assign stage0_op1 = I0 ? fragBitInfo[3] : fragBitInfo[2]; +assign stage0_op2 = I0 ? fragBitInfo[5] : fragBitInfo[4]; +assign stage0_op3 = I0 ? fragBitInfo[7] : fragBitInfo[6]; +assign stage0_op4 = I0 ? fragBitInfo[9] : fragBitInfo[8]; +assign stage0_op5 = I0 ? fragBitInfo[11] : fragBitInfo[10]; +assign stage0_op6 = I0 ? fragBitInfo[13] : fragBitInfo[12]; +assign stage0_op7 = I0 ? fragBitInfo[15] : fragBitInfo[14]; + + +assign stage1_op0 = I1 ? stage0_op1 : stage0_op0; +assign stage1_op1 = I1 ? stage0_op3 : stage0_op2; +assign stage1_op2 = I1 ? stage0_op5 : stage0_op4; +assign stage1_op3 = I1 ? stage0_op7 : stage0_op6; + + +assign stage2_op0 = I2 ? stage1_op1 : stage1_op0; +assign stage2_op1 = I2 ? stage1_op3 : stage1_op2; + + +assign LUTOutput = I3 ? stage2_op1 : stage2_op0; +assign CarryOut = stage2_op1; + +endmodule + + +module ONE_LOGIC_CELL ( + tFragBitInfo, + bFragBitInfo, + TI0, + TI1, + TI2, + TI3, + BI0, + BI1, + BI2, + BI3, + TBS, + QDI, + CDS, + QEN, + QST, + QRT, + QCK, + QCKS, + CZ, + QZ, + BZ, + BCO, + TCO); + +input [15:0] tFragBitInfo; +input [15:0] bFragBitInfo; +input TI0, TI1, TI2, TI3, BI0, BI1, BI2, BI3, TBS, QDI, CDS, QEN, QST, QRT, QCK, QCKS; + +output CZ, QZ, BZ, BCO, TCO; + + +wire tFragLUTOutput, bFragLUTOutput; + +wire mux_tbs_op, mux_cds_op, mux_bqs_op; + +reg QZ_reg; + + +LUT tLUT (.fragBitInfo(tFragBitInfo), .I0(TI0), .I1(TI1), .I2(TI2), .I3(TI3), .LUTOutput(tFragLUTOutput), .CarryOut(TCO)); +LUT bLUT (.fragBitInfo(bFragBitInfo), .I0(BI0), .I1(BI1), .I2(BI2), .I3(BI3), .LUTOutput(bFragLUTOutput), .CarryOut(BCO)); + + +assign mux_tbs_op = TBS ? bFragLUTOutput : tFragLUTOutput; +assign mux_cds_op = CDS ? QDI : mux_tbs_op; + + +/* synopsys translate off */ +always @ (posedge QCK) +begin + if(~QRT && ~QST ) + if(QEN) + QZ_reg = mux_cds_op; +end + +always @(QRT or QST) +begin + if(QRT) + QZ_reg = 1'b0; + else if (QST) + QZ_reg = 1'b1; +end + + +assign CZ = mux_tbs_op; +assign BZ = bFragLUTOutput; + +assign QZ = QZ_reg; +//assign BQZ = mux_bqs_op; + +endmodule + + +module LOGIC ( + tFragBitInfo, + bFragBitInfo, + T0I0, + T0I1, + T0I2, + T0I3, + B0I0, + B0I1, + B0I2, + B0I3, + TB0S, + Q0DI, + CD0S, + Q0EN, + T1I0, + T1I1, + T1I2, + T1I3, + B1I0, + B1I1, + B1I2, + B1I3, + TB1S, + Q1DI, + CD1S, + Q1EN, + T2I0, + T2I1, + T2I2, + T2I3, + B2I0, + B2I1, + B2I2, + B2I3, + TB2S, + Q2DI, + CD2S, + Q2EN, + T3I0, + T3I1, + T3I2, + T3I3, + B3I0, + B3I1, + B3I2, + B3I3, + TB3S, + Q3DI, + CD3S, + Q3EN, + QST, + QRT, + QCK, + QCKS, + C0Z, + Q0Z, + B0Z, + C1Z, + Q1Z, + B1Z, + C2Z, + Q2Z, + B2Z, + C3Z, + Q3Z, + B3Z, + T0CO, + B0CO, + T3CO, + B3CO, + T1CO, + B1CO, + T2CO, + B2CO); + +input [63:0] tFragBitInfo; +input [63:0] bFragBitInfo; +input T0I0; +input T0I1; +input T0I2; +input T0I3; +input B0I0; +input B0I1; +input B0I2; +input B0I3; +input TB0S; +input Q0DI; +input CD0S; +input Q0EN; +input T1I0; +input T1I1; +input T1I2; +input T1I3; +input B1I0; +input B1I1; +input B1I2; +input B1I3; +input TB1S; +input Q1DI; +input CD1S; +input Q1EN; +input T2I0; +input T2I1; +input T2I2; +input T2I3; +input B2I0; +input B2I1; +input B2I2; +input B2I3; +input TB2S; +input Q2DI; +input CD2S; +input Q2EN; +input T3I0; +input T3I1; +input T3I2; +input T3I3; +input B3I0; +input B3I1; +input B3I2; +input B3I3; +input TB3S; +input Q3DI; +input CD3S; +input Q3EN; +input QST; +input QRT; +input QCK; +input QCKS; +output C0Z; +output Q0Z; +output B0Z; +output C1Z; +output Q1Z; +output B1Z; +output C2Z; +output Q2Z; +output B2Z; +output C3Z; +output Q3Z; +output B3Z; +output T3CO; +output B3CO; +output T0CO; +output B0CO; +output T1CO; +output B1CO; +output T2CO; +output B2CO; + + +ONE_LOGIC_CELL logic0( + .tFragBitInfo (tFragBitInfo[15:0]), + .bFragBitInfo (bFragBitInfo[15:0]), + .TI0 (T0I0), + .TI1 (T0I1), + .TI2 (T0I2), + .TI3 (T0I3), + .BI0 (B0I0), + .BI1 (B0I1), + .BI2 (B0I2), + .BI3 (B0I3), + .TBS (TB0S), + .QDI (Q0DI), + .CDS (CD0S), + .QEN (Q0EN), + .QST (QST), + .QRT (QRT), + .QCK (QCK), + .QCKS (QCKS), + .CZ (C0Z), + .QZ (Q0Z), + .BZ (B0Z), + .TCO (T0CO), + .BCO (B0CO)); + +ONE_LOGIC_CELL logic1( + .tFragBitInfo (tFragBitInfo[31:16]), + .bFragBitInfo (bFragBitInfo[31:16]), + .TI0 (T1I0), + .TI1 (T1I1), + .TI2 (T1I2), + .TI3 (T1I3), + .BI0 (B1I0), + .BI1 (B1I1), + .BI2 (B1I2), + .BI3 (B1I3), + .TBS (TB1S), + .QDI (Q1DI), + .CDS (CD1S), + .QEN (Q1EN), + .QST (QST), + .QRT (QRT), + .QCK (QCK), + .QCKS (QCKS), + .CZ (C1Z), + .QZ (Q1Z), + .BZ (B1Z), + .TCO (T1CO), + .BCO (B1CO)); + +ONE_LOGIC_CELL logic2( + .tFragBitInfo (tFragBitInfo[47:32]), + .bFragBitInfo (bFragBitInfo[47:32]), + .TI0 (T2I0), + .TI1 (T2I1), + .TI2 (T2I2), + .TI3 (T2I3), + .BI0 (B2I0), + .BI1 (B2I1), + .BI2 (B2I2), + .BI3 (B2I3), + .TBS (TB2S), + .QDI (Q2DI), + .CDS (CD2S), + .QEN (Q2EN), + .QST (QST), + .QRT (QRT), + .QCK (QCK), + .QCKS (QCKS), + .CZ (C2Z), + .QZ (Q2Z), + .BZ (B2Z), + .TCO (T2CO), + .BCO (B2CO)); + +ONE_LOGIC_CELL logic3( + .tFragBitInfo (tFragBitInfo[63:48]), + .bFragBitInfo (bFragBitInfo[63:48]), + .TI0 (T3I0), + .TI1 (T3I1), + .TI2 (T3I2), + .TI3 (T3I3), + .BI0 (B3I0), + .BI1 (B3I1), + .BI2 (B3I2), + .BI3 (B3I3), + .TBS (TB3S), + .QDI (Q3DI), + .CDS (CD3S), + .QEN (Q3EN), + .QST (QST), + .QRT (QRT), + .QCK (QCK), + .QCKS (QCKS), + .CZ (C3Z), + .QZ (Q3Z), + .BZ (B3Z), + .TCO (T3CO), + .BCO (B3CO)); +specify + + (QCK => Q0Z) = (0,0); + (QCK => Q1Z) = (0,0); + (QCK => Q2Z) = (0,0); + (QCK => Q3Z) = (0,0); + +/* + if ((B0CIS == 1'b0) && (T0CIS == 1'b0)) + (T0CI => B0Z) = (0,0); + if (B0CIS == 1'b0) + (T0I0 => B0Z) = (0,0); + if (B0CIS == 1'b0) + (T0I1 => B0Z) = (0,0); + if ((B0CIS == 1'b1) && (T0CIS == 1'b0)) + (T0I2 => B0Z) = (0,0); + if (B0CIS == 1'b0) + (T0I3 => B0Z) = (0,0); + + if ((B1CIS == 1'b0) && (T1CIS == 1'b0)) + (B0I0 => B1Z) = (0,0); + if ((B1CIS == 1'b0) && (T1CIS == 1'b0)) + (B0I1 => B1Z) = (0,0); + if ((B0CIS == 1'b1) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (B0I2 => B1Z) = (0,0); + if ((B1CIS == 1'b0) && (T1CIS == 1'b0)) + (B0I3 => B1Z) = (0,0); + + if ((T0CIS == 1'b0) && (B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (T0CI => B1Z) = (0,0); + if ((B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (T0I0 => B1Z) = (0,0); + if ((B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (T0I1 => B1Z) = (0,0); + if ((T0CIS == 1'b1) && (B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (T0I2 => B1Z) = (0,0); + if ((B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (T0I3 => B1Z) = (0,0); + + if ((B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (B0I0 => B2Z) = (0,0); + if ((B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (B0I1 => B2Z) = (0,0); + if ((B0CIS == 1'b1) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (B0I2 => B2Z) = (0,0); + if ((B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (B0I3 => B2Z) = (0,0); + + + if ((T0CIS == 1'b0) && (B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T0CI => B2Z) = (0,0); + if ((B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T0I0 => B2Z) = (0,0); + if ((B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T0I1 => B2Z) = (0,0); + if ((T0CIS == 1'b1) && (B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T0I2 => B2Z) = (0,0); + if ((B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T0I3 => B2Z) = (0,0); + + if ((B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (B0I0 => B3Z) = (0,0); + if ((B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (B0I1 => B3Z) = (0,0); + if ((B1CIS == 1'b1) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (B0I2 => B3Z) = (0,0); + if ((B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (B0I3 => B3Z) = (0,0); + + if ((T0CIS == 1'b0) && (B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T0CI => B3Z) = (0,0); + if ((B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T0I0 => B3Z) = (0,0); + if ((B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T0I1 => B3Z) = (0,0); + if ((T0CIS == 1'b1) && (B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T0I2 => B3Z) = (0,0); + if ((B0CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T0I3 => B3Z) = (0,0); + + if ((B1CIS == 1'b0)) + (T1I0 => B1Z) = (0,0); + if ((B1CIS == 1'b0)) + (T1I1 => B1Z) = (0,0); + if ( (T1CIS == 1'b1) && (B1CIS == 1'b0)) + (T1I2 => B1Z) = (0,0); + if ((B1CIS == 1'b0)) + (T1I3 => B1Z) = (0,0); + + if ((B1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T1I0 => B2Z) = (0,0); + if ((B1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T1I1 => B2Z) = (0,0); + if ((T1CIS == 1'b1) && (B1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T1I2 => B2Z) = (0,0); + if ((B1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T1I3 => B2Z) = (0,0); + + if (B2CIS == 1'b0) + (T2I0 => B2Z) = (0,0); + if (B2CIS == 1'b0) + (T2I1 => B2Z) = (0,0); + if ((T2CIS == 1'b1) && (B2CIS == 1'b0)) + (T2I2 => B2Z) = (0,0); + if (B2CIS == 1'b0) + (T2I3 => B2Z) = (0,0); + + + if ((B1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T1I0 => B3Z) = (0,0); + if ((B1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T1I1 => B3Z) = (0,0); + if ((T1CIS == 1'b1) && (B1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T1I2 => B3Z) = (0,0); + if ((B1CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T1I3 => B3Z) = (0,0); + + if (B2CIS == 1'b0) + (T2I0 => B3Z) = (0,0); + if (B2CIS == 1'b0) + (T2I1 => B3Z) = (0,0); + if ((T2CIS == 1'b1) && (B2CIS == 1'b0)) + (T2I2 => B3Z) = (0,0); + if (B2CIS == 1'b0) + (T2I3 => B3Z) = (0,0); + + if (B3CIS == 1'b0) + (T3I0 => B3Z) = (0,0); + if (B3CIS == 1'b0) + (T3I1 => B3Z) = (0,0); + if ((T3CIS == 1'b1)&& (B3CIS == 1'b0)) + (T3I2 => B3Z) = (0,0); + if (B3CIS == 1'b0) + (T3I3 => B3Z) = (0,0); + + + if ((T2CIS == 1'b0) && (B2CIS == 1'b0)) + (B1I0 => B2Z) = (0,0); + if ((T2CIS == 1'b0) && (B2CIS == 1'b0)) + (B1I1 => B2Z) = (0,0); + if ( (B1CIS == 1'b1) && (T2CIS == 1'b0) && (B2CIS == 1'b0)) + (B1I2 => B2Z) = (0,0); + if ((T2CIS == 1'b0) && (B2CIS == 1'b0)) + (B1I3 => B2Z) = (0,0); + + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0)) + (B1I0 => B3Z) = (0,0); + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0)) + (B1I1 => B3Z) = (0,0); + if ( (B1CIS == 1'b1) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0)) + (B1I2 => B3Z) = (0,0); + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0)) + (B1I3 => B3Z) = (0,0); + + if ((T3CIS == 1'b0) && (B3CIS == 1'b0)) + (B2I0 => B3Z) = (0,0); + if ((T3CIS == 1'b0) && (B3CIS == 1'b0)) + (B2I1 => B3Z) = (0,0); + if ((B2CIS == 1'b1) && (T3CIS == 1'b0) && (B3CIS == 1'b0)) + (B2I2 => B3Z) = (0,0); + if ((T3CIS == 1'b0) && (B3CIS == 1'b0)) + (B2I3 => B3Z) = (0,0); + + + if ((T0CIS == 1'b0) && (B0CIS == 1'b0) && (TB1S == 1'b0)) + (T0CI => C1Z) = (0,0); + if ((B0CIS == 1'b0) && (TB1S == 1'b0)) + (T0I0 => C1Z) = (0,0); + if ((B0CIS == 1'b0) && (TB1S == 1'b0)) + (T0I1 => C1Z) = (0,0); + if ((T0CIS == 1'b1) && (B0CIS == 1'b0) && (TB1S == 1'b0)) + (T0I2 => C1Z) = (0,0); + if ((B0CIS == 1'b0) && (TB1S == 1'b0)) + (T0I3 => C1Z) = (0,0); + + if ((T0CIS == 1'b0) && (B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (T0CI => C2Z) = (0,0); + if ((B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (T0I0 => C2Z) = (0,0); + if ((B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (T0I1 => C2Z) = (0,0); + if ((T0CIS == 1'b1) && (B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (T0I2 => C2Z) = (0,0); + if ((B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (T0I3 => C2Z) = (0,0); + + if ((B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (T1I0 => C2Z) = (0,0); + if ((B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (T1I1 => C2Z) = (0,0); + if ((T1CIS == 1'b1) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (T1I2 => C2Z) = (0,0); + if ((B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (T1I3 => C2Z) = (0,0); + + if ((T0CIS == 1'b0) && (B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T0CI => C3Z) = (0,0); + if ((B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T0I0 => C3Z) = (0,0); + if ((B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T0I1 => C3Z) = (0,0); + if ((T0CIS == 1'b1) && (B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T0I2 => C3Z) = (0,0); + if ((B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T0I3 => C3Z) = (0,0); + + if ((B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T1I0 => C3Z) = (0,0); + if ((B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T1I1 => C3Z) = (0,0); + if ((T1CIS == 1'b1) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T1I2 => C3Z) = (0,0); + if ((B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T1I3 => C3Z) = (0,0); + + if ((B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T2I0 => C3Z) = (0,0); + if ((B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T2I1 => C3Z) = (0,0); + if ((T2CIS == 1'b1) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T2I2 => C3Z) = (0,0); + if ((B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB2S == 1'b0)) + (T2I3 => C3Z) = (0,0); + + if ((T1CIS == 1'b0) && (TB1S == 1'b0)) + (B0I0 => C1Z) = (0,0); + if ((T1CIS == 1'b0) && (TB1S == 1'b0)) + (B0I1 => C1Z) = (0,0); + if ( (B0CIS == 1'b0) && (T1CIS == 1'b0) && (TB1S == 1'b0)) + (B0I2 => C1Z) = (0,0); + if ((T1CIS == 1'b0) && (TB1S == 1'b0)) + (B0I3 => C1Z) = (0,0); + + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (TB1S == 1'b1)) + (B0I0 => C1Z) = (0,0); + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (TB1S == 1'b1)) + (B0I1 => C1Z) = (0,0); + if ((B0CIS == 1'b1) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (TB1S == 1'b1)) + (B0I2 => C1Z) = (0,0); + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (TB1S == 1'b1)) + (B0I3 => C1Z) = (0,0); + + + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (B0I0 => C2Z) = (0,0); + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (B0I1 => C2Z) = (0,0); + if ((B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (B0I2 => C2Z) = (0,0); + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (B0I3 => C2Z) = (0,0); + + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (TB2S == 1'b1)) + (B0I0 => C2Z) = (0,0); + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (TB2S == 1'b1)) + (B0I1 => C2Z) = (0,0); + if ((B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (TB2S == 1'b1)) + (B0I2 => C2Z) = (0,0); + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (TB2S == 1'b1)) + (B0I3 => C2Z) = (0,0); + + + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB3S == 1'b0)) + (B0I0 => C3Z) = (0,0); + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB3S == 1'b0)) + (B0I1 => C3Z) = (0,0); + if ((B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB3S == 1'b0)) + (B0I2 => C3Z) = (0,0); + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB3S == 1'b0)) + (B0I3 => C3Z) = (0,0); + + + + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B0I0 => C3Z) = (0,0); + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B0I1 => C3Z) = (0,0); + if ((B0CIS == 1'b0) && (T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B0I2 => C3Z) = (0,0); + if ((T1CIS == 1'b0) && (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B0I3 => C3Z) = (0,0); + + + if ((T2CIS == 1'b0) && (TB2S == 1'b0)) + (B1I0 => C2Z) = (0,0); + if ((T2CIS == 1'b0) && (TB2S == 1'b0)) + (B1I1 => C2Z) = (0,0); + if ((B1CIS == 1'b0) && (T2CIS == 1'b0) && (TB2S == 1'b0)) + (B1I2 => C2Z) = (0,0); + if ((T2CIS == 1'b0) && (TB2S == 1'b0)) + (B1I3 => C2Z) = (0,0); + + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (TB2S == 1'b1)) + (B1I0 => C2Z) = (0,0); + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (TB2S == 1'b1)) + (B1I1 => C2Z) = (0,0); + if ((B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (TB2S == 1'b1)) + (B1I2 => C2Z) = (0,0); + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (TB2S == 1'b1)) + (B1I3 => C2Z) = (0,0); + + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB3S == 1'b0)) + (B1I0 => C3Z) = (0,0); + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB3S == 1'b0)) + (B1I1 => C3Z) = (0,0); + if ( (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB3S == 1'b0)) + (B1I2 => C3Z) = (0,0); + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB3S == 1'b0)) + (B1I3 => C3Z) = (0,0); + + + + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B1I0 => C3Z) = (0,0); + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B1I1 => C3Z) = (0,0); + if ( (B1CIS == 1'b0) && (T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B1I2 => C3Z) = (0,0); + if ((T2CIS == 1'b0) && (B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B1I3 => C3Z) = (0,0); + + if ((T3CIS == 1'b0) && (TB3S == 1'b0)) + (B2I0 => C3Z) = (0,0); + if ((T3CIS == 1'b0) && (TB3S == 1'b0)) + (B2I1 => C3Z) = (0,0); + if ((B2CIS == 1'b0) && (T3CIS == 1'b0) && (TB3S == 1'b0)) + (B2I2 => C3Z) = (0,0); + if ((T3CIS == 1'b0) && (TB3S == 1'b0)) + (B2I3 => C3Z) = (0,0); + + + if ((T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B2I0 => C3Z) = (0,0); + if ((T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B2I1 => C3Z) = (0,0); + if ((B2CIS == 1'b0) && (T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B2I2 => C3Z) = (0,0); + if ((T3CIS == 1'b0) && (B3CIS == 1'b0) && (TB3S == 1'b1)) + (B2I3 => C3Z) = (0,0); + +*/ + + (B3I0 => B3CO) = (0,0); + (B3I1 => B3CO) = (0,0); + (B3I3 => B3CO) = (0,0); + (B3I2 => B3CO) = (0,0); + + (T3I0 => T3CO) = (0,0); + (T3I1 => T3CO) = (0,0); + (T3I3 => T3CO) = (0,0); + (T3I2 => T3CO) = (0,0); + +/* + if (B3CIS == 1'b0) + (T3I0 => B3CO) = (0,0); + if (B3CIS == 1'b0) + (T3I1 => B3CO) = (0,0); + if (B3CIS == 1'b0) + (T3I3 => B3CO) = (0,0); + if ((T3CIS == 1'b1) && (B3CIS == 1'b0)) + (T3I2 => B3CO) = (0,0); + + + if ((B3CIS == 1'b0) && (T3CIS == 1'b0)) + (B2I0 => B3CO) = (0,0); + if ((B3CIS == 1'b0) && (T3CIS == 1'b0)) + (B2I1 => B3CO) = (0,0); + if ((B3CIS == 1'b0) && (T3CIS == 1'b0)) + (B2I3 => B3CO) = (0,0); + if ((B2CIS == 1'b1) && (B3CIS == 1'b0) && (T3CIS == 1'b0) ) + (B2I2 => B3CO) = (0,0); + + if ((B2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T2I0 => B3CO) = (0,0); + if ((B2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T2I1 => B3CO) = (0,0); + if ((B2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T2I3 => B3CO) = (0,0); + if ((T3CIS == 1'b1) && (B2CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0)) + (T2I2 => B3CO) = (0,0); + + if ((B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (B1I0 => B3CO) = (0,0); + if ((B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (B1I1 => B3CO) = (0,0); + if ((B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (B1I3 => B3CO) = (0,0); + if ((B1CIS == 1'b1) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) ) + (B1I2 => B3CO) = (0,0); + + if ((B1CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T1I0 => B3CO) = (0,0); + if ((B1CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T1I1 => B3CO) = (0,0); + if ((B1CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T1I3 => B3CO) = (0,0); + if ((T1CIS == 1'b1) && (B3CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0)) + (T1I2 => B3CO) = (0,0); + + + if ((B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (B0I0 => B3CO) = (0,0); + if ((B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) ) + (B0I1 => B3CO) = (0,0); + if ((B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (B0I3 => B3CO) = (0,0); + if ((B0CIS == 1'b1) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0) ) + (B0I2 => B3CO) = (0,0); + + if ((B0CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (T0I0 => B3CO) = (0,0); + if ((B0CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (T0I1 => B3CO) = (0,0); + if ((B0CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (T0I3 => B3CO) = (0,0); + if ((T0CIS == 1'b1) && (B0CIS == 1'b0) && (B3CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (T0I2 => B3CO) = (0,0); + + if ((T0CIS == 1'b0) && (B0CIS == 1'b0) && (B3CIS == 1'b0) && (B3CIS == 1'b0) && (T3CIS == 1'b0) && (B2CIS == 1'b0) && (T2CIS == 1'b0) && (B1CIS == 1'b0) && (T1CIS == 1'b0)) + (T0CI => B3CO) = (0,0); +*/ + + (B0I0 => B0Z) = (0,0); + (B0I1 => B0Z) = (0,0); + (B0I3 => B0Z) = (0,0); + (B0I2 => B0Z) = (0,0); + //if (B0CIS == 1'b1) + // (B0I2 => B0Z) = (0,0); + + if (TB0S == 1'b1) + (B0I0 => C0Z) = (0,0); + if (TB0S == 1'b1) + (B0I1 => C0Z) = (0,0); + if (TB0S == 1'b1) + (B0I3 => C0Z) = (0,0); + //if ((B0CIS == 1'b1) && (TB0S == 1'b1)) + if (TB0S == 1'b1) + (B0I2 => C0Z) = (0,0); + + if (TB0S == 1'b0) + (T0I0 => C0Z) = (0,0); + if (TB0S == 1'b0) + (T0I1 => C0Z) = (0,0); + if (TB0S == 1'b0) + (T0I3 => C0Z) = (0,0); + //if ((T0CIS == 1'b1) && (TB0S == 1'b0)) + if (TB0S == 1'b0) + (T0I2 => C0Z) = (0,0); + + (B1I0 => B1Z) = (0,0); + (B1I1 => B1Z) = (0,0); + (B1I3 => B1Z) = (0,0); + (B1I2 => B1Z) = (0,0); + //if (B1CIS == 1'b1) + // (B1I2 => B1Z) = (0,0); + + if (TB1S == 1'b1) + (B1I0 => C1Z) = (0,0); + if (TB1S == 1'b1) + (B1I1 => C1Z) = (0,0); + if (TB1S == 1'b1) + (B1I3 => C1Z) = (0,0); + //if ((B1CIS == 1'b1) && (TB1S == 1'b1)) + if (TB1S == 1'b1) + (B1I2 => C1Z) = (0,0); + + if (TB1S == 1'b0) + (T1I0 => C1Z) = (0,0); + if (TB1S == 1'b0) + (T1I1 => C1Z) = (0,0); + if (TB1S == 1'b0) + (T1I3 => C1Z) = (0,0); + if (TB1S == 1'b0) + (T1I2 => C1Z) = (0,0); + + (B2I0 => B2Z) = (0,0); + (B2I1 => B2Z) = (0,0); + (B2I3 => B2Z) = (0,0); + (B2I2 => B2Z) = (0,0); + //if (B2CIS == 1'b1) + // (B2I2 => B2Z) = (0,0); + + if (TB2S == 1'b1) + (B2I0 => C2Z) = (0,0); + if (TB2S == 1'b1) + (B2I1 => C2Z) = (0,0); + if (TB2S == 1'b1) + (B2I3 => C2Z) = (0,0); + //if ((B2CIS == 1'b1) && (TB2S == 1'b1)) + if (TB2S == 1'b1) + (B2I2 => C2Z) = (0,0); + + if (TB2S == 1'b0) + (T2I0 => C2Z) = (0,0); + if (TB2S == 1'b0) + (T2I1 => C2Z) = (0,0); + if (TB2S == 1'b0) + (T2I3 => C2Z) = (0,0); + //if (T2CIS == 1'b1) + if (TB2S == 1'b0) + (T2I2 => C2Z) = (0,0); + + (B3I0 => B3Z) = (0,0); + (B3I1 => B3Z) = (0,0); + (B3I3 => B3Z) = (0,0); + (B3I2 => B3Z) = (0,0); + //if (B3CIS == 1'b1) + // (B3I2 => B3Z) = (0,0); + + if (TB3S == 1'b1) + (B3I0 => C3Z) = (0,0); + if (TB3S == 1'b1) + (B3I1 => C3Z) = (0,0); + if (TB3S == 1'b1) + (B3I3 => C3Z) = (0,0); + //if ((B3CIS == 1'b1) && (TB3S == 1'b1)) + if (TB3S == 1'b1) + (B3I2 => C3Z) = (0,0); + + if (TB3S == 1'b0) + (T3I0 => C3Z) = (0,0); + if (TB3S == 1'b0) + (T3I1 => C3Z) = (0,0); + if (TB3S == 1'b0) + (T3I3 => C3Z) = (0,0); + //if ((T3CIS == 1'b1) && (TB3S == 1'b0)) + if (TB3S == 1'b0) + (T3I2 => C3Z) = (0,0); + + +$removal (posedge QRT,negedge QST, 0); +$removal (negedge QRT,negedge QST, 0); +$recovery (posedge QRT,negedge QST, 0); +$recovery (negedge QRT,negedge QST, 0); +$setup( posedge Q1EN, negedge QCK, 0); +$setup( negedge Q1EN, negedge QCK, 0); +$hold( negedge QCK, posedge Q1EN, 0); +$hold( negedge QCK, negedge Q1EN, 0); +$setup( posedge Q2EN, negedge QCK, 0); +$setup( negedge Q2EN, negedge QCK, 0); +$hold( negedge QCK, posedge Q2EN, 0); +$hold( negedge QCK, negedge Q2EN, 0); +$setup( posedge Q2EN, negedge QCK, 0); +$setup( negedge Q2EN, negedge QCK, 0); +$hold( negedge QCK, posedge Q2EN, 0); +$hold( negedge QCK, negedge Q2EN, 0); +$setup( posedge Q3EN, negedge QCK, 0); +$setup( negedge Q3EN, negedge QCK, 0); +$hold( negedge QCK, posedge Q3EN, 0); +$hold( negedge QCK, negedge Q3EN, 0); +endspecify + + +endmodule + + +`timescale 1ns/10ps + +module BIDIR ( + ESEL, + IE, + OSEL, + OQI, + OQE, + FIXHOLD, + IZ, + IQZ, + IQE, + IQC, + IQR, + IN_EN, + IP, + CLK_EN, + DS_0_, + DS_1_, + SR, + ST, + WP_0_, + WP_1_ + ); + +input ESEL; +input IE; +input OSEL; +input OQI; +input OQE; +input FIXHOLD; +output IZ; +output IQZ; +input IQE; +input IQC; +input IN_EN; +input IQR; +inout IP; + +input CLK_EN; +input DS_0_; +input DS_1_; +input SR; +input ST; +input WP_0_; +input WP_1_; + +reg EN_reg, OQ_reg, IQZ; +wire rstn, EN, OQ, AND_OUT, IQCP; + +wire FIXHOLD_int; +wire ESEL_int; +wire IE_int; +wire OSEL_int; +wire OQI_int; +wire IN_EN_int; +wire OQE_int; +wire IQE_int; +wire IQC_int; +wire IQR_int; + +parameter IOwithOUTDriver = 0; // has to be set for IO with out Driver + +buf FIXHOLD_buf (FIXHOLD_int,FIXHOLD); +buf IN_EN_buf (INEN_int,INEN); +buf IQC_buf (IQC_int,IQC); +buf IQR_buf (IQR_int,IQR); +buf ESEL_buf (ESEL_int,ESEL); +buf IE_buf (IE_int,IE); +buf OSEL_buf (OSEL_int,OSEL); +buf OQI_buf (OQI_int,OQI); +buf OQE_buf (OQE_int,OQE); +buf IQE_buf (IQE_int,IQE); + +assign rstn = ~IQR_int; +assign IQCP = IQC_int; + if (IOwithOUTDriver) + begin + assign IZ = IP; + end + else + begin + //assign AND_OUT = IN_EN_int ? IP : 1'b0; + // Changing IN_EN_int, as its functionality is changed now + assign AND_OUT = ~IN_EN ? IP : 1'b0; + + assign IZ = AND_OUT; + end +assign EN = ESEL_int ? IE_int : EN_reg ; + +assign OQ = OSEL_int ? OQI_int : OQ_reg ; + +assign IP = EN ? OQ : 1'bz; + +initial + begin + //Power on reset + EN_reg = 1'b0; + OQ_reg= 1'b0; + IQZ=1'b0; + end +always @(posedge IQCP or negedge rstn) + if (~rstn) + EN_reg <= 1'b0; + else + EN_reg <= IE_int; + +always @(posedge IQCP or negedge rstn) + if (~rstn) + OQ_reg <= 1'b0; + else + if (OQE_int) + OQ_reg <= OQI_int; + + +always @(posedge IQCP or negedge rstn) + if (~rstn) + IQZ <= 1'b0; + else + if (IQE_int) + IQZ <= AND_OUT; + +// orig value +//wire gpio_c18 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b1 && DS == 1'b1 && IQCS == 1'b1); +//wire gpio_c16 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b1 && DS == 1'b0 && IQCS == 1'b1); +//wire gpio_c14 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b0 && DS == 1'b1 && IQCS == 1'b1); +//wire gpio_c12 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b0 && DS == 1'b0 && IQCS == 1'b1); +//wire gpio_c10 = (OSEL == 1'b0 && OQE == 1'b1 && IQCS == 1'b1); +//wire gpio_c8 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b1 && DS == 1'b1 && IQCS == 1'b0); +//wire gpio_c6 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b1 && DS == 1'b0 && IQCS == 1'b0); +//wire gpio_c4 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b0 && DS == 1'b1 && IQCS == 1'b0); +//wire gpio_c2 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b0 && DS == 1'b0 && IQCS == 1'b0); +//wire gpio_c0 = (OSEL == 1'b0 && OQE == 1'b1 && IQCS == 1'b0); +//wire gpio_c30 = (IQE == 1'b1 && FIXHOLD == 1'b1 && IN_EN == 1'b1 && IQCS == 1'b1); +//wire gpio_c28 = (IQE == 1'b1 && FIXHOLD == 1'b0 && IN_EN == 1'b1 && IQCS == 1'b1); +//wire gpio_c22 = (IQE == 1'b1 && FIXHOLD == 1'b1 && IN_EN == 1'b1 && IQCS == 1'b0); +//wire gpio_c20 = (IQE == 1'b1 && FIXHOLD == 1'b0 && IN_EN == 1'b1 && IQCS == 1'b0); + +// changed one +wire gpio_c18 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 ); +wire gpio_c16 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 ); +wire gpio_c14 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 ); +wire gpio_c12 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 ); +wire gpio_c10 = (OSEL == 1'b0 && OQE == 1'b1 ); +wire gpio_c8 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c6 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 ); +wire gpio_c4 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c2 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c0 = (OSEL == 1'b0 && OQE == 1'b1); +wire gpio_c30 = (IQE == 1'b1 && IN_EN == 1'b0); +wire gpio_c28 = (IQE == 1'b1 && IN_EN == 1'b0); +wire gpio_c22 = (IQE == 1'b1 && IN_EN == 1'b0); +wire gpio_c20 = (IQE == 1'b1 && IN_EN == 1'b0); +specify +if ( IQE == 1'b1 ) +(IQC => IQZ) = (0,0,0,0,0,0); +(IQR => IQZ) = (0,0); +if ( IE == 1'b1 && OQE == 1'b1 ) +(IQC => IZ) = (0,0,0,0,0,0); +if ( IE == 1'b0 ) +(IP => IZ) = (0,0); +if ( IE == 1'b0 && IN_EN == 1'b1 ) +(IP => IZ) = (0,0); +$setup (posedge IE,negedge IQC, 0); +$setup (negedge IE,negedge IQC, 0); +$hold (negedge IQC,posedge IE, 0); +$hold (negedge IQC,negedge IE, 0); +$setup (posedge IE,posedge IQC, 0); +$setup (negedge IE,posedge IQC, 0); +$hold (posedge IQC,posedge IE, 0); +$hold (posedge IQC,negedge IE, 0); +$setup( posedge OQI, negedge IQC &&& gpio_c18, 0); +$setup( negedge OQI, negedge IQC &&& gpio_c18, 0); +$hold( negedge IQC, posedge OQI &&& gpio_c18, 0); +$hold( negedge IQC, negedge OQI &&& gpio_c18, 0); +$setup( posedge OQI, negedge IQC &&& gpio_c16, 0); +$setup( negedge OQI, negedge IQC &&& gpio_c16, 0); +$hold( negedge IQC, posedge OQI &&& gpio_c16, 0); +$hold( negedge IQC, negedge OQI &&& gpio_c16, 0); +$setup( posedge OQI, negedge IQC &&& gpio_c14, 0); +$setup( negedge OQI, negedge IQC &&& gpio_c14, 0); +$hold( negedge IQC, posedge OQI &&& gpio_c14, 0); +$hold( negedge IQC, negedge OQI &&& gpio_c14, 0); +$setup( posedge OQI, negedge IQC &&& gpio_c12, 0); +$setup( negedge OQI, negedge IQC &&& gpio_c12, 0); +$hold( negedge IQC, posedge OQI &&& gpio_c12, 0); +$hold( negedge IQC, negedge OQI &&& gpio_c12, 0); +$setup( posedge OQI, negedge IQC &&& gpio_c10, 0); +$setup( negedge OQI, negedge IQC &&& gpio_c10, 0); +$hold( negedge IQC, posedge OQI &&& gpio_c10, 0); +$hold( negedge IQC, negedge OQI &&& gpio_c10, 0); +$setup( posedge OQI, posedge IQC &&& gpio_c8, 0); +$setup( negedge OQI, posedge IQC &&& gpio_c8, 0); +$hold( posedge IQC, posedge OQI &&& gpio_c8, 0); +$hold( posedge IQC, negedge OQI &&& gpio_c8, 0); +$setup( posedge OQI, posedge IQC &&& gpio_c6, 0); +$setup( negedge OQI, posedge IQC &&& gpio_c6, 0); +$hold( posedge IQC, posedge OQI &&& gpio_c6, 0); +$hold( posedge IQC, negedge OQI &&& gpio_c6, 0); +$setup( posedge OQI, posedge IQC &&& gpio_c4, 0); +$setup( negedge OQI, posedge IQC &&& gpio_c4, 0); +$hold( posedge IQC, posedge OQI &&& gpio_c4, 0); +$hold( posedge IQC, negedge OQI &&& gpio_c4, 0); +$setup( posedge OQI, posedge IQC &&& gpio_c2, 0); +$setup( negedge OQI, posedge IQC &&& gpio_c2, 0); +$hold( posedge IQC, posedge OQI &&& gpio_c2, 0); +$hold( posedge IQC, negedge OQI &&& gpio_c2, 0); +$setup( posedge OQI, posedge IQC &&& gpio_c0, 0); +$setup( negedge OQI, posedge IQC &&& gpio_c0, 0); +$hold( posedge IQC, posedge OQI &&& gpio_c0, 0); +$hold( posedge IQC, negedge OQI &&& gpio_c0, 0); +$setup (posedge OQE,negedge IQC, 0); +$setup (negedge OQE,negedge IQC, 0); +$hold (negedge IQC,posedge OQE, 0); +$hold (negedge IQC,negedge OQE, 0); +$setup (posedge OQE,posedge IQC, 0); +$setup (negedge OQE,posedge IQC, 0); +$hold (posedge IQC,posedge OQE, 0); +$hold (posedge IQC,negedge OQE, 0); +$setup (posedge IQE,negedge IQC, 0); +$setup (negedge IQE,negedge IQC, 0); +$hold (negedge IQC,posedge IQE, 0); +$hold (negedge IQC,negedge IQE, 0); +$setup (posedge IQE,posedge IQC, 0); +$setup (negedge IQE,posedge IQC, 0); +$hold (posedge IQC,posedge IQE, 0); +$hold (posedge IQC,negedge IQE, 0); +$recovery (posedge IQR,negedge IQC, 0); +$recovery (negedge IQR,negedge IQC, 0); +$removal (posedge IQR,negedge IQC, 0); +$removal (negedge IQR,negedge IQC, 0); +$recovery (posedge IQR,posedge IQC, 0); +$recovery (negedge IQR,posedge IQC, 0); +$removal (posedge IQR,posedge IQC, 0); +$removal (negedge IQR,posedge IQC, 0); +$setup( posedge IP, negedge IQC &&& gpio_c30, 0); +$setup( negedge IP, negedge IQC &&& gpio_c30, 0); +$hold( negedge IQC, posedge IP &&& gpio_c30, 0); +$hold( negedge IQC, negedge IP &&& gpio_c30, 0); +$setup( posedge IP, negedge IQC &&& gpio_c28, 0); +$setup( negedge IP, negedge IQC &&& gpio_c28, 0); +$hold( negedge IQC, posedge IP &&& gpio_c28, 0); +$hold( negedge IQC, negedge IP &&& gpio_c28, 0); +$setup( posedge IP, posedge IQC &&& gpio_c22, 0); +$setup( negedge IP, posedge IQC &&& gpio_c22, 0); +$hold( posedge IQC, posedge IP &&& gpio_c22, 0); +$hold( posedge IQC, negedge IP &&& gpio_c22, 0); +$setup( posedge IP, posedge IQC &&& gpio_c20, 0); +$setup( negedge IP, posedge IQC &&& gpio_c20, 0); +$hold( posedge IQC, posedge IP &&& gpio_c20, 0); +$hold( posedge IQC, negedge IP &&& gpio_c20, 0); +(IE => IP) = (0,0,0,0,0,0); +if ( IE == 1'b1 ) +(OQI => IP) = (0,0); +(IQC => IP) = (0,0,0,0,0,0); +if ( IE == 1'b1 && OQE == 1'b1 ) +(IQC => IP) = (0,0,0,0,0,0); +if ( IE == 1'b0 ) +(IQR => IP) = (0,0); +endspecify +endmodule + +//pragma synthesis_off +module sw_mux ( + port_out, + default_port, + alt_port, + switch + ); + + output port_out; + input default_port; + input alt_port; + input switch; + + assign port_out = switch ? alt_port : default_port; + +endmodule +//pragma synthesis_on + +`timescale 1ns/10ps +module QMUX (GMUXIN, QHSCK, IS, IZ); +input GMUXIN, QHSCK, IS; +output IZ; + +wire GMUXIN_int, QHSCK_int, IS_int; +buf GMUXIN_buf (GMUXIN_int, GMUXIN) ; +buf QHSCK_buf (QHSCK_int, QHSCK) ; +buf IS_buf (IS_int, IS) ; + +assign IZ = IS ? QHSCK_int : GMUXIN_int; + +specify + (GMUXIN => IZ) = (0,0); + (QHSCK => IZ) = (0,0); + (IS => IZ) = (0,0); +endspecify + +endmodule + +module QPMUX (QCLKIN, QHSCK, GMUXIN, IS0, IS1, IZ); +input QCLKIN, QHSCK, GMUXIN, IS0, IS1; +output IZ; + +wire GMUXIN_int, QCLKIN_int, QHSCK_int, IS_int; +buf GMUXIN_buf (GMUXIN_int, GMUXIN) ; +buf QHSCK_buf (QHSCK_int, QHSCK) ; +buf QCLKIN_buf (QCLKIN_int, QCLKIN) ; +buf IS0_buf (IS0_int, IS0); +buf IS1_buf (IS1_int, IS1); + +//assign IZ = IS0 ? (IS1 ? QHSCK_int : QCLKIN_int) : (IS1 ? QHSCK_int : GMUXIN_int); +assign IZ = IS0_int ? (IS1_int ? QHSCK_int : GMUXIN_int) : (IS1_int ? QHSCK_int : QCLKIN_int); + +specify + (QCLKIN => IZ) = (0,0); + (QHSCK => IZ) = (0,0); + (GMUXIN => IZ) = (0,0); + (IS0 => IZ) = (0,0); + (IS1 => IZ) = (0,0); +endspecify + +endmodule + +module GMUX(GCLKIN, GHSCK, SSEL, BL_DEN, BL_DYNEN, BL_SEN, BL_VLP, BR_DEN, + BR_DYNEN, BR_SEN, + BR_VLP, TL_DEN, TL_DYNEN, TL_SEN, TL_VLP, TR_DEN, TR_DYNEN, TR_SEN, TR_VLP, IZ); +input GCLKIN, GHSCK, SSEL, BL_DYNEN, BL_VLP, BR_DEN, BR_DYNEN, BR_SEN, BL_DEN, BL_SEN, + BR_VLP, TL_DEN, TL_DYNEN, TL_SEN, TL_VLP, TR_DEN, TR_DYNEN, TR_SEN, TR_VLP; +output IZ; +wire GCLKIN_int, GHSCK_int, SSEL_int; +wire wire_mux_op_0; + + +buf GCLKIN_buf (GCLKIN_int, GCLKIN) ; +buf GHSCK_buf (GHSCK_int, GHSCK) ; +buf SSEL_buf (SSEL_int, SSEL) ; +//buf SEN_buf (SEN_int, SEN) ; +//buf DYNEN_buf (DYNEN_int, DYNEN) ; +//buf DEN_buf (DEN_int, DEN) ; +//buf VLP_buf (VLP_int, VLP) ; + +assign wire_mux_op_0 = SSEL_int ? GHSCK_int : GCLKIN_int; +//assign wire_mux_op_1 = SEN_int ? 1'b1 : 1'b0; +//assign wire_mux_op_2 = DEN_int ? DYNEN_int : wire_mux_op_1; +//assign wire_mux_op_3 = VLP_int ? 1'b0 : wire_mux_op_2; + +assign IZ = wire_mux_op_0; + +specify + (GCLKIN => IZ) = (0,0); + (GHSCK => IZ) = (0,0); + (BL_DEN => IZ) = (0,0); + (BL_DYNEN => IZ) = (0,0); + (BL_SEN => IZ) = (0,0); + (BL_VLP => IZ) = (0,0); + (BR_DEN => IZ) = (0,0); + (BR_SEN => IZ) = (0,0); + (BL_DEN => IZ) = (0,0); + (BL_SEN => IZ) = (0,0); + (BL_VLP => IZ) = (0,0); + (BR_DEN => IZ) = (0,0); + (BR_SEN => IZ) = (0,0); + (BR_VLP => IZ) = (0,0); + (TL_DEN => IZ) = (0,0); + (TL_SEN => IZ) = (0,0); + (TL_VLP => IZ) = (0,0); + (TR_DEN => IZ) = (0,0); + (TR_SEN => IZ) = (0,0); + (TR_VLP => IZ) = (0,0); + (BL_DYNEN => IZ) = (0,0); + (BR_DYNEN => IZ) = (0,0); + (TR_DYNEN => IZ) = (0,0); + (TL_DYNEN => IZ) = (0,0); +endspecify + +endmodule + +module SQMUX(QMUXIN, SQHSCK, SELECT, IZ); +input QMUXIN, SQHSCK,SELECT; +output IZ; + +wire QMUXIN_int, SQHSCK_int, SELECT_int; + +buf QMUXIN_buf (QMUXIN_int, QMUXIN) ; +buf SQHSCK_buf (SQHSCK_int, SQHSCK) ; +buf SELECT_buf (SELECT_int, SELECT) ; + +assign IZ = SELECT_int ? SQHSCK_int : QMUXIN_int; +specify + (QMUXIN => IZ) = (0,0); + (SQHSCK => IZ) = (0,0); + (SELECT => IZ) = (0,0); +endspecify + +endmodule + + +`timescale 1ns/10ps +module SQEMUX(QMUXIN, SQHSCK, DYNEN, SEN, DEN, SELECT, IZ); +input QMUXIN, SQHSCK, DYNEN, SEN, DEN, SELECT; +output IZ; + +wire QMUXIN_int, SQHSCK_int, DYNEN_int, SEN_int, DEN_int, SELECT_int; +buf QMUXIN_buf (QMUXIN_int, QMUXIN) ; +buf SQHSCK_buf (SQHSCK_int, SQHSCK) ; +buf DYNEN_buf (DYNEN_int, DYNEN) ; +buf SEN_buf (SEN_int, SEN) ; +buf DEN_buf (DEN_int, DEN) ; +buf SELECT_buf (SELECT_int, SELECT) ; + + +assign IZ = SELECT_int ? SQHSCK_int : QMUXIN_int; + +specify + (QMUXIN => IZ) = (0,0); + (SQHSCK => IZ) = (0,0); + (DYNEN => IZ) = (0,0); + (SEN => IZ) = (0,0); + (DEN => IZ) = (0,0); + (SELECT => IZ) = (0,0); +endspecify +endmodule + + + +`timescale 1ns/10ps +module CAND(SEN, CLKIN, IZ); +input SEN, CLKIN; +output IZ; +wire SEN_int, CLKIN_int; +buf SEN_buf (SEN_int, SEN) ; +buf CLKIN_buf (CLKIN_int, CLKIN) ; +assign IZ = CLKIN_int & SEN_int; + +specify + (CLKIN => IZ) = (0,0); + (SEN => IZ) = (0,0); +endspecify +endmodule + +module CANDEN(CLKIN, DYNEN, SEN, DEN, IZ); +input CLKIN, DYNEN, SEN, DEN; +output IZ; +wire CLKIN_int, DYNEN_int, SEN_int, DEN_int; +wire mux_op0, mux_op1; + +buf SEN_buf (SEN_int, SEN) ; +buf CLKIN_buf (CLKIN_int, CLKIN) ; +buf DYNEN_buf (DYNEN_int, DYNEN) ; +buf DEN_buf (DEN_int, DEN) ; + +assign mux_op0 = SEN_int ? 1'b1 : 1'b0; +assign mux_op1 = DEN_int ? DYNEN_int : mux_op0; + +assign IZ = CLKIN_int & SEN_int; + +specify + (CLKIN => IZ) = (0,0); + (DYNEN => IZ) = (0,0); + (SEN => IZ) = (0,0); + (DEN => IZ) = (0,0); +endspecify + +endmodule + +`timescale 1ns/10ps +module CLOCK(IP, CEN, IC, OP); +input IP, CEN; +output IC, OP; +buf IP_buf (IP_int, IP) ; +buf CEN_buf (CEN_int, CEN) ; + +buf (IC, IP_int); + +specify + (IP => IC) = (0,0); +endspecify + + +endmodule + +// P_MUX3 cell ----------------------------------------------------------------- +// + +module P_MUX3( A, B, C, D, S, T, E, Z ); +input A, B, C, D, S, E, T; +output Z; + +udpmux3 QL2 ( Z, A, B, C, D, E, S, T ); + +specify + (A => Z) = 0; + (B => Z) = 0; + (C => Z) = 0; + (D => Z) = 0; + (E => Z) = 0; + (S => Z) = 0; + (T => Z) = 0; +endspecify + +endmodule + +primitive udpmux3(Z, A, B, C, D, E, S, T); + output Z; + input A, B, C, D, E, S, T; + table + // A B C D E S T : Z + 1 ? ? ? ? 0 0 : 1 ; + 0 ? ? ? ? 0 0 : 0 ; + ? 0 ? ? ? 0 1 : 0 ; + ? 1 ? ? ? 0 1 : 1 ; + ? ? 0 ? ? 1 0 : 0 ; + ? ? 1 ? ? 1 0 : 1 ; + ? ? ? 0 ? 1 1 : 0 ; + ? ? ? 1 ? 1 1 : 1 ; + endtable +endprimitive // udpmux3 + +// P_MUX2 cell ----------------------------------------------------------------- + + +module P_MUX2( A, B, C, D, S, Z); +input A, B, C, D, S; +output Z; + +udpmux2 QL1 ( Z, A, B, C, D, S ); + +specify + (A => Z) = 0; + (B => Z) = 0; + (C => Z) = 0; + (D => Z) = 0; + (S => Z) = 0; +endspecify + +endmodule // P_MUX2 + +// P_BUF cell ----------------------------------------------------------------- + +module P_BUF( A, Z); +input A; +output Z; + +buf QL1 (Z, A); + +specify + (A => Z) = 0; +endspecify + +endmodule + +primitive udpmux2(Z, A, B, C, D, S); + output Z; + input A, B, C, D, S; + table + // A B C D S : Z + 1 0 ? ? 0 : 1 ; + 0 ? ? ? 0 : 0 ; + ? 1 ? ? 0 : 0 ; + ? ? 1 0 1 : 1 ; + ? ? 0 ? 1 : 0 ; + ? ? ? 1 1 : 0 ; +// Reduce pessimism + 1 0 1 0 ? : 1 ; + 0 ? 0 ? ? : 0 ; + 0 ? ? 1 ? : 0 ; // new + ? 1 ? 1 ? : 0 ; + ? 1 0 ? ? : 0 ; // new + endtable +endprimitive // udpmux2 + +primitive udpand6(Z, A, B, C, D, E, F); + output Z; + input A, B, C, D, E, F; + table + // A B C D E F : Z + 1 0 1 0 1 0 : 1 ; + 0 ? ? ? ? ? : 0 ; + ? 1 ? ? ? ? : 0 ; + ? ? 0 ? ? ? : 0 ; + ? ? ? 1 ? ? : 0 ; + ? ? ? ? 0 ? : 0 ; + ? ? ? ? ? 1 : 0 ; + endtable +endprimitive // udpand6 + +module P_AND6( A, B, C, D, E, F, Z ); +input A, B, C, D, E, F; +output Z; + +udpand6 QL1 ( Z, A, B, C, D, E, F ); + +specify + (A => Z) = 0; + (B => Z) = 0; + (C => Z) = 0; + (D => Z) = 0; + (E => Z) = 0; + (F => Z) = 0; +endspecify + +endmodule // P_AND6 + +`timescale 1ns/10ps +module SDIOMUX (SD_IP, SD_IZ, SD_OQI, SD_OE); + +input SD_OE, SD_OQI; +output SD_IZ; +inout SD_IP; + +assign SD_IP = SD_OE ? SD_OQI : 1'bz; +assign SD_IZ = ~SD_OE ? SD_IP : 1'bz; + +specify + +if ( SD_OE == 1'b0 ) (SD_IP => SD_IZ) = (0,0); +if ( SD_OE == 1'b1 ) (SD_OQI => SD_IP) = (0,0); + +(SD_IP => SD_IZ) = (0,0,0,0,0,0); +(SD_OE => SD_IP) = (0,0,0,0,0,0); + +endspecify + +endmodule + +`timescale 1ns/10ps +module OBUF( IN_OBUF, OUT_OBUF); +input IN_OBUF; +output OUT_OBUF; + +buf QL1 (OUT_OBUF, IN_OBUF); + +specify + (IN_OBUF => OUT_OBUF) = 0; +endspecify + +endmodule + +`timescale 1ns/10ps +module IBUF(IN_IBUF, OUT_IBUF); +input IN_IBUF; +output OUT_IBUF; + +buf QL1 (OUT_IBUF, IN_IBUF); + +specify + (IN_IBUF => OUT_IBUF) = 0; +endspecify + +endmodule + +`timescale 1ns/10ps +module IO_REG ( + ESEL, + IE, + OSEL, + OQI, + OQE, + FIXHOLD, + IZ, + IQZ, + IQE, + IQC, + IQR, + INEN, + A2F_reg, + F2A_reg_0_, + F2A_reg_1_ + ); + +input ESEL; +input IE; +input OSEL; +input OQI; +input OQE; +input FIXHOLD; +output IZ; +output IQZ; +input IQE; +input IQC; +input INEN; +input IQR; +input A2F_reg; +output F2A_reg_0_; +output F2A_reg_1_; +//inout IP; + +reg EN_reg, OQ_reg, IQZ; +wire rstn, EN, OQ, AND_OUT; + +wire FIXHOLD_int; +wire ESEL_int; +wire IE_int; +wire OSEL_int; +wire OQI_int; +wire INEN_int; +wire OQE_int; +wire IQE_int; +wire IQC_int; +wire IQR_int; +wire A2F_reg_int; + +parameter IOwithOUTDriver = 0; // has to be set for IO with out Driver + +buf FIXHOLD_buf (FIXHOLD_int,FIXHOLD); +buf INEN_buf (INEN_int,INEN); +buf IQC_buf (IQC_int,IQC); +buf IQR_buf (IQR_int,IQR); +buf ESEL_buf (ESEL_int,ESEL); +buf IE_buf (IE_int,IE); +buf OSEL_buf (OSEL_int,OSEL); +buf OQI_buf (OQI_int,OQI); +buf OQE_buf (OQE_int,OQE); +buf IQE_buf (IQE_int,IQE); +buf A2F_reg_buf (A2F_reg_int, A2F_reg); + +assign rstn = ~IQR_int; + if (IOwithOUTDriver) + begin + //assign AND_OUT = IQIN_int; + + //assign IZ = IP; + assign IZ = A2F_reg_int; + end + else + begin + //assign AND_OUT = INEN_int ? IP : 1'b0; + // Changing INEN_int, as its functionality is changed now + //assign AND_OUT = ~INEN_int ? IP : 1'b0; + assign AND_OUT = ~INEN_int ? A2F_reg_int : 1'b0; + + assign IZ = AND_OUT; + end +assign EN = ESEL_int ? IE_int : EN_reg ; + +assign OQ = OSEL_int ? OQI_int : OQ_reg ; + +assign F2A_reg_0_ = EN; +assign F2A_reg_1_ = OQ; +//output F2A_reg_0_; +//output F2A_reg_1_; +//assign IP = EN ? OQ : 1'bz; + +//assign (highz1,pull0) IP = WPD ? 1'b0 : 1'b1; +initial + begin + //Power on reset + EN_reg = 1'b0; + OQ_reg= 1'b0; + IQZ=1'b0; + end +always @(posedge IQC_int or negedge rstn) + if (~rstn) + EN_reg <= 1'b0; + else + EN_reg <= IE_int; + +always @(posedge IQC_int or negedge rstn) + if (~rstn) + OQ_reg <= 1'b0; + else + if (OQE_int) + OQ_reg <= OQI_int; + + +always @(posedge IQC_int or negedge rstn) + if (~rstn) + IQZ <= 1'b0; + else + if (IQE_int) + IQZ <= AND_OUT; + +// orig value +//wire gpio_c18 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b1 && DS == 1'b1 && IQCS == 1'b1); +//wire gpio_c16 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b1 && DS == 1'b0 && IQCS == 1'b1); +//wire gpio_c14 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b0 && DS == 1'b1 && IQCS == 1'b1); +//wire gpio_c12 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b0 && DS == 1'b0 && IQCS == 1'b1); +//wire gpio_c10 = (OSEL == 1'b0 && OQE == 1'b1 && IQCS == 1'b1); +//wire gpio_c8 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b1 && DS == 1'b1 && IQCS == 1'b0); +//wire gpio_c6 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b1 && DS == 1'b0 && IQCS == 1'b0); +//wire gpio_c4 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b0 && DS == 1'b1 && IQCS == 1'b0); +//wire gpio_c2 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1 && FIXHOLD == 1'b0 && DS == 1'b0 && IQCS == 1'b0); +//wire gpio_c0 = (OSEL == 1'b0 && OQE == 1'b1 && IQCS == 1'b0); +//wire gpio_c30 = (IQE == 1'b1 && FIXHOLD == 1'b1 && INEN == 1'b1 && IQCS == 1'b1); +//wire gpio_c28 = (IQE == 1'b1 && FIXHOLD == 1'b0 && INEN == 1'b1 && IQCS == 1'b1); +//wire gpio_c22 = (IQE == 1'b1 && FIXHOLD == 1'b1 && INEN == 1'b1 && IQCS == 1'b0); +//wire gpio_c20 = (IQE == 1'b1 && FIXHOLD == 1'b0 && INEN == 1'b1 && IQCS == 1'b0); + +// changed one +wire gpio_c18 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c16 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c14 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c12 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c10 = (OSEL == 1'b0 && OQE == 1'b1); +wire gpio_c8 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c6 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c4 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c2 = (OSEL == 1'b1 && IE == 1'b1 && IQE == 1'b1); +wire gpio_c0 = (OSEL == 1'b0 && OQE == 1'b1); +wire gpio_c30 = (IQE == 1'b1 && INEN == 1'b0); +wire gpio_c28 = (IQE == 1'b1 && INEN == 1'b0); +wire gpio_c22 = (IQE == 1'b1 && INEN == 1'b0); +wire gpio_c20 = (IQE == 1'b1 && INEN == 1'b0); +specify +if ( IQE == 1'b1 ) +(IQC => IQZ) = (0,0,0,0,0,0); +(IQR => IQZ) = (0,0); +if ( IE == 1'b1 && OQE == 1'b1 ) +(IQC => IZ) = (0,0,0,0,0,0); +if ( IE == 1'b0 ) +(A2F_reg => IZ) = (0,0); +if ( IE == 1'b0 && INEN == 1'b1 ) +(A2F_reg => IZ) = (0,0); +$setup (posedge IE,negedge IQC, 0); +$setup (negedge IE,negedge IQC, 0); +$hold (negedge IQC,posedge IE, 0); +$hold (negedge IQC,negedge IE, 0); +$setup (posedge IE,posedge IQC, 0); +$setup (negedge IE,posedge IQC, 0); +$hold (posedge IQC,posedge IE, 0); +$hold (posedge IQC,negedge IE, 0); +$setup( posedge OQI, negedge IQC &&& gpio_c18, 0); +$setup( negedge OQI, negedge IQC &&& gpio_c18, 0); +$hold( negedge IQC, posedge OQI &&& gpio_c18, 0); +$hold( negedge IQC, negedge OQI &&& gpio_c18, 0); +$setup( posedge OQI, negedge IQC &&& gpio_c16, 0); +$setup( negedge OQI, negedge IQC &&& gpio_c16, 0); +$hold( negedge IQC, posedge OQI &&& gpio_c16, 0); +$hold( negedge IQC, negedge OQI &&& gpio_c16, 0); +$setup( posedge OQI, negedge IQC &&& gpio_c14, 0); +$setup( negedge OQI, negedge IQC &&& gpio_c14, 0); +$hold( negedge IQC, posedge OQI &&& gpio_c14, 0); +$hold( negedge IQC, negedge OQI &&& gpio_c14, 0); +$setup( posedge OQI, negedge IQC &&& gpio_c12, 0); +$setup( negedge OQI, negedge IQC &&& gpio_c12, 0); +$hold( negedge IQC, posedge OQI &&& gpio_c12, 0); +$hold( negedge IQC, negedge OQI &&& gpio_c12, 0); +$setup( posedge OQI, negedge IQC &&& gpio_c10, 0); +$setup( negedge OQI, negedge IQC &&& gpio_c10, 0); +$hold( negedge IQC, posedge OQI &&& gpio_c10, 0); +$hold( negedge IQC, negedge OQI &&& gpio_c10, 0); +$setup( posedge OQI, posedge IQC &&& gpio_c8, 0); +$setup( negedge OQI, posedge IQC &&& gpio_c8, 0); +$hold( posedge IQC, posedge OQI &&& gpio_c8, 0); +$hold( posedge IQC, negedge OQI &&& gpio_c8, 0); +$setup( posedge OQI, posedge IQC &&& gpio_c6, 0); +$setup( negedge OQI, posedge IQC &&& gpio_c6, 0); +$hold( posedge IQC, posedge OQI &&& gpio_c6, 0); +$hold( posedge IQC, negedge OQI &&& gpio_c6, 0); +$setup( posedge OQI, posedge IQC &&& gpio_c4, 0); +$setup( negedge OQI, posedge IQC &&& gpio_c4, 0); +$hold( posedge IQC, posedge OQI &&& gpio_c4, 0); +$hold( posedge IQC, negedge OQI &&& gpio_c4, 0); +$setup( posedge OQI, posedge IQC &&& gpio_c2, 0); +$setup( negedge OQI, posedge IQC &&& gpio_c2, 0); +$hold( posedge IQC, posedge OQI &&& gpio_c2, 0); +$hold( posedge IQC, negedge OQI &&& gpio_c2, 0); +$setup( posedge OQI, posedge IQC &&& gpio_c0, 0); +$setup( negedge OQI, posedge IQC &&& gpio_c0, 0); +$hold( posedge IQC, posedge OQI &&& gpio_c0, 0); +$hold( posedge IQC, negedge OQI &&& gpio_c0, 0); +$setup (posedge OQE,negedge IQC, 0); +$setup (negedge OQE,negedge IQC, 0); +$hold (negedge IQC,posedge OQE, 0); +$hold (negedge IQC,negedge OQE, 0); +$setup (posedge OQE,posedge IQC, 0); +$setup (negedge OQE,posedge IQC, 0); +$hold (posedge IQC,posedge OQE, 0); +$hold (posedge IQC,negedge OQE, 0); +$setup (posedge IQE,negedge IQC, 0); +$setup (negedge IQE,negedge IQC, 0); +$hold (negedge IQC,posedge IQE, 0); +$hold (negedge IQC,negedge IQE, 0); +$setup (posedge IQE,posedge IQC, 0); +$setup (negedge IQE,posedge IQC, 0); +$hold (posedge IQC,posedge IQE, 0); +$hold (posedge IQC,negedge IQE, 0); +$recovery (posedge IQR,negedge IQC, 0); +$recovery (negedge IQR,negedge IQC, 0); +$removal (posedge IQR,negedge IQC, 0); +$removal (negedge IQR,negedge IQC, 0); +$recovery (posedge IQR,posedge IQC, 0); +$recovery (negedge IQR,posedge IQC, 0); +$removal (posedge IQR,posedge IQC, 0); +$removal (negedge IQR,posedge IQC, 0); +$setup( posedge A2F_reg, negedge IQC &&& gpio_c30, 0); +$setup( negedge A2F_reg, negedge IQC &&& gpio_c30, 0); +$hold( negedge IQC, posedge A2F_reg &&& gpio_c30, 0); +$hold( negedge IQC, negedge A2F_reg &&& gpio_c30, 0); +$setup( posedge A2F_reg, negedge IQC &&& gpio_c28, 0); +$setup( negedge A2F_reg, negedge IQC &&& gpio_c28, 0); +$hold( negedge IQC, posedge A2F_reg &&& gpio_c28, 0); +$hold( negedge IQC, negedge A2F_reg &&& gpio_c28, 0); +$setup( posedge A2F_reg, posedge IQC &&& gpio_c22, 0); +$setup( negedge A2F_reg, posedge IQC &&& gpio_c22, 0); +$hold( posedge IQC, posedge A2F_reg &&& gpio_c22, 0); +$hold( posedge IQC, negedge A2F_reg &&& gpio_c22, 0); +$setup( posedge A2F_reg, posedge IQC &&& gpio_c20, 0); +$setup( negedge A2F_reg, posedge IQC &&& gpio_c20, 0); +$hold( posedge IQC, posedge A2F_reg &&& gpio_c20, 0); +$hold( posedge IQC, negedge A2F_reg &&& gpio_c20, 0); +(IE => F2A_reg_0_) = (0,0,0,0,0,0); +if ( IE == 1'b1 ) +(IQC => F2A_reg_0_) = (0,0,0,0,0,0); +if ( IE == 1'b1 && OQE == 1'b1 ) +(OQI => F2A_reg_1_) = (0,0); +(IQC => F2A_reg_1_) = (0,0,0,0,0,0); +if ( IE == 1'b0 ) +(IQR => F2A_reg_0_) = (0,0); +(IQR => F2A_reg_1_) = (0,0); +endspecify +endmodule diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/clock_buffer_ql.v b/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/clock_buffer_ql.v new file mode 100644 index 00000000..6a493b84 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/clock_buffer_ql.v @@ -0,0 +1,17 @@ + +`timescale 1ns / 1ns + +module clock_buffer ( + input A, + output Z +); + + + +GCLKBUFF gclkbuff_0 (.A(A), .Z(Z)); +//pragma attribute gclkbuff_0 ql_pack 1 +//pragma attribute gclkbuff_0 hierarchy preserve + +endmodule + + diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/dff_pre_clr_ql.v b/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/dff_pre_clr_ql.v new file mode 100644 index 00000000..8780f429 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/hard_macros_ql/dff_pre_clr_ql.v @@ -0,0 +1,18 @@ + +`timescale 1ns / 1ns + + +module dff_pre_clr ( + input CLK, + input CLR, + input D, + input PRE, + output Q +); + +dffpc dffpc_0 ( .CLK(CLK) , .CLR(CLR), .D(D), .PRE(PRE), .Q(Q) )/* synthesis black_box */; +//pragma attribute dffpc_0 dont_touch true + +endmodule + + diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/ring_osc_adjust.v b/BENCHMARK/ULPSH_fabric/rtl/src/ring_osc_adjust.v new file mode 100644 index 00000000..e1b4fba1 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/ring_osc_adjust.v @@ -0,0 +1,301 @@ + +/* ------------------------------------------------------------------ +ring_osc_adjust.v + +Control logic to keep the ring oscillator's frequency within the +desired range. + + divider values from ClockDivider_rev2.pdf: + + SEL sysclk_x2 sysclk + -------------------------------- + 000 ? ? + 001 2 4 + 010 3 6 + 011 4 8 + 100 5 10 + 101 6 12 + 110 7 14 + 111 8 16 + +------------------------------------------------------------------ */ + +`timescale 1ps/1ps + +/* +module ring_osc_adjust ( + input reset_i, // async reset + input clk_ringosc_i, // the ring oscillator output divided by 2 (this is not clk_main) + input clk_32khz_i, // 32.768KHz reference clock + input enable_i, // enable, can be tied off externally or driven occasionally to force re-calibration + output [2:0] div_sel_o // divider selection control for the ring oscillator divider circuit (in ASSP) +); + +reg clk32k_r1, clk32k_r2; +reg clk32k_cycle_start; +reg enable_32k_sync, enable_32k_sync_r1; +reg enable_main_sync, enable_main_sync_r1, enable_main; +reg [10:0] clk_ringosc_div2_cnt; +reg [2:0] ring_osc_div, ring_osc_div_reg; + +// divider SEL values +localparam [2:0] DIV2_SEL = 3'b001; +localparam [2:0] DIV3_SEL = 3'b010; +localparam [2:0] DIV4_SEL = 3'b011; +localparam [2:0] DIV5_SEL = 3'b100; +localparam [2:0] DIV6_SEL = 3'b101; +localparam [2:0] DIV7_SEL = 3'b110; +localparam [2:0] DIV8_SEL = 3'b111; + +// threshold values for each divider value. +// These are the count values where each divider value will be applied. +// Example: if there are 395 counts on clk_ringosc_div2 within a 32KHz clock period, the ring osc is divided by 5. +// A divider of 5 means that sysclk_x2 = ring_osc/5, and sysclk = ring_osc/10. +// Nomenclature: +// ring_osc = ring oscillator raw clock (not accessible outside of ASSP) +// ring_osc_div2 = ring oscillator divided by 2 (used for calibration) +// sysclk_x2 = ring oscillator divided by SEL +// sysclk = ring oscillator divided by SEL*2 (used as system clock A.K.A. FFE clock) +// Assumptions: +// Ring osc range: 25.2MHz - 53.2MHz (39.7ns to 18.8ns period) +// I2C master will divide clk_main by 9 to produce SCL. +// SCL freq cannot exceed 400KHz. +// Guardband of 10% is added to allow for temperature/voltage variation, in case calibration is only done once at startup. +// A smaller guardband can be used if calibration is performed periodically. +localparam [10:0] DIV4_THRESHOLD = 11'd32; // (the threshold of 32 is arbitrary... just needs to be somewhat larger than 0) +localparam [10:0] DIV5_THRESHOLD = 11'd395; +localparam [10:0] DIV6_THRESHOLD = 11'd494; +localparam [10:0] DIV7_THRESHOLD = 11'd595; +localparam [10:0] DIV8_THRESHOLD = 11'd693; + + +// synchronize the enable to clk32k (set this FF on the rising edge of enable_i, +// clear it after one full 32KHz period has elapsed) +always @(posedge enable_i or posedge clk_32khz_i) + if (enable_i) + enable_32k_sync <= 1'b1; + else + if (enable_32k_sync_r1) + enable_32k_sync <= 1'b0; + else + enable_32k_sync <= enable_32k_sync; + +always @(posedge clk_32khz_i) + enable_32k_sync_r1 <= enable_32k_sync; + +assign enable_32k = enable_32k_sync_r1; + + +// detect rising edge on clk32khz +always @(posedge clk_ringosc_i) begin + if (!enable_i) begin + clk32k_r1 <= 1'b0; + clk32k_r2 <= 1'b0; + clk32k_cycle_start <= 1'b0; + end + else begin + clk32k_r1 <= clk_32khz_i; + clk32k_r2 <= clk32k_r1; + clk32k_cycle_start <= clk32k_r1 && !clk32k_r2; + end +end + + +// synchronize the stretched enable to the main clk domain, +// turn this enable off when clk32k_cycle_start is active +always @(posedge clk_ringosc_i or posedge reset_i) begin + if (reset_i) begin + enable_main_sync <= 1'b0; + enable_main_sync_r1 <= 1'b0; + enable_main <= 1'b0; + end + else begin + enable_main_sync <= enable_32k; + enable_main_sync_r1 <= enable_main_sync; + case (enable_main) + 1'b0: if (clk32k_cycle_start && enable_main_sync_r1) + enable_main <= 1'b1; + else + enable_main <= 1'b0; + 1'b1: if (clk32k_cycle_start && !enable_32k) + enable_main <= 1'b0; + else + enable_main <= 1'b1; + endcase + end +end + + +// count # of clk_ringosc_div2 cycles per 32khz clock period +always @(posedge clk_ringosc_i or posedge reset_i) + if (reset_i) + clk_ringosc_div2_cnt <= 0; + else + if (enable_main) + if (clk32k_cycle_start) + clk_ringosc_div2_cnt <= 0; + else + clk_ringosc_div2_cnt <= clk_ringosc_div2_cnt + 1; + else + clk_ringosc_div2_cnt <= 0; + + +// set the ring_osc clock divider value +// _div holds the temporary divider SEL valud +// _div_reg gets assigned after a full 32KHz clock period +always @(posedge clk_ringosc_i or posedge reset_i) + if (reset_i) begin + ring_osc_div <= 3'b111; // use the largest divide value by default + ring_osc_div_reg <= 3'b111; + end + else begin + if (enable_main) + case (clk_ringosc_div2_cnt) + DIV4_THRESHOLD: ring_osc_div <= DIV4_SEL; + DIV5_THRESHOLD: ring_osc_div <= DIV5_SEL; + DIV6_THRESHOLD: ring_osc_div <= DIV6_SEL; + DIV7_THRESHOLD: ring_osc_div <= DIV7_SEL; + DIV8_THRESHOLD: ring_osc_div <= DIV8_SEL; + default: ring_osc_div <= ring_osc_div; // hold for all other values + endcase + else + ring_osc_div <= ring_osc_div; // need to retain the old value when enable is off + + if (clk32k_cycle_start) + ring_osc_div_reg <= ring_osc_div; + else + ring_osc_div_reg <= ring_osc_div_reg; + end + +assign div_sel_o = ring_osc_div_reg; + + +//// New Logic to produce CNT to system +//// Detect transition of Calibration aneble from Low to Hi +always @(posedge clk_32khz_i or posedge reset_i) +begin + if (reset_i) begin + enable_r1 <= 1'b0; + enable_r2 <= 1'b0; + enable_r3 <= 1'b0; + end + else begin + enable_r1 <= enable_i; + enable_r2 <= enable_r1; + enable_r3 <= enable_r2; + end +end + +// Generating enable for Clock Cnt circuit +// Default is is 2 32KHz CLK period +always @(posedge clk_32khz_i or posedge reset_i) +begin + if (reset_i) + downCnt <= 2'b0; + else + if (enable_r2 && !enable_r3) + downCnt <= 2'b11; + else if (downCnt[1] || downCnt[0]) + downCnt <= downCnt - 1'b1; + else + downCnt <= downCnt; +end + +// Sync to ring osc clk +always @(posedge clk_ringosc_i or posedge reset_i) + if (reset_i) + downCnt1_r1 <= 1'b0; + downCnt1_r2 <= 1'b0; + else + downCnt1_r1 <= downCnt[1]; + downCnt1_r2 <= downCnt1_r1; + +assign ringosccnt_reset = reset_i && !enable_i; +// Counting # of ringosc cyces in two 32KHz clock +always @(posedge clk_ringosc_i or posedge ringosccnt_reset) +begin + if (ringosccnt_reset) + ringosc_2_cnt <= 16'b0; + else if (downCnt1_r2) + ringosc_2_cnt <= ringosc_2_cnt + 1'b0; + else + ringosc_2_cnt <= ringosc_2_cnt; +end + + +endmodule +*/ + +module ring_osc_adjust ( + input reset_i, // async reset + input clk_ringosc_i, // the ring oscillator output divided by 2 (this is not clk_main) + input clk_32khz_i, // 32.768KHz reference clock + input enable_i, // enable, can be tied off externally or driven occasionally to force re-calibration + output [15:0] cal_val_o // divider selection control for the ring oscillator divider circuit (in ASSP) +); + +reg enable_r1, enable_r2, enable_r3; +reg [2:0] downCnt; +reg downCnt1_r1, downCnt1_r2; +reg [15:0] ringosc_2_cnt; +wire ringosccnt_reset; + +//// New Logic to produce CNT to system +//// Detect transition of Calibration aneble from Low to Hi +always @(posedge clk_32khz_i or posedge reset_i) +begin + if (reset_i) begin + enable_r1 <= 1'b0; + enable_r2 <= 1'b0; + enable_r3 <= 1'b0; + end + else begin + enable_r1 <= enable_i; + enable_r2 <= enable_r1; + enable_r3 <= enable_r2; + end +end + +// Generating enable for Clock Cnt circuit +// Default is is 2 32KHz CLK period +always @(posedge clk_32khz_i or posedge reset_i) +begin + if (reset_i) + downCnt <= 3'b0; + else + if (enable_r2 && !enable_r3) + downCnt <= 3'b111; + else if (downCnt != 3'b000) + downCnt <= downCnt - 1'b1; + else + downCnt <= downCnt; +end + +// Sync to ring osc clk +always @(posedge clk_ringosc_i or posedge reset_i) + if (reset_i) + begin + downCnt1_r1 <= 1'b0; + downCnt1_r2 <= 1'b0; + end + else + begin + downCnt1_r1 <= downCnt[2]; + downCnt1_r2 <= downCnt1_r1; + end + +assign ringosccnt_reset = reset_i || !enable_i; +// Counting # of ringosc cyces in two 32KHz clock +always @(posedge clk_ringosc_i or posedge ringosccnt_reset) +begin + if (ringosccnt_reset) + ringosc_2_cnt <= 16'b0; + else if (downCnt1_r2) + ringosc_2_cnt <= ringosc_2_cnt + 1'b1; + else + ringosc_2_cnt <= ringosc_2_cnt; +end + +assign cal_val_o = ringosc_2_cnt; + +endmodule \ No newline at end of file diff --git a/BENCHMARK/ULPSH_fabric/rtl/src/ulpsh_rtl_defines.v b/BENCHMARK/ULPSH_fabric/rtl/src/ulpsh_rtl_defines.v new file mode 100644 index 00000000..c7548607 --- /dev/null +++ b/BENCHMARK/ULPSH_fabric/rtl/src/ulpsh_rtl_defines.v @@ -0,0 +1,26 @@ +// ----------------------------------------------------------------------------- +// title : ulpsh_rtl_defines.v +// project : ULP Sensor Hub +// description : RTL defines +// ----------------------------------------------------------------------------- +// copyright (c) 2014, QuickLogic Corporation +// ----------------------------------------------------------------------------- + +// Clock Circuit control defines +`define OP_CLK_DIV 8'b01000000 +`define FFE1CLK_FREQ_SLT 8'b01000000 +`define SM1CLK_FREQ_SLT 8'b00100000 + +`ifdef SIMULATION + `define OSC_SELECTION 1'b0 +`else + `define OSC_SELECTION 1'b1 +`endif + +`define ENABLE_FFE_F0_SINGLE_DM + +`define ENABLE_FFE_F0_EXTENDED_DM + +`define FFE_F0_SEG0_OFFSET 9'h095 + +`define ENABLE_FFE_F0_CM_SIZE_4K diff --git a/BENCHMARK/cavlc_top/cavlc_top_yosys.blif b/BENCHMARK/cavlc_top/cavlc_top_yosys.blif new file mode 100644 index 00000000..c4d330d4 --- /dev/null +++ b/BENCHMARK/cavlc_top/cavlc_top_yosys.blif @@ -0,0 +1,8620 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model cavlc_top +.inputs clk rst_n ena start rbsp(15) rbsp(14) rbsp(13) rbsp(12) rbsp(11) rbsp(10) rbsp(9) rbsp(8) rbsp(7) rbsp(6) rbsp(5) rbsp(4) rbsp(3) rbsp(2) rbsp(1) rbsp(0) nC(0) nC(1) nC(2) nC(3) nC(4) nC(5) max_coeff_num(0) max_coeff_num(1) max_coeff_num(2) max_coeff_num(3) max_coeff_num(4) +.outputs coeff_0(0) coeff_0(1) coeff_0(2) coeff_0(3) coeff_0(4) coeff_0(5) coeff_0(6) coeff_0(7) coeff_0(8) coeff_1(0) coeff_1(1) coeff_1(2) coeff_1(3) coeff_1(4) coeff_1(5) coeff_1(6) coeff_1(7) coeff_1(8) coeff_2(0) coeff_2(1) coeff_2(2) coeff_2(3) coeff_2(4) coeff_2(5) coeff_2(6) coeff_2(7) coeff_2(8) coeff_3(0) coeff_3(1) coeff_3(2) coeff_3(3) coeff_3(4) coeff_3(5) coeff_3(6) coeff_3(7) coeff_3(8) coeff_4(0) coeff_4(1) coeff_4(2) coeff_4(3) coeff_4(4) coeff_4(5) coeff_4(6) coeff_4(7) coeff_4(8) coeff_5(0) coeff_5(1) coeff_5(2) coeff_5(3) coeff_5(4) coeff_5(5) coeff_5(6) coeff_5(7) coeff_5(8) coeff_6(0) coeff_6(1) coeff_6(2) coeff_6(3) coeff_6(4) coeff_6(5) coeff_6(6) coeff_6(7) coeff_6(8) coeff_7(0) coeff_7(1) coeff_7(2) coeff_7(3) coeff_7(4) coeff_7(5) coeff_7(6) coeff_7(7) coeff_7(8) coeff_8(0) coeff_8(1) coeff_8(2) coeff_8(3) coeff_8(4) coeff_8(5) coeff_8(6) coeff_8(7) coeff_8(8) coeff_9(0) coeff_9(1) coeff_9(2) coeff_9(3) coeff_9(4) coeff_9(5) coeff_9(6) coeff_9(7) coeff_9(8) coeff_10(0) coeff_10(1) coeff_10(2) coeff_10(3) coeff_10(4) coeff_10(5) coeff_10(6) coeff_10(7) coeff_10(8) coeff_11(0) coeff_11(1) coeff_11(2) coeff_11(3) coeff_11(4) coeff_11(5) coeff_11(6) coeff_11(7) coeff_11(8) coeff_12(0) coeff_12(1) coeff_12(2) coeff_12(3) coeff_12(4) coeff_12(5) coeff_12(6) coeff_12(7) coeff_12(8) coeff_13(0) coeff_13(1) coeff_13(2) coeff_13(3) coeff_13(4) coeff_13(5) coeff_13(6) coeff_13(7) coeff_13(8) coeff_14(0) coeff_14(1) coeff_14(2) coeff_14(3) coeff_14(4) coeff_14(5) coeff_14(6) coeff_14(7) coeff_14(8) coeff_15(0) coeff_15(1) coeff_15(2) coeff_15(3) coeff_15(4) coeff_15(5) coeff_15(6) coeff_15(7) coeff_15(8) TotalCoeff(0) TotalCoeff(1) TotalCoeff(2) TotalCoeff(3) TotalCoeff(4) len_comb(0) len_comb(1) len_comb(2) len_comb(3) len_comb(4) idle valid +.names $false +.names $true +1 +.names $undef +.subckt logic_0 a=TotalZeros_comb(0) +.subckt out_buff A=cavlc_fsm.TotalCoeff(0) Q=TotalCoeff(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_fsm.TotalCoeff(1) Q=TotalCoeff(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_fsm.TotalCoeff(2) Q=TotalCoeff(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_fsm.TotalCoeff(3) Q=TotalCoeff(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_fsm.TotalCoeff(4) Q=TotalCoeff(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=clk Q=cavlc_fsm.clk +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=cavlc_read_run_befores.coeff_0(0) Q=coeff_0(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_0(1) Q=coeff_0(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_0(2) Q=coeff_0(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_0(3) Q=coeff_0(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_0(4) Q=coeff_0(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_0(5) Q=coeff_0(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_0(6) Q=coeff_0(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_0(7) Q=coeff_0(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_0(8) Q=coeff_0(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_1(0) Q=coeff_1(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_10(0) Q=coeff_10(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_10(1) Q=coeff_10(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_10(2) Q=coeff_10(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_10(3) Q=coeff_10(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_10(4) Q=coeff_10(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_10(5) Q=coeff_10(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_10(6) Q=coeff_10(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_10(7) Q=coeff_10(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_10(8) Q=coeff_10(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_11(0) Q=coeff_11(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_11(1) Q=coeff_11(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_11(2) Q=coeff_11(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_11(3) Q=coeff_11(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_11(4) Q=coeff_11(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_11(5) Q=coeff_11(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_11(6) Q=coeff_11(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_11(7) Q=coeff_11(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_11(8) Q=coeff_11(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_12(0) Q=coeff_12(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_12(1) Q=coeff_12(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_12(2) Q=coeff_12(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_12(3) Q=coeff_12(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_12(4) Q=coeff_12(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_12(5) Q=coeff_12(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_12(6) Q=coeff_12(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_12(7) Q=coeff_12(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_12(8) Q=coeff_12(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_13(0) Q=coeff_13(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_13(1) Q=coeff_13(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_13(2) Q=coeff_13(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_13(3) Q=coeff_13(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_13(4) Q=coeff_13(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_13(5) Q=coeff_13(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_13(6) Q=coeff_13(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_13(7) Q=coeff_13(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_13(8) Q=coeff_13(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_14(0) Q=coeff_14(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_14(1) Q=coeff_14(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_14(2) Q=coeff_14(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_14(3) Q=coeff_14(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_14(4) Q=coeff_14(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_14(5) Q=coeff_14(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_14(6) Q=coeff_14(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_14(7) Q=coeff_14(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_14(8) Q=coeff_14(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_15(0) Q=coeff_15(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_15(1) Q=coeff_15(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_15(2) Q=coeff_15(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_15(3) Q=coeff_15(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_15(4) Q=coeff_15(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_15(5) Q=coeff_15(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_15(6) Q=coeff_15(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_15(7) Q=coeff_15(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_15(8) Q=coeff_15(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_1(1) Q=coeff_1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_1(2) Q=coeff_1(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_1(3) Q=coeff_1(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_1(4) Q=coeff_1(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_1(5) Q=coeff_1(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_1(6) Q=coeff_1(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_1(7) Q=coeff_1(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_1(8) Q=coeff_1(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_2(0) Q=coeff_2(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_2(1) Q=coeff_2(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_2(2) Q=coeff_2(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_2(3) Q=coeff_2(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_2(4) Q=coeff_2(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_2(5) Q=coeff_2(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_2(6) Q=coeff_2(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_2(7) Q=coeff_2(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_2(8) Q=coeff_2(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_3(0) Q=coeff_3(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_3(1) Q=coeff_3(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_3(2) Q=coeff_3(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_3(3) Q=coeff_3(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_3(4) Q=coeff_3(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_3(5) Q=coeff_3(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_3(6) Q=coeff_3(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_3(7) Q=coeff_3(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_3(8) Q=coeff_3(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_4(0) Q=coeff_4(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_4(1) Q=coeff_4(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_4(2) Q=coeff_4(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_4(3) Q=coeff_4(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_4(4) Q=coeff_4(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_4(5) Q=coeff_4(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_4(6) Q=coeff_4(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_4(7) Q=coeff_4(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_4(8) Q=coeff_4(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_5(0) Q=coeff_5(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_5(1) Q=coeff_5(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_5(2) Q=coeff_5(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_5(3) Q=coeff_5(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_5(4) Q=coeff_5(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_5(5) Q=coeff_5(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_5(6) Q=coeff_5(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_5(7) Q=coeff_5(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_5(8) Q=coeff_5(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_6(0) Q=coeff_6(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_6(1) Q=coeff_6(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_6(2) Q=coeff_6(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_6(3) Q=coeff_6(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_6(4) Q=coeff_6(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_6(5) Q=coeff_6(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_6(6) Q=coeff_6(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_6(7) Q=coeff_6(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_6(8) Q=coeff_6(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_7(0) Q=coeff_7(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_7(1) Q=coeff_7(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_7(2) Q=coeff_7(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_7(3) Q=coeff_7(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_7(4) Q=coeff_7(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_7(5) Q=coeff_7(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_7(6) Q=coeff_7(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_7(7) Q=coeff_7(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_7(8) Q=coeff_7(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_8(0) Q=coeff_8(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_8(1) Q=coeff_8(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_8(2) Q=coeff_8(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_8(3) Q=coeff_8(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_8(4) Q=coeff_8(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_8(5) Q=coeff_8(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_8(6) Q=coeff_8(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_8(7) Q=coeff_8(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_8(8) Q=coeff_8(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_9(0) Q=coeff_9(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_9(1) Q=coeff_9(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_9(2) Q=coeff_9(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_9(3) Q=coeff_9(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_9(4) Q=coeff_9(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_9(5) Q=coeff_9(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_9(6) Q=coeff_9(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_9(7) Q=coeff_9(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_read_run_befores.coeff_9(8) Q=coeff_9(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=ena Q=cavlc_fsm.ena +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=cavlc_fsm.idle Q=idle +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_len_gen.len_comb(0) Q=len_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_len_gen.len_comb(1) Q=len_comb(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_len_gen.len_comb(2) Q=len_comb(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_len_gen.len_comb(3) Q=len_comb(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cavlc_len_gen.len_comb(4) Q=len_comb(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=max_coeff_num(0) Q=cavlc_fsm.max_coeff_num(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=max_coeff_num(1) Q=cavlc_fsm.max_coeff_num(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=max_coeff_num(2) Q=cavlc_fsm.max_coeff_num(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=max_coeff_num(3) Q=cavlc_fsm.max_coeff_num(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=max_coeff_num(4) Q=cavlc_fsm.max_coeff_num(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=nC(0) Q=cavlc_read_total_coeffs.nC(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=nC(1) Q=cavlc_read_total_coeffs.nC(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=nC(2) Q=cavlc_read_total_coeffs.nC(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=nC(3) Q=cavlc_read_total_coeffs.nC(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=nC(4) Q=cavlc_read_total_coeffs.nC(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=nC(5) Q=cavlc_read_total_zeros.chroma_DC_sel +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(15) Q=cavlc_read_levels.rbsp(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(14) Q=cavlc_read_levels.rbsp(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(5) Q=cavlc_read_levels.rbsp(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(4) Q=cavlc_read_levels.rbsp(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(3) Q=cavlc_read_levels.rbsp(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(2) Q=cavlc_read_levels.rbsp(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(1) Q=cavlc_read_levels.rbsp(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(0) Q=cavlc_read_levels.rbsp(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(13) Q=cavlc_read_levels.rbsp(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(12) Q=cavlc_read_levels.rbsp(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(11) Q=cavlc_read_levels.rbsp(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(10) Q=cavlc_read_levels.rbsp(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(9) Q=cavlc_read_levels.rbsp(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(8) Q=cavlc_read_levels.rbsp(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(7) Q=cavlc_read_levels.rbsp(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rbsp(6) Q=cavlc_read_levels.rbsp(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rst_n Q=cavlc_fsm.rst_n +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=start Q=cavlc_fsm.start +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=cavlc_fsm.valid Q=valid +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt LUT4 I0=cavlc_read_total_coeffs.nC(2) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I3 O=TotalCoeff_comb(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0 I1=len_comb_LUT4_O_1_I2_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 O=TotalCoeff_comb(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I1 I2=len_comb_LUT4_O_1_I2_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(8) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_total_coeffs.rbsp_1(7) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(11) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(8) I2=cavlc_read_total_coeffs.rbsp_1(9) I3=cavlc_read_total_coeffs.rbsp_1(10) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(12) I1=cavlc_read_total_coeffs.rbsp_1(10) I2=cavlc_read_total_coeffs.rbsp_1(8) I3=cavlc_read_total_coeffs.rbsp_1(9) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_1(7) I2=cavlc_read_total_coeffs.rbsp_1(6) I3=cavlc_read_total_coeffs.rbsp_1(5) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_1(8) I3=cavlc_read_total_coeffs.rbsp_1(9) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_2(4) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(6) I1=cavlc_read_total_coeffs.rbsp_2(4) I2=cavlc_read_total_coeffs.rbsp_2(5) I3=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=start_LUT4_I1_O_LUT4_I2_2_I3 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_4(0) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101011 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_3(1) I3=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_3(4) I3=cavlc_read_total_coeffs.rbsp_3(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I3 O=TotalCoeff_comb(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100001110 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_4(3) I1=cavlc_read_total_coeffs.rbsp_4(2) I2=start_LUT4_I1_O_LUT4_I2_2_I3 I3=cavlc_read_total_coeffs.rbsp_4(1) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(6) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I0 I3=cavlc_read_total_coeffs.rbsp_1(7) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(6) I1=cavlc_read_total_coeffs.rbsp_1(7) I2=cavlc_read_total_coeffs.rbsp_1(8) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_1(5) I3=cavlc_read_total_coeffs.rbsp_1(4) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(5) I2=cavlc_read_total_coeffs.rbsp_1(4) I3=cavlc_read_total_coeffs.rbsp_1(6) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(3) I3=cavlc_read_total_coeffs.rbsp_1(2) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_total_coeffs.nC(2) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000111110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=cavlc_read_total_coeffs.rbsp_2(1) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(1) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1 I3=cavlc_read_total_coeffs.nC(2) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(3) I1=cavlc_read_total_coeffs.rbsp_2(4) I2=cavlc_read_total_coeffs.rbsp_2(5) I3=cavlc_read_total_coeffs.rbsp_2(2) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110011010101 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(4) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_2(5) I2=cavlc_read_total_coeffs.rbsp_2(6) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_2(7) I3=cavlc_read_total_coeffs.rbsp_2(8) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(4) I1=cavlc_read_total_coeffs.rbsp_2(6) I2=cavlc_read_total_coeffs.rbsp_2(5) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_1_I2_LUT4_O_I1 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(7) I1=cavlc_read_total_coeffs.rbsp_3(3) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=cavlc_read_total_coeffs.rbsp_3(4) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(2) I2=cavlc_read_total_coeffs.rbsp_3(4) I3=cavlc_read_total_coeffs.rbsp_3(5) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(0) I1=cavlc_read_total_coeffs.rbsp_3(2) I2=cavlc_read_total_coeffs.rbsp_3(1) I3=start_LUT4_I1_O_LUT4_I2_2_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I0 I2=cavlc_read_total_coeffs.rbsp_5(3) I3=cavlc_read_total_coeffs.rbsp_5(5) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I3 O=TotalCoeff_comb(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111101000100 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1 I2=cavlc_read_total_coeffs.nC(2) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I1 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I0 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_total_coeffs.rbsp_1(10) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(14) I1=cavlc_read_total_coeffs.rbsp_1(13) I2=cavlc_read_total_coeffs.rbsp_1(12) I3=cavlc_read_total_coeffs.rbsp_1(11) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111011111111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_total_coeffs.rbsp_1(11) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_I2 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(8) I1=cavlc_read_total_coeffs.rbsp_1(10) I2=cavlc_read_total_coeffs.rbsp_1(9) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(11) I1=cavlc_read_total_coeffs.rbsp_1(12) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=cavlc_read_total_coeffs.rbsp_1(7) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(8) I1=cavlc_read_total_coeffs.rbsp_1(9) I2=cavlc_read_total_coeffs.rbsp_1(7) I3=cavlc_read_total_coeffs.rbsp_1(6) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(6) I1=cavlc_read_total_coeffs.rbsp_1(8) I2=cavlc_read_total_coeffs.rbsp_1(7) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I1 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(5) I2=cavlc_read_total_coeffs.rbsp_1(7) I3=cavlc_read_total_coeffs.rbsp_1(6) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(5) I3=cavlc_read_total_coeffs.rbsp_1(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_2(1) I3=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_2(5) I2=cavlc_read_total_coeffs.rbsp_2(4) I3=cavlc_read_total_coeffs.rbsp_2(6) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(6) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_total_coeffs.rbsp_2(7) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111101110 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(9) I1=cavlc_read_total_coeffs.rbsp_2(8) I2=cavlc_read_total_coeffs.rbsp_2(10) I3=cavlc_read_total_coeffs.rbsp_2(11) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110011010101 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(10) I1=cavlc_read_total_coeffs.rbsp_2(8) I2=cavlc_read_total_coeffs.rbsp_2(12) I3=cavlc_read_total_coeffs.rbsp_2(11) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_2(9) I2=cavlc_read_total_coeffs.rbsp_2(10) I3=cavlc_read_total_coeffs.rbsp_2(8) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111100 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(5) I1=cavlc_read_total_coeffs.rbsp_2(6) I2=cavlc_read_total_coeffs.rbsp_2(7) I3=cavlc_read_total_coeffs.rbsp_2(4) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111101 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(5) I1=cavlc_read_total_coeffs.rbsp_2(2) I2=cavlc_read_total_coeffs.rbsp_2(3) I3=cavlc_read_total_coeffs.rbsp_2(4) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001101111100011 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_total_coeffs.nC(2) I3=start_LUT4_I1_O_LUT4_I2_2_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_3(1) I2=cavlc_read_total_coeffs.rbsp_3(0) I3=cavlc_read_total_coeffs.rbsp_3(2) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(7) I1=cavlc_read_total_coeffs.rbsp_3(5) I2=cavlc_read_total_coeffs.rbsp_3(6) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(4) I1=cavlc_read_total_coeffs.rbsp_3(6) I2=cavlc_read_total_coeffs.rbsp_3(5) I3=cavlc_read_total_coeffs.rbsp_3(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_3(1) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(1) I1=cavlc_read_total_coeffs.rbsp_3(5) I2=cavlc_read_total_coeffs.rbsp_3(4) I3=cavlc_read_total_coeffs.rbsp_3(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_3(2) I3=cavlc_read_total_coeffs.rbsp_3(0) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=start_LUT4_I1_O_LUT4_I2_2_I3 I1=cavlc_read_total_coeffs.rbsp_4(3) I2=cavlc_read_total_coeffs.rbsp_4(2) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111110 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_5(4) I1=cavlc_read_total_coeffs.rbsp_5(2) I2=cavlc_read_total_coeffs.rbsp_5(5) I3=cavlc_read_total_coeffs.rbsp_5(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*I3)" +.param INIT 0010000000000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I3_LUT4_O_I3 I3=cavlc_read_total_coeffs.rbsp_5(1) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I3 O=TotalCoeff_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1 I2=cavlc_read_total_coeffs.nC(2) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_total_coeffs.rbsp_2(4) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_2(5) I2=cavlc_read_total_coeffs.rbsp_2(7) I3=cavlc_read_total_coeffs.rbsp_2(6) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_2(6) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I2=cavlc_read_total_coeffs.rbsp_2(8) I3=cavlc_read_total_coeffs.rbsp_2(7) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_2(9) I2=cavlc_read_total_coeffs.rbsp_2(11) I3=cavlc_read_total_coeffs.rbsp_2(10) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_2(12) I2=cavlc_read_total_coeffs.rbsp_2(10) I3=cavlc_read_total_coeffs.rbsp_2(13) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_2(11) I3=cavlc_read_total_coeffs.rbsp_2(9) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(12) I1=cavlc_read_total_coeffs.rbsp_2(11) I2=cavlc_read_total_coeffs.rbsp_2(10) I3=cavlc_read_total_coeffs.rbsp_2(9) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(6) I1=cavlc_read_total_coeffs.rbsp_2(7) I2=cavlc_read_total_coeffs.rbsp_2(8) I3=cavlc_read_total_coeffs.rbsp_2(5) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I2=cavlc_read_total_coeffs.rbsp_2(7) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I3 O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(9) I1=cavlc_read_total_coeffs.rbsp_2(8) I2=cavlc_read_total_coeffs.rbsp_2(10) I3=cavlc_read_total_coeffs.rbsp_2(11) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_2(5) I3=cavlc_read_total_coeffs.rbsp_2(6) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_2(2) I3=cavlc_read_total_coeffs.rbsp_2(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=cavlc_read_total_coeffs.rbsp_2(3) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(3) I1=cavlc_read_total_coeffs.rbsp_2(5) I2=cavlc_read_total_coeffs.rbsp_2(4) I3=cavlc_read_total_coeffs.rbsp_2(2) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_2(1) I3=cavlc_read_total_coeffs.rbsp_2(0) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.nC(1) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(2) I1=cavlc_read_total_coeffs.rbsp_2(0) I2=cavlc_read_total_coeffs.rbsp_2(3) I3=cavlc_read_total_coeffs.rbsp_2(1) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(2) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(1) I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I1 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I0 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(12) I2=cavlc_read_total_coeffs.rbsp_1(14) I3=cavlc_read_total_coeffs.rbsp_1(13) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_1(11) I3=cavlc_read_total_coeffs.rbsp_1(10) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(12) I1=cavlc_read_total_coeffs.rbsp_1(13) I2=cavlc_read_total_coeffs.rbsp_1(11) I3=cavlc_read_total_coeffs.rbsp_1(10) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(10) I3=cavlc_read_total_coeffs.rbsp_1(11) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(12) I1=cavlc_read_total_coeffs.rbsp_1(15) I2=cavlc_read_total_coeffs.rbsp_1(13) I3=cavlc_read_total_coeffs.rbsp_1(14) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011100011010010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(8) I2=cavlc_read_total_coeffs.rbsp_1(9) I3=cavlc_read_total_coeffs.rbsp_1(10) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(10) I2=cavlc_read_total_coeffs.rbsp_1(12) I3=cavlc_read_total_coeffs.rbsp_1(11) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(9) I1=cavlc_read_total_coeffs.rbsp_1(8) I2=cavlc_read_total_coeffs.rbsp_1(7) I3=cavlc_read_total_coeffs.rbsp_1(6) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(8) I1=cavlc_read_total_coeffs.rbsp_1(7) I2=cavlc_read_total_coeffs.rbsp_1(6) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_1(3) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(4) I1=cavlc_read_total_coeffs.rbsp_1(7) I2=cavlc_read_total_coeffs.rbsp_1(6) I3=cavlc_read_total_coeffs.rbsp_1(5) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_1(3) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2 I3=start_LUT4_I1_O_LUT4_I2_2_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(2) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(5) I2=cavlc_read_total_coeffs.rbsp_3(6) I3=cavlc_read_total_coeffs.rbsp_3(8) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(8) I1=cavlc_read_total_coeffs.rbsp_3(9) I2=cavlc_read_total_coeffs.rbsp_3(7) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(5) I2=cavlc_read_total_coeffs.rbsp_3(6) I3=cavlc_read_total_coeffs.rbsp_3(7) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_3(7) I2=cavlc_read_total_coeffs.rbsp_3(5) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(5) I1=cavlc_read_total_coeffs.rbsp_3(6) I2=cavlc_read_total_coeffs.rbsp_3(4) I3=cavlc_read_total_coeffs.rbsp_3(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_3(1) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(5) I1=cavlc_read_total_coeffs.rbsp_3(3) I2=cavlc_read_total_coeffs.rbsp_3(4) I3=cavlc_read_total_coeffs.rbsp_3(2) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(1) I2=cavlc_read_total_coeffs.rbsp_3(3) I3=cavlc_read_total_coeffs.rbsp_3(2) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(4) I1=cavlc_read_total_coeffs.rbsp_3(1) I2=cavlc_read_total_coeffs.rbsp_3(2) I3=cavlc_read_total_coeffs.rbsp_3(0) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.nC(2) I2=cavlc_read_total_coeffs.rbsp_3(0) I3=cavlc_read_total_coeffs.rbsp_3(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=start_LUT4_I1_O_LUT4_I2_2_I3 I2=cavlc_read_total_coeffs.rbsp_4(3) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_4(2) I3=cavlc_read_total_coeffs.rbsp_4(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_4(4) I2=cavlc_read_total_coeffs.rbsp_4(0) I3=cavlc_read_total_coeffs.rbsp_4(1) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.nC(0) I2=cavlc_read_total_coeffs.nC(3) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.nC(4) I1=cavlc_read_total_coeffs.nC(1) I2=cavlc_read_total_coeffs.nC(2) I3=cavlc_read_total_zeros.chroma_DC_sel O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_5(2) I1=cavlc_read_total_coeffs.rbsp_5(1) I2=cavlc_read_total_coeffs.rbsp_5(5) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I3_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 I3=cavlc_read_total_coeffs.rbsp_5(0) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I1_O I1=len_comb_LUT4_O_1_I2_LUT4_O_I2 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_1(11) I2=cavlc_read_total_coeffs.rbsp_1(10) I3=cavlc_read_total_coeffs.rbsp_1(9) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_1(11) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I0 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(13) I1=cavlc_read_total_coeffs.rbsp_1(11) I2=cavlc_read_total_coeffs.rbsp_1(12) I3=cavlc_read_total_coeffs.rbsp_1(10) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_I0 I1=cavlc_read_total_coeffs.rbsp_1(11) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(15) I1=cavlc_read_total_coeffs.rbsp_1(14) I2=cavlc_read_total_coeffs.rbsp_1(13) I3=cavlc_read_total_coeffs.rbsp_1(12) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_I2 I1=cavlc_read_total_coeffs.rbsp_1(11) I2=cavlc_read_total_coeffs.rbsp_1(10) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I0 O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_1(12) I3=cavlc_read_total_coeffs.rbsp_1(13) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(15) I1=cavlc_read_total_coeffs.rbsp_1(14) I2=cavlc_read_total_coeffs.rbsp_1(13) I3=cavlc_read_total_coeffs.rbsp_1(12) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=cavlc_read_total_coeffs.rbsp_2(4) I2=cavlc_read_total_coeffs.rbsp_2(1) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 O=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_2(7) I3=cavlc_read_total_coeffs.rbsp_2(6) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_2(5) I3=cavlc_read_total_coeffs.rbsp_2(4) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_2(6) I2=cavlc_read_total_coeffs.rbsp_2(8) I3=cavlc_read_total_coeffs.rbsp_2(7) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111110 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_2(6) I2=cavlc_read_total_coeffs.rbsp_2(7) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*I3)" +.param INIT 0010000000000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_2(10) I3=cavlc_read_total_coeffs.rbsp_2(9) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(9) I1=cavlc_read_total_coeffs.rbsp_2(10) I2=cavlc_read_total_coeffs.rbsp_2(11) I3=cavlc_read_total_coeffs.rbsp_2(8) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110100010000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(2) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2 I3=start_LUT4_I1_O_LUT4_I2_2_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.nC(2) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_3(0) I3=cavlc_read_total_coeffs.rbsp_3(1) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(3) I2=cavlc_read_total_coeffs.rbsp_3(2) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I0 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_3(3) I3=cavlc_read_total_coeffs.rbsp_3(2) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_3(4) I3=cavlc_read_total_coeffs.rbsp_3(5) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_3(6) I3=cavlc_read_total_coeffs.rbsp_3(5) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_3(4) I3=cavlc_read_total_coeffs.rbsp_3(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(8) I1=cavlc_read_total_coeffs.rbsp_3(6) I2=cavlc_read_total_coeffs.rbsp_3(5) I3=cavlc_read_total_coeffs.rbsp_3(7) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(5) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=cavlc_read_total_coeffs.rbsp_3(6) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I2 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(7) I2=cavlc_read_total_coeffs.rbsp_3(9) I3=cavlc_read_total_coeffs.rbsp_3(8) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_4(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I3_LUT4_O_I1 I2=start_LUT4_I1_O_LUT4_I2_2_I3 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_4(1) I2=cavlc_read_total_coeffs.rbsp_4(2) I3=cavlc_read_total_coeffs.rbsp_4(3) O=cavlc_fsm.TotalCoeff_comb_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_I3 O=TrailingOnes_comb(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111110110000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I3 O=TrailingOnes_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2 I3=cavlc_read_total_coeffs.nC(2) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_total_coeffs.rbsp_1(1) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_total_coeffs.rbsp_1(4) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_1(10) I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(9) I3=cavlc_read_total_coeffs.rbsp_1(8) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(14) I1=cavlc_read_total_coeffs.rbsp_1(12) I2=cavlc_read_total_coeffs.rbsp_1(11) I3=cavlc_read_total_coeffs.rbsp_1(15) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(12) I1=cavlc_read_total_coeffs.rbsp_1(13) I2=cavlc_read_total_coeffs.rbsp_1(14) I3=cavlc_read_total_coeffs.rbsp_1(11) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(10) I3=cavlc_read_total_coeffs.rbsp_1(11) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(9) I2=cavlc_read_total_coeffs.rbsp_1(8) I3=cavlc_read_total_coeffs.rbsp_1(12) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(13) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I0 I2=cavlc_read_total_coeffs.rbsp_1(10) I3=cavlc_read_total_coeffs.rbsp_1(7) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(9) I1=cavlc_read_total_coeffs.rbsp_1(7) I2=cavlc_read_total_coeffs.rbsp_1(6) I3=cavlc_read_total_coeffs.rbsp_1(5) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(8) I1=cavlc_read_total_coeffs.rbsp_1(6) I2=cavlc_read_total_coeffs.rbsp_1(7) I3=cavlc_read_total_coeffs.rbsp_1(5) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(5) I1=cavlc_read_total_coeffs.rbsp_1(6) I2=cavlc_read_total_coeffs.rbsp_1(4) I3=cavlc_read_total_coeffs.rbsp_1(3) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(2) I2=cavlc_read_total_coeffs.rbsp_1(5) I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_1(0) I3=cavlc_read_total_coeffs.nC(1) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(9) I1=cavlc_read_total_coeffs.rbsp_2(11) I2=cavlc_read_total_coeffs.rbsp_2(13) I3=cavlc_read_total_coeffs.rbsp_2(12) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000010101011 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(13) I1=cavlc_read_total_coeffs.rbsp_2(11) I2=cavlc_read_total_coeffs.rbsp_2(10) I3=cavlc_read_total_coeffs.rbsp_2(9) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_2(10) I2=cavlc_read_total_coeffs.rbsp_2(6) I3=cavlc_read_total_coeffs.rbsp_2(7) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000101 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(9) I1=cavlc_read_total_coeffs.rbsp_2(10) I2=cavlc_read_total_coeffs.rbsp_2(11) I3=cavlc_read_total_coeffs.rbsp_2(8) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_2(8) I3=cavlc_read_total_coeffs.rbsp_2(6) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(7) I1=cavlc_read_total_coeffs.rbsp_2(5) I2=cavlc_read_total_coeffs.rbsp_2(4) I3=cavlc_read_total_coeffs.rbsp_2(6) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101100001111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(3) I1=cavlc_read_total_coeffs.rbsp_2(2) I2=cavlc_read_total_coeffs.rbsp_2(5) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(2) I1=cavlc_read_total_coeffs.rbsp_2(0) I2=cavlc_read_total_coeffs.rbsp_2(1) I3=cavlc_read_total_coeffs.nC(1) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I1 I2=cavlc_read_total_coeffs.nC(2) I3=start_LUT4_I1_O_LUT4_I2_2_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=cavlc_read_total_coeffs.rbsp_3(9) I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(8) I1=cavlc_read_total_coeffs.rbsp_3(6) I2=cavlc_read_total_coeffs.rbsp_3(7) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I0 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(4) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_3(5) I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(8) I2=cavlc_read_total_coeffs.rbsp_3(6) I3=cavlc_read_total_coeffs.rbsp_3(7) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(3) I2=cavlc_read_total_coeffs.rbsp_3(4) I3=cavlc_read_total_coeffs.rbsp_3(7) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(6) I1=cavlc_read_total_coeffs.rbsp_3(4) I2=cavlc_read_total_coeffs.rbsp_3(3) I3=cavlc_read_total_coeffs.rbsp_3(2) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(2) I2=cavlc_read_total_coeffs.rbsp_3(5) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_3(3) I2=cavlc_read_total_coeffs.rbsp_3(1) I3=cavlc_read_total_coeffs.rbsp_3(0) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111101010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(2) I2=cavlc_read_total_coeffs.rbsp_3(4) I3=cavlc_read_total_coeffs.rbsp_3(3) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101100 +.subckt LUT4 I0=start_LUT4_I1_O_LUT4_I2_2_I3 I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I1_LUT4_O_I3 I2=cavlc_read_total_coeffs.rbsp_4(5) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_5(1) I1=cavlc_read_total_coeffs.rbsp_5(2) I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I3_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I3_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_5(4) I3=cavlc_read_total_coeffs.rbsp_5(3) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111100 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_5(7) I1=cavlc_read_total_coeffs.rbsp_5(3) I2=cavlc_read_total_coeffs.rbsp_5(6) I3=cavlc_read_total_coeffs.rbsp_5(5) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001111011100 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_total_coeffs.nC(2) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_total_coeffs.rbsp_1(2) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(5) I3=cavlc_read_total_coeffs.rbsp_1(7) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010111111100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I2=cavlc_read_total_coeffs.rbsp_1(5) I3=cavlc_read_total_coeffs.rbsp_1(7) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_1(6) I3=cavlc_read_total_coeffs.rbsp_1(8) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(8) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(9) I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(12) I3=cavlc_read_total_coeffs.rbsp_1(10) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(13) I2=cavlc_read_total_coeffs.rbsp_1(12) I3=cavlc_read_total_coeffs.rbsp_1(15) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(12) I1=cavlc_read_total_coeffs.rbsp_1(13) I2=cavlc_read_total_coeffs.rbsp_1(14) I3=cavlc_read_total_coeffs.rbsp_1(11) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011001100001110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(6) I2=cavlc_read_total_coeffs.rbsp_1(11) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(4) I2=cavlc_read_total_coeffs.rbsp_1(5) I3=cavlc_read_total_coeffs.rbsp_1(6) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_1(3) I3=cavlc_read_total_coeffs.rbsp_1(4) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I1 I3=cavlc_read_total_coeffs.rbsp_1(1) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(7) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_2(6) I3=cavlc_read_total_coeffs.rbsp_2(8) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101011111100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_2(10) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(12) I1=cavlc_read_total_coeffs.rbsp_2(11) I2=cavlc_read_total_coeffs.rbsp_2(9) I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000000110111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(13) I1=cavlc_read_total_coeffs.rbsp_2(12) I2=cavlc_read_total_coeffs.rbsp_2(11) I3=cavlc_read_total_coeffs.rbsp_2(10) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(9) I1=cavlc_read_total_coeffs.rbsp_2(6) I2=cavlc_read_total_coeffs.rbsp_2(7) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(6) I1=cavlc_read_total_coeffs.rbsp_2(4) I2=cavlc_read_total_coeffs.rbsp_2(7) I3=cavlc_read_total_coeffs.rbsp_2(5) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_2(1) I2=cavlc_read_total_coeffs.rbsp_2(4) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_total_coeffs.nC(2) I3=start_LUT4_I1_O_LUT4_I2_2_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_total_coeffs.rbsp_3(0) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(6) I1=cavlc_read_total_coeffs.rbsp_3(4) I2=cavlc_read_total_coeffs.rbsp_3(5) I3=cavlc_read_total_coeffs.rbsp_3(3) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001110000000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(8) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.rbsp_3(6) I3=cavlc_read_total_coeffs.rbsp_3(5) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_total_coeffs.rbsp_3(7) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_3(6) I2=cavlc_read_total_coeffs.rbsp_3(2) I3=cavlc_read_total_coeffs.rbsp_3(1) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(1) I2=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_3(1) I2=cavlc_read_total_coeffs.rbsp_3(0) I3=cavlc_read_total_coeffs.rbsp_3(2) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(4) I2=cavlc_read_total_coeffs.rbsp_3(3) I3=cavlc_read_total_coeffs.rbsp_3(5) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I1_LUT4_O_I3 I1=cavlc_read_total_coeffs.rbsp_4(4) I2=start_LUT4_I1_O_LUT4_I2_2_I3 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_5(4) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_5(2) I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_3_I3 O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_5(7) I1=cavlc_read_total_coeffs.rbsp_5(5) I2=cavlc_read_total_coeffs.rbsp_5(6) I3=cavlc_read_total_coeffs.rbsp_5(3) O=cavlc_fsm.TrailingOnes_comb_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011001111100000 +.subckt ff CQZ=cavlc_fsm.i(3) D=cavlc_fsm.i_ff_CQZ_D QCK=cavlc_fsm.clk QEN=idle_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_fsm.i(2) D=cavlc_fsm.i_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=idle_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I0 I1=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I1 I2=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2 I3=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cavlc_fsm.i_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O I2=cavlc_fsm.i(2) I3=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_fsm.i(0) I2=TrailingOnes(1) I3=TrailingOnes(0) O=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=TotalCoeff_comb(0) I1=TotalCoeff_comb(1) I2=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O I3=TotalCoeff_comb(2) O=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I0 I1=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.i(2) I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101011000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff(2) I3=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 I3=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 O=idle_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(0) I3=cavlc_fsm.i(1) O=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=cavlc_fsm.i(1) D=cavlc_fsm.i_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=idle_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_2_D_LUT4_O_I0 I1=cavlc_fsm.i_ff_CQZ_2_D_LUT4_O_I1 I2=cavlc_fsm.i_ff_CQZ_2_D_LUT4_O_I2 I3=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cavlc_fsm.i_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111100010001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i(0) I2=cavlc_fsm.i(1) I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=cavlc_fsm.i_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=cavlc_fsm.TotalCoeff(0) I3=cavlc_fsm.TotalCoeff(1) O=cavlc_fsm.i_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I0 I1=TotalCoeff_comb(0) I2=TotalCoeff_comb(1) I3=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O O=cavlc_fsm.i_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101000111100 +.subckt LUT4 I0=cavlc_fsm.i(0) I1=TrailingOnes(0) I2=cavlc_fsm.i(1) I3=TrailingOnes(1) O=cavlc_fsm.i_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt ff CQZ=cavlc_fsm.i(0) D=cavlc_fsm.i_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=idle_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O I2=cavlc_fsm.i_ff_CQZ_3_D_LUT4_O_I2 I3=cavlc_fsm.i_ff_CQZ_3_D_LUT4_O_I3 O=cavlc_fsm.i_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=cavlc_fsm.i(0) I3=cavlc_fsm.TotalCoeff(0) O=cavlc_fsm.i_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=TotalCoeff_comb(0) I1=cavlc_fsm.i(0) I2=TrailingOnes(0) I3=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O O=cavlc_fsm.i_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I1 I2=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I2 I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3 O=cavlc_fsm.i_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111100000 +.subckt LUT4 I0=TotalCoeff_comb(0) I1=TotalCoeff_comb(1) I2=TotalCoeff_comb(2) I3=TotalCoeff_comb(3) O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 I1=cavlc_fsm.i(2) I2=cavlc_fsm.i(3) I3=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff(3) I2=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=cavlc_fsm.TotalCoeff(2) O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3_LUT4_I1_O I1=idle_LUT4_I1_I0 I2=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3_LUT4_I1_O I2=idle_LUT4_I1_I0 I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=cavlc_read_run_befores.sel I1=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3 I2=cavlc_read_run_befores.ZeroLeft_init I3=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_O O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I2=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=cavlc_read_run_befores.clr_LUT4_I3_O O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I2=cavlc_fsm.i(2) I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I1=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O I2=cavlc_read_run_befores.clr_LUT4_I3_O I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I2=idle_LUT4_I1_I0 I3=cavlc_read_run_befores.clr_LUT4_I3_O O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=ZeroLeft(1) I2=cavlc_fsm.i(0) I3=ZeroLeft(0) O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000100110010000 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_fsm.i(0) I2=ZeroLeft(0) I3=ZeroLeft(1) O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111010111101 +.subckt LUT4 I0=cavlc_fsm.i(2) I1=cavlc_fsm.i(1) I2=cavlc_read_run_befores.clr_LUT4_I3_O I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_fsm.i(0) I2=ZeroLeft(0) I3=ZeroLeft(1) O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000101000 +.subckt LUT4 I0=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_O I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_fsm.i(0) I2=ZeroLeft(0) I3=ZeroLeft(1) O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110101111110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I2=cavlc_fsm.i(3) I3=cavlc_read_run_befores.clr_LUT4_I3_O O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I0 I1=cavlc_fsm.i(3) I2=ZeroLeft(3) I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I0 I1=cavlc_fsm.i(3) I2=ZeroLeft(3) I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=ZeroLeft(2) I2=cavlc_fsm.i(2) I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I0 I2=cavlc_fsm.i(3) I3=ZeroLeft(3) O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I0 I2=cavlc_fsm.i(3) I3=ZeroLeft(3) O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=ZeroLeft(2) I2=cavlc_fsm.i(2) I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=ZeroLeft(1) I2=cavlc_fsm.i(0) I3=ZeroLeft(0) O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i(3) I2=cavlc_fsm.i(2) I3=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 O=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt ff CQZ=cavlc_fsm.valid D=cavlc_fsm.valid_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.valid_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=idle_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I3=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3_LUT4_I1_O O=cavlc_fsm.valid_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=cavlc_fsm.valid_ff_CQZ_D I1=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1 I2=idle_ff_CQZ_D_LUT4_O_I3 I3=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_fsm.valid_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_I3_O I2=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_I2 I3=cavlc_fsm.ena O=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O I3=idle_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.ena I2=cavlc_fsm.start I3=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1 O=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_run_befores.clr I1=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I1 I2=cavlc_fsm.idle I3=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_O O=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.prefix_sel I3=cavlc_read_levels.t1s_sel O=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=idle_LUT4_I1_I0 I1=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I2=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3_LUT4_I1_O I3=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt ff CQZ=cavlc_read_levels.calc_sel D=cavlc_read_levels.calc_sel_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O I2=cavlc_read_levels.suffix_sel_ff_CQZ_D I3=cavlc_read_levels.calc_sel_ff_CQZ_D O=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_levels.calc_sel I1=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.suffix_sel I3=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_O O=cavlc_read_levels.calc_sel_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cavlc_read_levels.suffix_sel I1=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_O I3=cavlc_read_levels.calc_sel O=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3 O=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_init I1=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3 I2=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_O I3=cavlc_read_run_befores.sel O=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.calc_sel I3=cavlc_read_levels.suffix_sel O=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_fsm.idle I1=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_O I3=cavlc_read_run_befores.clr O=idle_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_run_befores.sel I3=cavlc_read_run_befores.ZeroLeft_init O=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=cavlc_read_levels.level_0(8) D=cavlc_read_levels.level_0_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_0(7) D=cavlc_read_levels.level_0_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_0_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_0(6) D=cavlc_read_levels.level_0_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_0_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_0(5) D=cavlc_read_levels.level_0_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_0_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_0(4) D=cavlc_read_levels.level_0_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_0_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_0(3) D=cavlc_read_levels.level_0_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_0_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_0(2) D=cavlc_read_levels.level_0_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_0_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_0(1) D=cavlc_read_levels.level_0_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_0_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_0(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_0_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I1=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 I1=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=idle_LUT4_I1_I0 I3=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_I3_1_I1 I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 O=cavlc_read_levels.level_14_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 I2=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 I3=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_abs_refresh I3=cavlc_read_levels.t1s_sel O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I2 I1=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1 I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011101110 +.subckt LUT4 I0=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1 I1=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_I2 I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt LUT4 I0=TrailingOnes(1) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.i(0) O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111001100000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1 I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O I1=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 I2=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O I3=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=TrailingOnes(1) I1=cavlc_fsm.i(1) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I3=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 I3=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I1=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt ff CQZ=cavlc_read_levels.level_10(8) D=cavlc_read_levels.level_10_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_10(7) D=cavlc_read_levels.level_10_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_10_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=cavlc_read_levels.level_10(6) D=cavlc_read_levels.level_10_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_10_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt ff CQZ=cavlc_read_levels.level_10(5) D=cavlc_read_levels.level_10_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_10_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=cavlc_read_levels.level_10(4) D=cavlc_read_levels.level_10_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_10_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=cavlc_read_levels.level_10(3) D=cavlc_read_levels.level_10_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_10_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=cavlc_read_levels.level_10(2) D=cavlc_read_levels.level_10_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_10_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=cavlc_read_levels.level_10(1) D=cavlc_read_levels.level_10_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_10_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=cavlc_read_levels.level_10(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_10_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_10(5) I3=cavlc_read_levels.level_11(5) O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I0 I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O I2=cavlc_read_levels.level_8(5) I3=cavlc_read_levels.level_9(5) O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_I0 I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I3_O I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_2(5) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_I0_LUT4_O_I2 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I2=cavlc_read_levels.level_0(5) I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_3(5) I2=cavlc_read_levels.level_1(5) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cavlc_read_levels.level_11(8) I1=cavlc_read_levels.level_10(8) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I3 O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_8(8) I2=cavlc_read_levels.level_9(8) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(0) I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 I3=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 I3=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cavlc_read_levels.level_11(8) D=cavlc_read_levels.level_11_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_11_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_11(7) D=cavlc_read_levels.level_11_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_11_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_11_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_11(6) D=cavlc_read_levels.level_11_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_11_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_11_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_11(5) D=cavlc_read_levels.level_11_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_11_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_11_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_11(4) D=cavlc_read_levels.level_11_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_11_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_11_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_11(3) D=cavlc_read_levels.level_11_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_11_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_11_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_11(2) D=cavlc_read_levels.level_11_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_11_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_11_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_11(1) D=cavlc_read_levels.level_11_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_11_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_11_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_11(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_11_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_11_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=cavlc_read_levels.level_13(8) I1=cavlc_read_levels.level_12(8) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_I1 I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_I2 I3=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=cavlc_read_levels.level_5(2) I1=cavlc_read_levels.level_4(2) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i(0) I2=cavlc_read_levels.level_12(2) I3=cavlc_read_levels.level_13(2) O=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I1=cavlc_read_levels.level_7(2) I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I3_I2 I3=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=cavlc_read_levels.level_15(2) I1=cavlc_read_levels.level_14(2) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O I1=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_I3_O O=cavlc_read_levels.level_11_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt ff CQZ=cavlc_read_levels.level_12(8) D=cavlc_read_levels.level_12_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_12(7) D=cavlc_read_levels.level_12_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_12_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_12(6) D=cavlc_read_levels.level_12_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_12_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_12(5) D=cavlc_read_levels.level_12_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_12_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_12(4) D=cavlc_read_levels.level_12_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_12_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_12(3) D=cavlc_read_levels.level_12_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_12_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_12(2) D=cavlc_read_levels.level_12_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_12_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_12(1) D=cavlc_read_levels.level_12_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_12_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_12(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_12_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I1=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I2 I3=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=TrailingOnes(1) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.i(0) O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111001100000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 I2=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 I3=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I2=cavlc_fsm.i(0) I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I1=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=cavlc_read_levels.level_14(1) I1=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2 I3=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000011111111 +.subckt LUT4 I0=cavlc_read_levels.level_14(0) I1=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_I2 I3=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000011111111 +.subckt LUT4 I0=cavlc_fsm.i(0) I1=cavlc_fsm.i(1) I2=cavlc_read_levels.level_12(0) I3=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_I2_LUT4_O_I3 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O I1=cavlc_read_levels.level_13(0) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_15(0) O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_I0 I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O_LUT4_I1_O I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_I0_LUT4_O_I0 I1=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_I0_LUT4_O_I1 I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O I2=cavlc_read_levels.level_8(0) I3=cavlc_read_levels.level_9(0) O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i(0) I2=cavlc_read_levels.level_10(0) I3=cavlc_read_levels.level_11(0) O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=cavlc_fsm.i(0) I1=cavlc_fsm.i(1) I2=cavlc_read_levels.level_12(1) I3=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I3 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O I1=cavlc_read_levels.level_13(1) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_15(1) O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1 I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I0 I1=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I1 I2=cavlc_fsm.i(2) I3=cavlc_fsm.i(3) O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110011111010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_levels.level_2(1) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I2=cavlc_read_levels.level_0(1) I3=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_3(1) I2=cavlc_read_levels.level_1(1) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cavlc_read_levels.level_9(1) I1=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_8(1) I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.level_11(1) I1=cavlc_read_levels.level_10(1) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.i(0) O=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_levels.level_13(8) D=cavlc_read_levels.level_13_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_13_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_13(7) D=cavlc_read_levels.level_13_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_13_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_13_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_13(6) D=cavlc_read_levels.level_13_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_13_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_13_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_13(5) D=cavlc_read_levels.level_13_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_13_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_13_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_13(4) D=cavlc_read_levels.level_13_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_13_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_13_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_13(3) D=cavlc_read_levels.level_13_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_13_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_13_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_13(2) D=cavlc_read_levels.level_13_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_13_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_13_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_13(1) D=cavlc_read_levels.level_13_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_13_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_13_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_13(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_13_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_13_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I2=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(1) I3=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_levels.level_13_ff_CQZ_QEN_LUT4_O_I0 I1=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=cavlc_read_levels.level_13_ff_CQZ_QEN_LUT4_O_I2 I3=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_levels.level_13_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i(0) I2=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 O=cavlc_read_levels.level_13_ff_CQZ_QEN_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_13_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt ff CQZ=cavlc_read_levels.level_14(8) D=cavlc_read_levels.level_14_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_14(7) D=cavlc_read_levels.level_14_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_14_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_14(6) D=cavlc_read_levels.level_14_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_14_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_14(5) D=cavlc_read_levels.level_14_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_14_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_14(4) D=cavlc_read_levels.level_14_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_14_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_14(3) D=cavlc_read_levels.level_14_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_14_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_14(2) D=cavlc_read_levels.level_14_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_14_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_14(1) D=cavlc_read_levels.level_14_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_14_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_14(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_14_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffix_sel_LUT4_I0_O I3=cavlc_read_levels.rbsp(1) O=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cavlc_read_levels.level_15(8) D=cavlc_read_levels.level_15_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_15(7) D=cavlc_read_levels.level_15_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 O=cavlc_read_levels.level_15_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_15(6) D=cavlc_read_levels.level_15_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_15_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00111010 +.subckt ff CQZ=cavlc_read_levels.level_15(5) D=cavlc_read_levels.level_15_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O O=cavlc_read_levels.level_15_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00111010 +.subckt ff CQZ=cavlc_read_levels.level_15(4) D=cavlc_read_levels.level_15_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O O=cavlc_read_levels.level_15_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt ff CQZ=cavlc_read_levels.level_15(3) D=cavlc_read_levels.level_15_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_15_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt ff CQZ=cavlc_read_levels.level_15(2) D=cavlc_read_levels.level_15_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3 O=cavlc_read_levels.level_15_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00111010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp(3) I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp(2) I1=cavlc_read_levels.level_code_tmp(1) I2=cavlc_read_levels.level_LUT4_O_I3 I3=cavlc_read_levels.level_code_tmp(0) O=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110101000 +.subckt ff CQZ=cavlc_read_levels.level_15(1) D=cavlc_read_levels.level_15_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 O=cavlc_read_levels.level_15_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_15(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O O=cavlc_read_levels.level_15_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00111010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_levels.level_15_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_levels.level_1(8) D=cavlc_read_levels.level_1_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_1_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_1(7) D=cavlc_read_levels.level_1_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_1_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_1(6) D=cavlc_read_levels.level_1_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_1_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_1(5) D=cavlc_read_levels.level_1_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_1_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_1(4) D=cavlc_read_levels.level_1_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_1_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_1(3) D=cavlc_read_levels.level_1_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_1_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_1_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_1(2) D=cavlc_read_levels.level_1_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_1_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_1_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_1(1) D=cavlc_read_levels.level_1_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_1_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_1_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_1(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_1_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I2=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i(0) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I3=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.i(0) O=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_levels.level_1_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 I1=cavlc_fsm.i(0) I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=TrailingOnes(1) O=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i(0) I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(2) I3=cavlc_fsm.i(3) O=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_abs_refresh I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt ff CQZ=cavlc_read_levels.level_2(8) D=cavlc_read_levels.level_2_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_2(7) D=cavlc_read_levels.level_2_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_2_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_2(6) D=cavlc_read_levels.level_2_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_2_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_2(5) D=cavlc_read_levels.level_2_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_2_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_2(4) D=cavlc_read_levels.level_2_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_2_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_2(3) D=cavlc_read_levels.level_2_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_2_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_2(2) D=cavlc_read_levels.level_2_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_2_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_2(1) D=cavlc_read_levels.level_2_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_2_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_2(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I1=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I2 I3=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3 O=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I1 I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 O=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 O=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 O=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 I2=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 O=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 O=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt ff CQZ=cavlc_read_levels.level_3(8) D=cavlc_read_levels.level_3_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_3(7) D=cavlc_read_levels.level_3_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_3_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_3(6) D=cavlc_read_levels.level_3_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_3_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_3(5) D=cavlc_read_levels.level_3_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_3_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_3(4) D=cavlc_read_levels.level_3_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_3_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_3(3) D=cavlc_read_levels.level_3_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_3_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_3(2) D=cavlc_read_levels.level_3_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_3_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_3(1) D=cavlc_read_levels.level_3_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_3_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_3(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_3_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I2=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_levels.level_4(8) D=cavlc_read_levels.level_4_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_4(7) D=cavlc_read_levels.level_4_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_4_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_4(6) D=cavlc_read_levels.level_4_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_4_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_4(5) D=cavlc_read_levels.level_4_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_4_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_4(4) D=cavlc_read_levels.level_4_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_4_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_4(3) D=cavlc_read_levels.level_4_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_4_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_4(2) D=cavlc_read_levels.level_4_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_4_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_4(1) D=cavlc_read_levels.level_4_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_4_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_4(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_4_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 I2=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 I3=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I1 I2=cavlc_read_levels.level_6(6) I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_I1 I2=cavlc_read_levels.level_6(5) I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_I1_LUT4_O_I1 I2=cavlc_read_levels.level_7(5) I3=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=cavlc_read_levels.level_5(5) I1=cavlc_read_levels.level_4(5) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I3_I0 I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I3_I1 I2=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_15(5) I1=cavlc_read_levels.level_14(5) I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_12(5) I2=cavlc_read_levels.level_13(5) I3=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_I1 I2=cavlc_read_levels.level_6(2) I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I0 I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I1 I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_2(2) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I0_LUT4_O_I2 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I2=cavlc_read_levels.level_0(2) I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_3(2) I2=cavlc_read_levels.level_1(2) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I0 I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I1 I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O I2=cavlc_read_levels.level_8(2) I3=cavlc_read_levels.level_9(2) O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i(0) I2=cavlc_read_levels.level_10(2) I3=cavlc_read_levels.level_11(2) O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1 I2=cavlc_read_levels.level_7(6) I3=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=cavlc_read_levels.level_5(6) I1=cavlc_read_levels.level_4(6) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I0 I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1 I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I0 I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 I2=cavlc_fsm.i(1) I3=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O I2=cavlc_read_levels.level_12(6) I3=cavlc_read_levels.level_13(6) O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=cavlc_read_levels.level_14(6) I3=cavlc_read_levels.level_15(6) O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0 I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1 I2=cavlc_fsm.i(2) I3=cavlc_fsm.i(3) O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110011111010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_levels.level_2(6) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I2=cavlc_read_levels.level_0(6) I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_3(6) I2=cavlc_read_levels.level_1(6) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cavlc_read_levels.level_9(6) I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_8(6) I3=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.level_11(6) I1=cavlc_read_levels.level_10(6) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.i(0) O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I2 I3=cavlc_read_levels.level_2_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=cavlc_read_levels.level_3_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_4(1) I2=cavlc_read_levels.level_5(1) I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_4(0) I2=cavlc_read_levels.level_5(0) I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O_LUT4_I1_I0 I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O_LUT4_I1_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_read_levels.level_7(0) I1=cavlc_read_levels.level_6(0) I2=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_2(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O_LUT4_I1_I3_LUT4_O_I2 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I2=cavlc_read_levels.level_0(0) I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_3(0) I2=cavlc_read_levels.level_1(0) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_1_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I2 I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_levels.level_7(1) I1=cavlc_read_levels.level_6(1) I2=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O I3=cavlc_read_levels.level_4_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_levels.level_4_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 I1=cavlc_fsm.i(0) I2=cavlc_fsm.i(1) I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_4_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011011100000011 +.subckt ff CQZ=cavlc_read_levels.level_5(8) D=cavlc_read_levels.level_5_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_5(7) D=cavlc_read_levels.level_5_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_5_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_5(6) D=cavlc_read_levels.level_5_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_5_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_5(5) D=cavlc_read_levels.level_5_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_5_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_5(4) D=cavlc_read_levels.level_5_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_5_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_5(3) D=cavlc_read_levels.level_5_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_5_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_5(2) D=cavlc_read_levels.level_5_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_5_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_5(1) D=cavlc_read_levels.level_5_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_5_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_5(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_5_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=cavlc_read_levels.level_13_ff_CQZ_QEN_LUT4_O_I0 I1=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 I3=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O O=cavlc_read_levels.level_5_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=cavlc_read_levels.level_7(8) I1=cavlc_read_levels.level_6(8) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_7(7) I1=cavlc_read_levels.level_6(7) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_I0 I1=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_I2 I3=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cavlc_read_levels.level_15(8) I1=cavlc_read_levels.level_14(8) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_5(8) I1=cavlc_read_levels.level_4(8) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O I1=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_I1 I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I2 I3=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I3 O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_0(8) I2=cavlc_read_levels.level_1(8) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=cavlc_read_levels.level_3(8) I1=cavlc_read_levels.level_2(8) I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(2) I3=cavlc_fsm.i(3) O=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_levels.level_6(8) D=cavlc_read_levels.level_6_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_6(7) D=cavlc_read_levels.level_6_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_6_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_6(6) D=cavlc_read_levels.level_6_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_6_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_6(5) D=cavlc_read_levels.level_6_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_6_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_6(4) D=cavlc_read_levels.level_6_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_6_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_6(3) D=cavlc_read_levels.level_6_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_6_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_6(2) D=cavlc_read_levels.level_6_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_6_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_6(1) D=cavlc_read_levels.level_6_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_6_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_6(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_6_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I1=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O I3=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_I3 O=cavlc_read_levels.level_6_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 I3=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 I2=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 O=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt ff CQZ=cavlc_read_levels.level_7(8) D=cavlc_read_levels.level_7_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_7(7) D=cavlc_read_levels.level_7_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_7_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_7(6) D=cavlc_read_levels.level_7_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_7_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_7(5) D=cavlc_read_levels.level_7_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_7_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_7(4) D=cavlc_read_levels.level_7_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_7_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_7(3) D=cavlc_read_levels.level_7_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_7_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_7(2) D=cavlc_read_levels.level_7_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_7_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_7(1) D=cavlc_read_levels.level_7_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_7_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_7(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_7_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I1=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=cavlc_fsm.i(0) I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000111110011 +.subckt LUT4 I0=cavlc_read_levels.level_9(7) I1=cavlc_read_levels.level_8(7) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_9(3) I1=cavlc_read_levels.level_8(3) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I0 I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=cavlc_read_levels.level_13(3) I1=cavlc_read_levels.level_12(3) I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I1 I2=cavlc_read_levels.level_14(3) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I2=cavlc_read_levels.level_15(3) I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3 I1=cavlc_read_levels.level_14(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I2 I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=cavlc_read_levels.level_13(4) I1=cavlc_read_levels.level_12(4) I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I2=cavlc_read_levels.level_15(4) I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I0 I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=cavlc_read_levels.level_7(4) I1=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 I3=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I1=cavlc_read_levels.level_6(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101111110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i(0) I2=cavlc_read_levels.level_4(4) I3=cavlc_read_levels.level_5(4) O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0 I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I1 I2=cavlc_fsm.i(2) I3=cavlc_fsm.i(3) O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_levels.level_2(4) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I2=cavlc_read_levels.level_0(4) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_3(4) I2=cavlc_read_levels.level_1(4) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O I1=cavlc_read_levels.level_9(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_8(4) I2=cavlc_fsm.i_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_levels.level_11(4) I1=cavlc_read_levels.level_10(4) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.level_11(3) I1=cavlc_read_levels.level_10(3) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I0 I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I1 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I2 I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=cavlc_read_levels.level_5(3) I1=cavlc_read_levels.level_4(3) I2=cavlc_fsm.i(1) I3=cavlc_fsm.i(0) O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010111110011 +.subckt LUT4 I0=cavlc_read_levels.level_7(3) I1=cavlc_read_levels.level_6(3) I2=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_2(3) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I2=cavlc_read_levels.level_0(3) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_3(3) I2=cavlc_read_levels.level_1(3) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_I1 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_I2 I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cavlc_read_levels.level_11(7) I1=cavlc_read_levels.level_10(7) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_5(7) I1=cavlc_read_levels.level_4(7) I2=cavlc_fsm.i(0) I3=cavlc_read_levels.level_3_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0 I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_2(7) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I2 I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_fsm.i(1) I1=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I2=cavlc_read_levels.level_0(7) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_3(7) I2=cavlc_read_levels.level_1(7) I3=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3 I1=cavlc_read_levels.level_14(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I2 I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=cavlc_read_levels.level_13(7) I1=cavlc_read_levels.level_12(7) I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_11_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I2=cavlc_read_levels.level_15(7) I3=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.i(1) O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(3) I3=cavlc_fsm.i(2) O=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O I1=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O I3=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=cavlc_read_levels.level_7_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=TrailingOnes(0) I3=TrailingOnes(1) O=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt ff CQZ=cavlc_read_levels.level_8(8) D=cavlc_read_levels.level_8_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_8(7) D=cavlc_read_levels.level_8_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_8_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_8(6) D=cavlc_read_levels.level_8_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_8_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_8(5) D=cavlc_read_levels.level_8_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_8_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_8(4) D=cavlc_read_levels.level_8_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_8_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_8(3) D=cavlc_read_levels.level_8_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_8_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_8(2) D=cavlc_read_levels.level_8_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_8_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_8(1) D=cavlc_read_levels.level_8_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_8_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_8(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_8_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_3_O I2=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 O=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffix_sel_LUT4_I0_O I3=cavlc_read_levels.rbsp(2) O=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.level_7_ff_CQZ_QEN_LUT4_O_I1 I1=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I1 I2=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 I3=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100001100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=TrailingOnes(1) I3=cavlc_fsm.i(0) O=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel_LUT4_I3_O I2=cavlc_read_levels.level_abs_refresh I3=cavlc_read_levels.level_6_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_fsm.i(0) O=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_levels.level_9(8) D=cavlc_read_levels.level_9_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_9(7) D=cavlc_read_levels.level_9_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O O=cavlc_read_levels.level_9_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_9(6) D=cavlc_read_levels.level_9_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_9_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt ff CQZ=cavlc_read_levels.level_9(5) D=cavlc_read_levels.level_9_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O O=cavlc_read_levels.level_9_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_9(4) D=cavlc_read_levels.level_9_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_9_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_9(3) D=cavlc_read_levels.level_9_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_9_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_9(2) D=cavlc_read_levels.level_9_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_9_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_9(1) D=cavlc_read_levels.level_9_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_9_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cavlc_read_levels.level_9(0) D=cavlc_read_levels.level_LUT4_I3_1_O QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:252.1-384.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_9_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=cavlc_read_levels.level_1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I2=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(1) I3=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_levels.level_9_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp(3) I2=cavlc_read_levels.level_code_tmp(2) I3=cavlc_read_levels.level(0) O=cavlc_read_levels.level_abs_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level(0) O=cavlc_read_levels.level_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp(1) I3=cavlc_read_levels.level_LUT4_O_I3 O=cavlc_read_levels.level(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3 I2=TrailingOnes(0) I3=TrailingOnes(1) O=cavlc_read_levels.level_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt ff CQZ=cavlc_read_levels.level_abs(8) D=cavlc_read_levels.level_abs_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_abs_refresh QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:241.1-247.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_abs(7) D=cavlc_read_levels.level_abs_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_abs_refresh QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:241.1-247.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2 O=cavlc_read_levels.level_abs_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111110110000 +.subckt ff CQZ=cavlc_read_levels.level_abs(6) D=cavlc_read_levels.level_abs_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_abs_refresh QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:241.1-247.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I1 O=cavlc_read_levels.level_abs_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt ff CQZ=cavlc_read_levels.level_abs(5) D=cavlc_read_levels.level_abs_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_abs_refresh QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:241.1-247.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.level_abs_ff_CQZ_3_D_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_abs_ff_CQZ_5_D_LUT4_O_I3 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_abs_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cavlc_read_levels.level_abs(4) D=cavlc_read_levels.level_abs_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_abs_refresh QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:241.1-247.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O I1=cavlc_read_levels.level_abs_ff_CQZ_5_D_LUT4_O_I3 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O O=cavlc_read_levels.level_abs_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt ff CQZ=cavlc_read_levels.level_abs(3) D=cavlc_read_levels.level_abs_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_abs_refresh QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:241.1-247.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.level_abs_ff_CQZ_5_D_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt ff CQZ=cavlc_read_levels.level_abs(2) D=cavlc_read_levels.level_abs_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_abs_refresh QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:241.1-247.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_levels.level(0) I1=cavlc_read_levels.level_code_tmp(2) I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=cavlc_read_levels.level_15_ff_CQZ_6_D_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111110110000 +.subckt ff CQZ=cavlc_read_levels.level_abs(1) D=cavlc_read_levels.level_abs_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_abs_refresh QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:241.1-247.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_levels.level(0) I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I2=cavlc_read_levels.level_code_tmp(2) I3=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100111100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp(2) I2=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3 I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp(1) I2=cavlc_read_levels.level_code_tmp(0) I3=cavlc_read_levels.level_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111110 +.subckt ff CQZ=cavlc_read_levels.level_abs(0) D=cavlc_read_levels.level(0) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_abs_refresh QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:241.1-247.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_abs_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O I3=cavlc_read_levels.level_abs_ff_CQZ_5_D_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp(8) I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp(6) I1=cavlc_read_levels.level_code_tmp(7) I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_levels.level_code_tmp(0) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=cavlc_read_levels.level_code_tmp(6) I3=cavlc_read_levels.level_code_tmp(0) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101111111000000 +.subckt LUT4 I0=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=cavlc_read_levels.level_code_tmp(0) I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=cavlc_read_levels.level_code_tmp(6) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O I3=cavlc_read_levels.t1s_sel_LUT4_I3_O O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp(7) I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=cavlc_read_levels.level_LUT4_O_I3 I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_levels.level_code_tmp(1) I3=cavlc_read_levels.level_code_tmp(5) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp(1) I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=cavlc_read_levels.level_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I1=cavlc_read_levels.level_code_tmp(0) I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=cavlc_read_levels.level_code_tmp(5) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000001011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp(4) I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=cavlc_read_levels.level_LUT4_O_I3 I2=cavlc_read_levels.level_code_tmp(1) I3=cavlc_read_levels.level_code_tmp(0) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110101000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp(4) I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp(3) I3=cavlc_read_levels.level_code_tmp(2) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_levels.level_code_tmp(8) I3=cavlc_read_levels.level_code_tmp(0) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111110100000 +.subckt LUT4 I0=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_code_tmp(8) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp(7) I2=cavlc_read_levels.level_code_tmp(6) I3=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cavlc_read_levels.level_LUT4_O_I3 I1=cavlc_read_levels.level_code_tmp(1) I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_levels.level_code_tmp(5) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=cavlc_read_levels.level_code_tmp(1) I3=cavlc_read_levels.level_LUT4_O_I3 O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp(4) I2=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=cavlc_read_levels.level_code_tmp(0) O=cavlc_read_levels.level_abs_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.t1s_sel_LUT4_I3_O I3=cavlc_read_levels.level_abs_refresh O=cavlc_read_levels.level_15_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.ena I3=cavlc_read_levels.calc_sel O=cavlc_read_levels.level_abs_refresh +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cavlc_read_levels.level_code_tmp(8) D=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(8) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_code_tmp_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:208.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_code_tmp(7) D=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(7) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_code_tmp_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:208.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_code_tmp(6) D=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(6) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_code_tmp_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:208.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_code_tmp(5) D=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(5) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_code_tmp_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:208.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_code_tmp(4) D=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(4) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_code_tmp_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:208.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_code_tmp(3) D=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(3) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_code_tmp_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:208.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_code_tmp(2) D=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(2) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_code_tmp_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:208.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_code_tmp(1) D=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D(1) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_code_tmp_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:208.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.suffixLength(0) I1=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I0 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_levels.level_abs(3) I3=cavlc_read_levels.level_abs(2) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I0 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_levels.level_abs(2) I3=cavlc_read_levels.level_abs(3) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000110000010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength(2) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(0) O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(2) O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I3 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2_LUT4_O_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=cavlc_read_levels.suffix_sel_LUT4_I0_O I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=cavlc_read_levels.rbsp(2) I1=cavlc_read_levels.suffixLength(1) I2=cavlc_read_levels.suffixLength(0) I3=cavlc_read_levels.suffix_sel_LUT4_I0_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I1 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I3 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I3 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I2_LUT4_O_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I0 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I1 I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2_LUT4_I3_I2 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I3_LUT4_O_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I3_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=cavlc_read_levels.level_prefix(0) I1=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 I3=cavlc_read_levels.suffixLength(2) O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I3 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_2_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001001001101 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_4_I3 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_4_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_3_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_4_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_4_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_4_I1 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I3_LUT4_O_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I3_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I2 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I3 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I1 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=cavlc_read_levels.rbsp(6) I1=cavlc_read_levels.suffix_sel_LUT4_I0_O I2=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I1=cavlc_read_levels.suffixLength(0) I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I2 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I3 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.rbsp(2) I3=cavlc_read_levels.suffix_sel_LUT4_I0_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I2 I3=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=cavlc_read_levels.rbsp(8) I3=cavlc_read_levels.suffix_sel_LUT4_I0_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I0 I1=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I2_LUT4_O_I2 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000001011 +.subckt LUT4 I0=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=cavlc_read_levels.rbsp(9) I3=cavlc_read_levels.suffix_sel_LUT4_I0_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I3 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2_LUT4_O_I1 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=cavlc_read_levels.level_prefix(0) I1=cavlc_read_levels.level_prefix(2) I2=cavlc_read_levels.level_prefix(3) I3=cavlc_read_levels.level_prefix(1) O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=cavlc_read_levels.rbsp(10) I3=cavlc_read_levels.suffix_sel_LUT4_I0_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I3 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2_LUT4_I1_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I1=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=cavlc_read_levels.suffixLength(2) I3=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=cavlc_read_levels.level_prefix(0) I1=cavlc_read_levels.level_prefix(1) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(0) O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=cavlc_read_levels.suffixLength(2) O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cavlc_read_levels.level_code_tmp(0) D=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D(0) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_code_tmp_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:208.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I1 I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(0) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=cavlc_read_levels.rbsp(3) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_levels.suffix_sel_LUT4_I0_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1 O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001110010101111 +.subckt LUT4 I0=cavlc_read_levels.suffixLength(2) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001000100010 +.subckt LUT4 I0=cavlc_read_levels.suffixLength(0) I1=cavlc_read_levels.level_prefix(3) I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2_LUT4_O_I2 I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1 I2=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1 O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I0 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I1 I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(2) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I0 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I1 I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(2) O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength(0) I2=cavlc_read_levels.level_prefix(1) I3=cavlc_read_levels.level_prefix(0) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength(0) I2=cavlc_read_levels.level_prefix(2) I3=cavlc_read_levels.level_prefix(3) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffix_sel_LUT4_I0_O I3=cavlc_read_levels.rbsp(4) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.rbsp(3) I1=cavlc_read_levels.suffix_sel_LUT4_I0_O I2=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_read_levels.suffix_sel_LUT4_I0_O I1=cavlc_read_levels.rbsp(5) I2=cavlc_read_levels.suffixLength(0) I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(11) I1=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=cavlc_read_levels.suffix_sel_LUT4_I0_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101111110000 +.subckt LUT4 I0=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_levels.suffixLength(0) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(7) I1=cavlc_read_levels.suffix_sel_LUT4_I0_O I2=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffix_sel_LUT4_I0_O I3=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.rbsp(3) I1=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=cavlc_read_levels.suffixLength(0) I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength(0) I2=cavlc_read_levels.rbsp(0) I3=cavlc_read_levels.rbsp(1) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength(1) I2=cavlc_read_levels.suffixLength(0) I3=cavlc_read_levels.suffixLength(2) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cavlc_read_levels.rbsp(3) I1=cavlc_read_levels.suffix_sel_LUT4_I0_O I2=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=cavlc_read_levels.level_prefix(0) O=cavlc_read_levels.level_code_tmp_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.ena I3=cavlc_read_levels.suffix_sel O=cavlc_read_levels.level_code_tmp_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffix_sel_LUT4_I0_O I2=cavlc_read_levels.level_prefix_comb_LUT4_O_I2 I3=cavlc_read_levels.level_prefix_comb_LUT4_O_I3 O=cavlc_read_levels.level_prefix_comb(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffix_sel_LUT4_I0_O I2=cavlc_read_levels.level_prefix_comb_LUT4_O_I2 I3=cavlc_read_levels.level_prefix_comb_LUT4_O_1_I3 O=cavlc_read_levels.level_prefix_comb(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(9) I1=cavlc_read_levels.rbsp(8) I2=cavlc_read_levels.level_prefix_comb_LUT4_O_1_I3_LUT4_O_I2 I3=cavlc_read_levels.level_prefix_comb_LUT4_O_I3 O=cavlc_read_levels.level_prefix_comb_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffix_sel_LUT4_I0_O I2=cavlc_read_levels.rbsp(10) I3=cavlc_read_levels.rbsp(11) O=cavlc_read_levels.level_prefix_comb_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffix_sel_LUT4_I0_O I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=cavlc_read_levels.level_prefix_comb_LUT4_O_2_I3 O=cavlc_read_levels.level_prefix_comb(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cavlc_read_levels.level_prefix_comb_LUT4_O_2_I3_LUT4_O_I0 I1=cavlc_read_levels.level_prefix_comb_LUT4_O_2_I3_LUT4_O_I1 I2=cavlc_read_levels.rbsp(3) I3=cavlc_read_levels.level_8_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=cavlc_read_levels.level_prefix_comb_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(13) I1=cavlc_read_levels.rbsp(12) I2=cavlc_read_levels.level_prefix_comb_LUT4_O_1_I3_LUT4_O_I2 I3=cavlc_read_levels.level_prefix_comb_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_levels.level_prefix_comb_LUT4_O_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(3) I1=cavlc_read_levels.level_prefix_comb_LUT4_O_2_I3_LUT4_O_I1 I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_1_I0 I3=len_comb_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 O=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=cavlc_read_levels.rbsp(9) I1=cavlc_read_levels.rbsp(8) I2=cavlc_read_levels.level_prefix_comb_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_2_I3_LUT4_O_I2 O=cavlc_read_levels.level_prefix_comb_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I2=cavlc_read_levels.rbsp(1) I3=cavlc_read_levels.level_prefix_comb_LUT4_O_3_I3 O=cavlc_read_levels.level_prefix_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cavlc_read_levels.level_prefix_comb_LUT4_O_3_I3_LUT4_O_I0 I1=cavlc_read_levels.level_prefix_comb_LUT4_O_3_I3_LUT4_O_I1 I2=len_comb_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=cavlc_read_levels.rbsp(2) O=cavlc_read_levels.level_prefix_comb_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=cavlc_read_levels.rbsp(13) I1=cavlc_read_levels.rbsp(14) I2=cavlc_read_levels.rbsp(12) I3=cavlc_read_levels.rbsp(11) O=cavlc_read_levels.level_prefix_comb_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_read_levels.rbsp(4) I1=cavlc_read_levels.rbsp(6) I2=cavlc_read_levels.rbsp(8) I3=cavlc_read_levels.rbsp(10) O=cavlc_read_levels.level_prefix_comb_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=cavlc_read_levels.rbsp(3) I3=cavlc_read_levels.rbsp(2) O=cavlc_read_levels.level_prefix_comb_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_levels.level_prefix_comb_LUT4_O_I3 I1=cavlc_read_levels.rbsp(1) I2=cavlc_read_levels.rbsp(2) I3=cavlc_read_levels.rbsp(3) O=cavlc_read_levels.level_prefix_comb_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_levels.level_prefix_comb_LUT4_O_I3_LUT4_I0_O I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=cavlc_read_levels.rbsp(0) O=cavlc_read_levels.level_prefix_comb_LUT4_O_I3_LUT4_I0_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_prefix_comb_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_2_I3_LUT4_O_I2 O=cavlc_read_levels.level_prefix_comb_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.rbsp(7) I3=cavlc_read_levels.rbsp(6) O=cavlc_read_levels.level_prefix_comb_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=cavlc_read_levels.level_prefix(3) D=cavlc_read_levels.level_prefix_comb(3) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_prefix_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:163.1-167.39|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_prefix(2) D=cavlc_read_levels.level_prefix_comb(2) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_prefix_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:163.1-167.39|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_prefix(1) D=cavlc_read_levels.level_prefix_comb(1) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_prefix_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:163.1-167.39|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.level_prefix(0) D=cavlc_read_levels.level_prefix_comb(0) QCK=cavlc_fsm.clk QEN=cavlc_read_levels.level_prefix_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:163.1-167.39|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.ena I3=cavlc_read_levels.prefix_sel O=cavlc_read_levels.level_prefix_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cavlc_read_levels.prefix_sel D=cavlc_read_levels.prefix_sel_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.prefix_sel_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.t1s_sel_ff_CQZ_D_LUT4_O_I3 I3=idle_ff_CQZ_D_LUT4_O_I3 O=cavlc_read_levels.prefix_sel_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10001111 +.subckt LUT4 I0=idle_LUT4_I1_I0 I1=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O I2=cavlc_read_levels.prefix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O O=cavlc_read_levels.prefix_sel_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=cavlc_fsm.TotalCoeff(4) O=cavlc_read_levels.prefix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cavlc_read_levels.suffixLength(2) D=cavlc_read_levels.suffixLength_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.suffixLength_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:175.1-189.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_levels.suffixLength(1) D=cavlc_read_levels.suffixLength_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.suffixLength_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:175.1-189.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I1 I1=cavlc_read_levels.suffixLength(0) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111110 +.subckt ff CQZ=cavlc_read_levels.suffixLength(0) D=cavlc_read_levels.suffixLength_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_levels.suffixLength_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:156.19-186.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_levels.v:175.1-189.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_levels.suffixLength(0) I1=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I1 I2=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=cavlc_read_levels.suffixLength(2) I3=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_levels.level_abs(6) I1=cavlc_read_levels.level_abs(7) I2=cavlc_read_levels.level_abs(8) I3=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=cavlc_read_levels.level_abs(2) I1=cavlc_read_levels.level_abs(3) I2=cavlc_read_levels.level_abs(4) I3=cavlc_read_levels.level_abs(5) O=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff(4) I2=TrailingOnes(1) I3=TrailingOnes(0) O=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011101110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff(3) I2=cavlc_fsm.TotalCoeff(2) I3=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0 I1=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I1 I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I0 I1=cavlc_read_levels.suffix_sel_LUT4_I0_O I2=cavlc_read_levels.suffixLength(0) I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000001011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffix_sel_LUT4_I0_O I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I0 O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 I1=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I0_LUT4_I3_O I2=cavlc_read_levels.suffixLength(0) I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110011001010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength(0) I2=cavlc_read_levels.rbsp(2) I3=cavlc_read_levels.rbsp(1) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=cavlc_read_levels.suffix_sel_LUT4_I0_O I1=cavlc_read_levels.rbsp(4) I2=cavlc_read_levels.suffixLength(0) I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=cavlc_read_levels.suffix_sel_LUT4_I0_O I1=cavlc_read_levels.rbsp(3) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(0) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffixLength(2) I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=cavlc_read_levels.level_prefix(3) I1=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2 I3=cavlc_read_levels.suffixLength(2) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001110111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2_LUT4_I3_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength(2) I2=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=cavlc_read_levels.suffixLength(0) I1=cavlc_read_levels.level_prefix(0) I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2_LUT4_O_I2 I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101100001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength(0) I2=cavlc_read_levels.level_prefix(1) I3=cavlc_read_levels.level_prefix(2) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=cavlc_read_levels.suffix_sel_LUT4_I0_O I1=cavlc_read_levels.rbsp(5) I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 O=cavlc_read_levels.level_code_tmp_ff_CQZ_7_D_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=cavlc_read_levels.suffix_sel_LUT4_I0_O I1=cavlc_read_levels.rbsp(5) I2=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength(2) I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I3=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(0) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=cavlc_fsm.TotalCoeff(2) I2=cavlc_fsm.i(3) I3=cavlc_fsm.TotalCoeff(3) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff(2) I3=cavlc_fsm.i(2) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff(4) I2=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(1) I1=TrailingOnes(1) I2=TrailingOnes(0) I3=cavlc_fsm.TotalCoeff(0) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101100100010 +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=cavlc_fsm.TotalCoeff(1) I2=cavlc_fsm.i(1) I3=TrailingOnes(1) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff(0) I3=TrailingOnes(0) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(4) I1=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TrailingOnes(0) I2=cavlc_fsm.TotalCoeff(0) I3=cavlc_fsm.i(0) O=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_prefix_ff_CQZ_QEN I2=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength_ff_CQZ_D_LUT4_O_I3 I2=cavlc_read_levels.suffixLength(2) I3=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_levels.level_abs(8) I2=cavlc_read_levels.suffixLength(2) I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011101110 +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100110011 +.subckt LUT4 I0=cavlc_read_levels.suffixLength(2) I1=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_read_levels.level_abs(0) I1=cavlc_read_levels.level_abs(1) I2=cavlc_read_levels.suffixLength(0) I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001101110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_abs(4) I3=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=cavlc_read_levels.level_abs(7) I1=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_abs(6) I2=cavlc_read_levels.suffixLength(2) I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cavlc_read_levels.suffixLength(1) I1=cavlc_read_levels.suffixLength(2) I2=cavlc_read_levels.suffixLength(0) I3=cavlc_read_levels.level_abs(0) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011101111 +.subckt LUT4 I0=cavlc_read_levels.suffixLength(2) I1=cavlc_read_levels.suffixLength(0) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.level_abs(1) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_levels.level_abs(4) I2=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffixLength(2) I3=cavlc_read_levels.suffixLength(1) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_levels.suffixLength(1) I1=cavlc_read_levels.suffixLength(2) I2=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_levels.level_abs(6) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=cavlc_read_levels.level_abs(5) I1=cavlc_read_levels.suffixLength(0) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(2) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_abs(7) I2=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffixLength(2) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(0) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111110 +.subckt LUT4 I0=cavlc_read_levels.suffixLength(2) I1=cavlc_read_levels.suffixLength(1) I2=cavlc_read_levels.suffixLength(0) I3=cavlc_read_levels.level_abs(5) O=cavlc_read_levels.suffixLength_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100000000 +.subckt LUT4 I0=cavlc_read_levels.suffix_sel I1=cavlc_read_levels.t1s_sel I2=cavlc_read_levels.prefix_sel I3=cavlc_fsm.ena O=cavlc_read_levels.suffix_sel_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffix_sel_LUT4_I0_O I3=cavlc_read_levels.rbsp(0) O=cavlc_read_levels.level_15_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_levels.suffix_sel D=cavlc_read_levels.suffix_sel_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_levels.t1s_sel I1=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_O I3=cavlc_read_levels.prefix_sel O=cavlc_read_levels.suffix_sel_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cavlc_read_levels.prefix_sel I1=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_levels.t1s_sel I3=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_O O=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1 I3=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I1 O=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_run_befores.clr I3=cavlc_fsm.idle O=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.ena I3=cavlc_read_levels.t1s_sel O=cavlc_read_levels.t1s_sel_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cavlc_read_levels.t1s_sel D=cavlc_read_levels.t1s_sel_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=idle_ff_CQZ_D_LUT4_O_I3 I3=cavlc_read_levels.t1s_sel_ff_CQZ_D_LUT4_O_I3 O=cavlc_read_levels.t1s_sel_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=TrailingOnes_comb(1) I3=TrailingOnes_comb(0) O=cavlc_read_levels.t1s_sel_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=ZeroLeft(3) D=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.ZeroLeft_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:279.1-287.32|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=ZeroLeft(2) D=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.ZeroLeft_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:279.1-287.32|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I2 I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0 I1=len_comb_LUT4_O_3_I1_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100001010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(4) I1=cavlc_read_levels.rbsp(2) I2=cavlc_read_total_zeros.chroma_DC_sel I3=cavlc_read_levels.rbsp(3) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100001110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff(1) I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I3_LUT4_O_I2 I2=cavlc_read_levels.rbsp(7) I3=cavlc_read_levels.rbsp(6) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I2 I2=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I3=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(4) I1=cavlc_read_levels.rbsp(5) I2=cavlc_read_levels.rbsp(2) I3=cavlc_read_levels.rbsp(3) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111110100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O I3=cavlc_read_total_zeros.chroma_DC_sel O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=ZeroLeft(2) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt ff CQZ=ZeroLeft(1) D=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.ZeroLeft_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:279.1-287.32|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I2 I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111111111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_3_I1_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(1) I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I2 I1=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I0 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=cavlc_read_levels.rbsp(2) I1=cavlc_read_levels.rbsp(4) I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110000000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(3) I1=cavlc_fsm.TotalCoeff(1) I2=cavlc_fsm.TotalCoeff(2) I3=cavlc_fsm.TotalCoeff(0) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=len_comb_LUT4_O_3_I1_LUT4_O_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101011111111 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I3=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111101101010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(0) I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I2=cavlc_fsm.TotalCoeff(1) I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011100000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I2 I2=cavlc_fsm.TotalCoeff(1) I3=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(0) I1=len_comb_LUT4_O_2_I3_LUT4_O_I0 I2=cavlc_read_levels.rbsp(1) I3=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I2=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1 I3=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I0 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I2 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(4) I1=cavlc_read_levels.rbsp(5) I2=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I1 I3=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(0) I1=cavlc_read_levels.rbsp(2) I2=cavlc_read_levels.rbsp(1) I3=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt ff CQZ=ZeroLeft(0) D=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.ZeroLeft_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:279.1-287.32|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_total_zeros.chroma_DC_sel O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=len_comb_LUT4_O_3_I1_LUT4_O_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110011111111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=cavlc_read_levels.rbsp(2) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I2=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.rbsp(1) I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=cavlc_read_levels.rbsp(4) I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff(1) I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I0 I1=cavlc_read_levels.rbsp(0) I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff(0) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I3=cavlc_fsm.TotalCoeff(0) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011101000000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(2) I1=cavlc_read_levels.rbsp(4) I2=cavlc_read_total_zeros.chroma_DC_sel I3=cavlc_read_levels.rbsp(3) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011110001 +.subckt LUT4 I0=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I2 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(1) I1=cavlc_read_levels.rbsp(2) I2=cavlc_fsm.TotalCoeff(1) I3=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1 I2=len_comb_LUT4_O_3_I1_LUT4_O_I1 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111111010 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I1=cavlc_read_levels.rbsp(2) I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=cavlc_read_levels.rbsp(4) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I3=cavlc_read_levels.rbsp(5) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I0 I3=cavlc_read_levels.rbsp(5) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001110111 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I2=cavlc_read_levels.rbsp(0) I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100001111 +.subckt LUT4 I0=cavlc_read_levels.rbsp(4) I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011001100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000011 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 I1=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=len_comb_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.rbsp(2) I2=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=cavlc_read_levels.rbsp(1) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1 I2=ZeroLeft(0) I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1 I3=ZeroLeft(0) O=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=ZeroLeft(2) I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001001001101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=ZeroLeft(1) I2=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_O I3=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.level_prefix_comb_LUT4_O_I3_LUT4_I0_O_LUT4_I1_O I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(2) I1=cavlc_read_levels.rbsp(0) I2=cavlc_read_levels.rbsp(1) I3=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001110000000011 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_levels.level_prefix_comb_LUT4_O_I2 I2=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3 I3=ZeroLeft(3) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000010111111 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=len_comb_LUT4_O_3_I1_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000011101110 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=cavlc_read_levels.rbsp(1) I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=cavlc_read_levels.rbsp(5) I3=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I0 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011001100001011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_zeros.chroma_DC_sel I2=cavlc_read_levels.rbsp(3) I3=cavlc_read_levels.rbsp(4) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.rbsp(2) I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff(1) I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I3_LUT4_O_I0 I2=cavlc_read_levels.rbsp(5) I3=cavlc_read_levels.rbsp(4) O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I2 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I3=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(3) I1=cavlc_fsm.TotalCoeff(2) I2=cavlc_read_run_befores.ZeroLeft_init I3=cavlc_fsm.ena O=len_comb_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_3_I2 I3=cavlc_read_run_befores.ZeroLeft_init O=len_comb_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.ena I3=cavlc_read_run_befores.ZeroLeft_init O=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cavlc_read_run_befores.ZeroLeft_init D=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2 I3=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O O=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(4) I1=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O O=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(1) I1=TrailingOnes(1) I2=cavlc_fsm.TotalCoeff(0) I3=TrailingOnes(0) O=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(4) I1=cavlc_fsm.max_coeff_num(4) I2=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=idle_LUT4_I1_I0 O=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=cavlc_fsm.max_coeff_num(3) I2=cavlc_fsm.TotalCoeff(3) I3=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff(2) I2=cavlc_fsm.max_coeff_num(2) I3=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(1) I1=cavlc_fsm.TotalCoeff(0) I2=cavlc_fsm.max_coeff_num(1) I3=cavlc_fsm.max_coeff_num(0) O=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.max_coeff_num(4) I3=cavlc_fsm.TotalCoeff(4) O=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=cavlc_read_run_befores.clr O=cavlc_read_run_befores.clr_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=cavlc_read_run_befores.clr O=cavlc_read_run_befores.clr_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.ena I3=cavlc_read_run_befores.clr O=cavlc_read_run_befores.clr_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cavlc_read_run_befores.clr D=cavlc_read_run_befores.clr_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.start I2=idle_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I3=idle_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=cavlc_read_run_befores.clr_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cavlc_read_run_befores.coeff_0(8) D=cavlc_read_run_befores.coeff_0_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_0_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_0(7) D=cavlc_read_run_befores.coeff_0_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_0_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0(7) I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_0_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_0(6) D=cavlc_read_run_befores.coeff_0_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_0_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0(6) I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_0_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_0(5) D=cavlc_read_run_befores.coeff_0_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_0_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0(5) I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_0_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_0(4) D=cavlc_read_run_befores.coeff_0_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_0_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0(4) I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_0_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_0(3) D=cavlc_read_run_befores.coeff_0_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_0_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0(3) I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_0_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_0(2) D=cavlc_read_run_befores.coeff_0_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_0_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0(2) I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_0_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_0(1) D=cavlc_read_run_befores.coeff_0_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_0_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0(1) I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_0_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_0(0) D=cavlc_read_run_befores.coeff_0_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_0_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0(0) I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_0_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_0(8) I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_0_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_1_O O=cavlc_read_run_befores.coeff_0_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=cavlc_read_run_befores.coeff_10(8) D=cavlc_read_run_befores.coeff_10_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_10(7) D=cavlc_read_run_befores.coeff_10_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_10(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_10_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_10(6) D=cavlc_read_run_befores.coeff_10_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_10(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_10_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_10(5) D=cavlc_read_run_befores.coeff_10_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_10(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_10_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_10(4) D=cavlc_read_run_befores.coeff_10_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_10(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_10_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_10(3) D=cavlc_read_run_befores.coeff_10_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_10(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_10_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_10(2) D=cavlc_read_run_befores.coeff_10_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_10(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_10_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_10(1) D=cavlc_read_run_befores.coeff_10_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_10(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_10_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_10(0) D=cavlc_read_run_befores.coeff_10_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_10(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_10_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_10(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_10_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_11(8) D=cavlc_read_run_befores.coeff_11_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_11(7) D=cavlc_read_run_befores.coeff_11_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_11(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_11_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_11(6) D=cavlc_read_run_befores.coeff_11_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_11(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_11_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_11(5) D=cavlc_read_run_befores.coeff_11_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_11(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_11_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_11(4) D=cavlc_read_run_befores.coeff_11_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_11(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_11_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_11(3) D=cavlc_read_run_befores.coeff_11_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_11(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_11_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_11(2) D=cavlc_read_run_befores.coeff_11_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_11(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_11_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_11(1) D=cavlc_read_run_befores.coeff_11_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_11(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_11_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_11(0) D=cavlc_read_run_befores.coeff_11_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_11(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_11_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_11(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_11_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_12(8) D=cavlc_read_run_befores.coeff_12_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_12(7) D=cavlc_read_run_befores.coeff_12_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_12(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_12_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_12(6) D=cavlc_read_run_befores.coeff_12_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_12(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_12_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_12(5) D=cavlc_read_run_befores.coeff_12_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_12(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_12_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_12(4) D=cavlc_read_run_befores.coeff_12_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_12(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_12_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_12(3) D=cavlc_read_run_befores.coeff_12_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_12(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_12_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_12(2) D=cavlc_read_run_befores.coeff_12_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_12(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_12_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_12(1) D=cavlc_read_run_befores.coeff_12_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_12(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_12_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_12(0) D=cavlc_read_run_befores.coeff_12_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_12(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_12_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_12(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_12_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I2=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=cavlc_read_run_befores.clr_LUT4_I3_O O=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i(2) I3=cavlc_fsm.i(3) O=cavlc_read_run_befores.coeff_12_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cavlc_read_run_befores.coeff_13(8) D=cavlc_read_run_befores.coeff_13_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_13(7) D=cavlc_read_run_befores.coeff_13_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_13(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_13_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_13(6) D=cavlc_read_run_befores.coeff_13_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_13(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_13_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_13(5) D=cavlc_read_run_befores.coeff_13_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_13(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_13_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_13(4) D=cavlc_read_run_befores.coeff_13_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_13(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_13_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_13(3) D=cavlc_read_run_befores.coeff_13_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_13(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_13_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_13(2) D=cavlc_read_run_befores.coeff_13_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_13(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_13_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_13(1) D=cavlc_read_run_befores.coeff_13_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_13(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_13_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_13(0) D=cavlc_read_run_befores.coeff_13_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_13(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_13_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_13(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_13_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_14(8) D=cavlc_read_run_befores.coeff_14_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_14(7) D=cavlc_read_run_befores.coeff_14_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_14(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_14_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_14(6) D=cavlc_read_run_befores.coeff_14_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_14(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_14_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_14(5) D=cavlc_read_run_befores.coeff_14_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_14(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_14_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_14(4) D=cavlc_read_run_befores.coeff_14_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_14(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_14_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_14(3) D=cavlc_read_run_befores.coeff_14_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_14(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_14_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_14(2) D=cavlc_read_run_befores.coeff_14_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_14(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_14_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_14(1) D=cavlc_read_run_befores.coeff_14_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_14(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_14_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_14(0) D=cavlc_read_run_befores.coeff_14_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_14(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_14_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_14(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_14_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I2=cavlc_read_levels.level_13_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_run_befores.clr_LUT4_I3_O O=cavlc_read_run_befores.coeff_14_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt ff CQZ=cavlc_read_run_befores.coeff_15(8) D=cavlc_read_run_befores.coeff_15_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_15(7) D=cavlc_read_run_befores.coeff_15_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_15(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_15_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_15(6) D=cavlc_read_run_befores.coeff_15_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_15(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_15_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_15(5) D=cavlc_read_run_befores.coeff_15_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_15(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_15_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_15(4) D=cavlc_read_run_befores.coeff_15_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_15(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_15_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_15(3) D=cavlc_read_run_befores.coeff_15_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_15(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_15_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_15(2) D=cavlc_read_run_befores.coeff_15_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_15(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_15_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_15(1) D=cavlc_read_run_befores.coeff_15_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_15(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_15_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_15(0) D=cavlc_read_run_befores.coeff_15_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_15(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_15_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_15(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_15_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_2_I1 I2=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN_LUT4_O_I2 I3=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.clr_LUT4_I3_1_O I2=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I0 I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_I1 O=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I2=cavlc_read_levels.level_14_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_run_befores.clr_LUT4_I3_O O=cavlc_read_run_befores.coeff_15_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt ff CQZ=cavlc_read_run_befores.coeff_1(8) D=cavlc_read_run_befores.coeff_1_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_1(7) D=cavlc_read_run_befores.coeff_1_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_1(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_1(6) D=cavlc_read_run_befores.coeff_1_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_1(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_1(5) D=cavlc_read_run_befores.coeff_1_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_1(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_1(4) D=cavlc_read_run_befores.coeff_1_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_1(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_1(3) D=cavlc_read_run_befores.coeff_1_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_1(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_1_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_1(2) D=cavlc_read_run_befores.coeff_1_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_1(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_1_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_1(1) D=cavlc_read_run_befores.coeff_1_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_1(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_1_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_1(0) D=cavlc_read_run_befores.coeff_1_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_1(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_1_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_1(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_2(8) D=cavlc_read_run_befores.coeff_2_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_2(7) D=cavlc_read_run_befores.coeff_2_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_2(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_2_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_2(6) D=cavlc_read_run_befores.coeff_2_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_2(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_2_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_2(5) D=cavlc_read_run_befores.coeff_2_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_2(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_2_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_2(4) D=cavlc_read_run_befores.coeff_2_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_2(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_2_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_2(3) D=cavlc_read_run_befores.coeff_2_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_2(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_2_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_2(2) D=cavlc_read_run_befores.coeff_2_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_2(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_2_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_2(1) D=cavlc_read_run_befores.coeff_2_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_2(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_2_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_2(0) D=cavlc_read_run_befores.coeff_2_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_2(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_2_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_2(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN_LUT4_O_I3 I2=cavlc_fsm.i(1) I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O O=cavlc_read_run_befores.coeff_2_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt ff CQZ=cavlc_read_run_befores.coeff_3(8) D=cavlc_read_run_befores.coeff_3_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_3(7) D=cavlc_read_run_befores.coeff_3_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_3(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_3_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_3(6) D=cavlc_read_run_befores.coeff_3_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_3(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_3_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_3(5) D=cavlc_read_run_befores.coeff_3_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_3(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_3_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_3(4) D=cavlc_read_run_befores.coeff_3_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_3(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_3_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_3(3) D=cavlc_read_run_befores.coeff_3_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_3(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_3_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_3(2) D=cavlc_read_run_befores.coeff_3_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_3(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_3_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_3(1) D=cavlc_read_run_befores.coeff_3_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_3(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_3_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_3(0) D=cavlc_read_run_befores.coeff_3_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_3(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_3_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_3(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_3_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN_LUT4_O_I3 I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O O=cavlc_read_run_befores.coeff_3_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt ff CQZ=cavlc_read_run_befores.coeff_4(8) D=cavlc_read_run_befores.coeff_4_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_4(7) D=cavlc_read_run_befores.coeff_4_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_4(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_4_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_4(6) D=cavlc_read_run_befores.coeff_4_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_4(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_4_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_4(5) D=cavlc_read_run_befores.coeff_4_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_4(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_4_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_4(4) D=cavlc_read_run_befores.coeff_4_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_4(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_4_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_4(3) D=cavlc_read_run_befores.coeff_4_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_4(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_4_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_4(2) D=cavlc_read_run_befores.coeff_4_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_4(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_4_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_4(1) D=cavlc_read_run_befores.coeff_4_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_4(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_4_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_4(0) D=cavlc_read_run_befores.coeff_4_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_4(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_4_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_4(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_4_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I2=cavlc_read_levels.level_1_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 I3=cavlc_read_run_befores.clr_LUT4_I3_O O=cavlc_read_run_befores.coeff_4_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt ff CQZ=cavlc_read_run_befores.coeff_5(8) D=cavlc_read_run_befores.coeff_5_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_5(7) D=cavlc_read_run_befores.coeff_5_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_5(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_5_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_5(6) D=cavlc_read_run_befores.coeff_5_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_5(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_5_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_5(5) D=cavlc_read_run_befores.coeff_5_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_5(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_5_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_5(4) D=cavlc_read_run_befores.coeff_5_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_5(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_5_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_5(3) D=cavlc_read_run_befores.coeff_5_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_5(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_5_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_5(2) D=cavlc_read_run_befores.coeff_5_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_5(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_5_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_5(1) D=cavlc_read_run_befores.coeff_5_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_5(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_5_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_5(0) D=cavlc_read_run_befores.coeff_5_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_5(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_5_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_5(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_5_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_6(8) D=cavlc_read_run_befores.coeff_6_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_6(7) D=cavlc_read_run_befores.coeff_6_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_6(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_6_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_6(6) D=cavlc_read_run_befores.coeff_6_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_6(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_6_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_6(5) D=cavlc_read_run_befores.coeff_6_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_6(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_6_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_6(4) D=cavlc_read_run_befores.coeff_6_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_6(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_6_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_6(3) D=cavlc_read_run_befores.coeff_6_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_6(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_6_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_6(2) D=cavlc_read_run_befores.coeff_6_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_6(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_6_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_6(1) D=cavlc_read_run_befores.coeff_6_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_6(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_6_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_6(0) D=cavlc_read_run_befores.coeff_6_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_6(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_6_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_6(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_6_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_1_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O I1=cavlc_fsm.i(2) I2=cavlc_fsm.i(1) I3=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I3 O=cavlc_read_run_befores.coeff_6_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt ff CQZ=cavlc_read_run_befores.coeff_7(8) D=cavlc_read_run_befores.coeff_7_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_7(7) D=cavlc_read_run_befores.coeff_7_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_7(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_7_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_7(6) D=cavlc_read_run_befores.coeff_7_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_7(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_7_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_7(5) D=cavlc_read_run_befores.coeff_7_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_7(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_7_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_7(4) D=cavlc_read_run_befores.coeff_7_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_7(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_7_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_7(3) D=cavlc_read_run_befores.coeff_7_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_7(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_7_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_7(2) D=cavlc_read_run_befores.coeff_7_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_7(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_7_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_7(1) D=cavlc_read_run_befores.coeff_7_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_7(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_7_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_7(0) D=cavlc_read_run_befores.coeff_7_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_7(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_7_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_7(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_7_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_2_I0 I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I0_LUT4_I0_1_I1 I2=cavlc_read_run_befores.clr_LUT4_I3_1_O I3=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3 O=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_I3 I2=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O O=cavlc_read_run_befores.coeff_7_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt ff CQZ=cavlc_read_run_befores.coeff_8(8) D=cavlc_read_run_befores.coeff_8_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_8(7) D=cavlc_read_run_befores.coeff_8_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_8(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_8_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_8(6) D=cavlc_read_run_befores.coeff_8_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_8(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_8_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_8(5) D=cavlc_read_run_befores.coeff_8_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_8(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_8_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_8(4) D=cavlc_read_run_befores.coeff_8_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_8(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_8_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_8(3) D=cavlc_read_run_befores.coeff_8_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_8(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_8_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_8(2) D=cavlc_read_run_befores.coeff_8_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_8(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_8_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_8(1) D=cavlc_read_run_befores.coeff_8_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_8(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_8_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_8(0) D=cavlc_read_run_befores.coeff_8_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_I1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_8(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_8_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_8(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_8_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_9(8) D=cavlc_read_run_befores.coeff_9_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_run_befores.coeff_9(7) D=cavlc_read_run_befores.coeff_9_ff_CQZ_1_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_9(7) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_9_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_9(6) D=cavlc_read_run_befores.coeff_9_ff_CQZ_2_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_9(6) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_9_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_9(5) D=cavlc_read_run_befores.coeff_9_ff_CQZ_3_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_9(5) I2=cavlc_read_levels.level_10_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_9_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_9(4) D=cavlc_read_run_befores.coeff_9_ff_CQZ_4_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_9(4) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_9_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_9(3) D=cavlc_read_run_befores.coeff_9_ff_CQZ_5_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_9(3) I2=cavlc_read_levels.level_7_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O_LUT4_I2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_9_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_9(2) D=cavlc_read_run_befores.coeff_9_ff_CQZ_6_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_9(2) I2=cavlc_read_levels.level_4_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_2_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_9_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_9(1) D=cavlc_read_run_befores.coeff_9_ff_CQZ_7_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_9(1) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_9_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=cavlc_read_run_befores.coeff_9(0) D=cavlc_read_run_befores.coeff_9_ff_CQZ_8_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:210.24-257.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_run_befores.v:318.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_9(0) I2=cavlc_read_levels.level_12_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_9_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=cavlc_read_levels.level_9(8) I2=cavlc_read_levels.level_5_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I2_O I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=cavlc_read_run_befores.coeff_9_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.ena I3=cavlc_read_run_befores.sel O=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cavlc_read_run_befores.sel D=cavlc_read_run_befores.sel_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I0 I1=idle_LUT4_I1_I0 I2=idle_ff_CQZ_D_LUT4_O_I1 I3=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3 O=cavlc_read_run_befores.sel_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100010001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O I3=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I2 O=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3 I3=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O O=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.i_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3_LUT4_I1_O O=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=cavlc_fsm.TotalCoeff(4) D=TotalCoeff_comb(4) QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.clr_LUT4_I3_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:1186.1-1194.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_fsm.TotalCoeff(3) D=TotalCoeff_comb(3) QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.clr_LUT4_I3_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:1186.1-1194.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_fsm.TotalCoeff(2) D=TotalCoeff_comb(2) QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.clr_LUT4_I3_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:1186.1-1194.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_fsm.TotalCoeff(1) D=TotalCoeff_comb(1) QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.clr_LUT4_I3_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:1186.1-1194.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_fsm.TotalCoeff(0) D=TotalCoeff_comb(0) QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.clr_LUT4_I3_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:1186.1-1194.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=TrailingOnes(1) D=TrailingOnes_comb(1) QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.clr_LUT4_I3_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:1186.1-1194.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=TrailingOnes(0) D=TrailingOnes_comb(0) QCK=cavlc_fsm.clk QEN=cavlc_read_run_befores.clr_LUT4_I3_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:1186.1-1194.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(0) D=cavlc_read_levels.rbsp(0) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(1) D=cavlc_read_levels.rbsp(1) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(10) D=cavlc_read_levels.rbsp(10) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(11) D=cavlc_read_levels.rbsp(11) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(12) D=cavlc_read_levels.rbsp(12) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(13) D=cavlc_read_levels.rbsp(13) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(14) D=cavlc_read_levels.rbsp(14) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(15) D=cavlc_read_levels.rbsp(15) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(2) D=cavlc_read_levels.rbsp(2) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(3) D=cavlc_read_levels.rbsp(3) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(4) D=cavlc_read_levels.rbsp(4) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(5) D=cavlc_read_levels.rbsp(5) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(6) D=cavlc_read_levels.rbsp(6) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(7) D=cavlc_read_levels.rbsp(7) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(8) D=cavlc_read_levels.rbsp(8) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_1(9) D=cavlc_read_levels.rbsp(9) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(0) D=cavlc_read_levels.rbsp(0) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(1) D=cavlc_read_levels.rbsp(1) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(10) D=cavlc_read_levels.rbsp(10) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(11) D=cavlc_read_levels.rbsp(11) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(12) D=cavlc_read_levels.rbsp(12) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(13) D=cavlc_read_levels.rbsp(13) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(2) D=cavlc_read_levels.rbsp(2) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(3) D=cavlc_read_levels.rbsp(3) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(4) D=cavlc_read_levels.rbsp(4) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(5) D=cavlc_read_levels.rbsp(5) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(6) D=cavlc_read_levels.rbsp(6) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(7) D=cavlc_read_levels.rbsp(7) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(8) D=cavlc_read_levels.rbsp(8) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_2(9) D=cavlc_read_levels.rbsp(9) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_1_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_3(0) D=cavlc_read_levels.rbsp(0) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_3(1) D=cavlc_read_levels.rbsp(1) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_3(2) D=cavlc_read_levels.rbsp(2) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_3(3) D=cavlc_read_levels.rbsp(3) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_3(4) D=cavlc_read_levels.rbsp(4) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_3(5) D=cavlc_read_levels.rbsp(5) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_3(6) D=cavlc_read_levels.rbsp(6) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_3(7) D=cavlc_read_levels.rbsp(7) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_3(8) D=cavlc_read_levels.rbsp(8) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_3(9) D=cavlc_read_levels.rbsp(9) QCK=cavlc_fsm.clk QEN=start_LUT4_I1_O_LUT4_I2_2_O QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_4(0) D=cavlc_read_levels.rbsp(0) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_4(1) D=cavlc_read_levels.rbsp(1) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_4(2) D=cavlc_read_levels.rbsp(2) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_4(3) D=cavlc_read_levels.rbsp(3) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_4(4) D=cavlc_read_levels.rbsp(4) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_4(5) D=cavlc_read_levels.rbsp(5) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_4_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=start_LUT4_I1_O I3=start_LUT4_I1_O_LUT4_I2_2_I3 O=cavlc_read_total_coeffs.rbsp_4_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_5(0) D=cavlc_read_levels.rbsp(0) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_5(1) D=cavlc_read_levels.rbsp(1) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_5(2) D=cavlc_read_levels.rbsp(2) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_5(3) D=cavlc_read_levels.rbsp(3) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_5(4) D=cavlc_read_levels.rbsp(4) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_5(5) D=cavlc_read_levels.rbsp(5) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_5(6) D=cavlc_read_levels.rbsp(6) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=cavlc_read_total_coeffs.rbsp_5(7) D=cavlc_read_levels.rbsp(7) QCK=cavlc_fsm.clk QEN=cavlc_read_total_coeffs.rbsp_5_ff_CQZ_QEN QRT=rst_n_LUT4_I3_O QST=TotalZeros_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:114.25-131.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_read_total_coeffs.v:128.1-150.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=idle_LUT4_I1_I0 I1=cavlc_fsm.idle I2=cavlc_read_levels.calc_sel I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3 O=len_comb_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.calc_sel I2=cavlc_read_run_befores.sel I3=cavlc_fsm.idle O=len_comb_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt ff CQZ=cavlc_fsm.idle D=idle_ff_CQZ_D QCK=cavlc_fsm.clk QEN=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_O QRT=TotalZeros_comb(0) QST=rst_n_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_top.v:276.11-292.2|/home/tpagarani/git/yosys-testing/Designs/cavlc_top/rtl/cavlc_fsm.v:89.1-157.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:136.8-136.82" +.subckt LUT4 I0=TotalZeros_comb(0) I1=idle_ff_CQZ_D_LUT4_O_I1 I2=idle_ff_CQZ_D_LUT4_O_I2 I3=idle_ff_CQZ_D_LUT4_O_I3 O=idle_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=idle_ff_CQZ_D_LUT4_O_I1 I2=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I3 I3=cavlc_read_run_befores.sel_ff_CQZ_D_LUT4_O_I0 O=idle_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_init_ff_CQZ_D_LUT4_O_I1 I1=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_I0_I2 I2=idle_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O I3=cavlc_fsm.ena O=idle_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I2_I3_LUT4_I1_O I2=idle_LUT4_I1_I0 I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=idle_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3 I3=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I2=ZeroLeft(0) I3=ZeroLeft(1) O=idle_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=idle_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.start I3=idle_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=idle_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.calc_sel_ff_CQZ_D_LUT4_I3_O I3=cavlc_read_levels.suffix_sel_ff_CQZ_D_LUT4_O_I1_LUT4_I1_O O=idle_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalCoeff_comb(0) I1=TotalCoeff_comb(1) I2=idle_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=idle_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=idle_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalCoeff_comb(4) I2=TotalCoeff_comb(3) I3=TotalCoeff_comb(2) O=idle_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=len_comb_LUT4_O_I0 I1=len_comb_LUT4_O_I1 I2=len_comb_LUT4_O_I2 I3=len_comb_LUT4_O_I3 O=cavlc_len_gen.len_comb(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I1 I2=len_comb_LUT4_O_1_I2 I3=len_comb_LUT4_O_1_I3 O=cavlc_len_gen.len_comb(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=len_comb_LUT4_O_1_I2_LUT4_O_I0 I1=len_comb_LUT4_O_1_I2_LUT4_O_I1 I2=len_comb_LUT4_O_1_I2_LUT4_O_I2 I3=len_comb_LUT4_O_2_I0_LUT4_O_I3 O=len_comb_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I1_O I2=len_comb_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_total_coeffs.rbsp_1(9) O=len_comb_LUT4_O_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(13) I1=cavlc_read_total_coeffs.rbsp_1(12) I2=cavlc_read_total_coeffs.rbsp_1(11) I3=cavlc_read_total_coeffs.rbsp_1(10) O=len_comb_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=start_LUT4_I1_O_LUT4_I2_2_I3 I3=cavlc_read_total_coeffs.nC(2) O=len_comb_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I1 O=len_comb_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(1) I1=cavlc_read_total_coeffs.rbsp_1(2) I2=cavlc_read_total_coeffs.rbsp_1(3) I3=cavlc_read_total_coeffs.rbsp_1(4) O=len_comb_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cavlc_read_levels.t1s_sel I1=cavlc_read_levels.level_prefix_comb(3) I2=len_comb_LUT4_O_1_I3_LUT4_O_I2 I3=cavlc_read_levels.prefix_sel O=len_comb_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cavlc_read_levels.level_prefix_comb_LUT4_O_1_I3 I1=cavlc_read_levels.rbsp(3) I2=cavlc_read_levels.level_prefix_comb(1) I3=cavlc_read_levels.level_prefix_comb(0) O=len_comb_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=len_comb_LUT4_O_2_I0 I1=len_comb_LUT4_O_2_I1 I2=len_comb_LUT4_O_2_I2 I3=len_comb_LUT4_O_2_I3 O=cavlc_len_gen.len_comb(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111110100 +.subckt LUT4 I0=len_comb_LUT4_O_2_I0_LUT4_O_I0 I1=cavlc_read_levels.t1s_sel I2=len_comb_LUT4_O_2_I0_LUT4_O_I2 I3=len_comb_LUT4_O_2_I0_LUT4_O_I3 O=len_comb_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000011101110 +.subckt LUT4 I0=cavlc_read_levels.prefix_sel I1=cavlc_read_levels.level_prefix_comb(3) I2=len_comb_LUT4_O_1_I3_LUT4_O_I2 I3=len_comb_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 O=len_comb_LUT4_O_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.suffix_sel I2=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=cavlc_read_levels.prefix_sel O=len_comb_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_5(0) I1=len_comb_LUT4_O_2_I0_LUT4_O_I2 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 I3=len_comb_LUT4_O_2_I0_LUT4_O_I3 O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I0 I1=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I3_LUT4_O_I3 I2=cavlc_read_total_coeffs.rbsp_5(2) I3=cavlc_read_total_coeffs.rbsp_5(1) O=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_5(4) I1=cavlc_read_total_coeffs.rbsp_5(5) I2=cavlc_read_total_coeffs.rbsp_5(3) I3=cavlc_read_total_coeffs.rbsp_5(6) O=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(2) I1=cavlc_read_total_coeffs.rbsp_3(3) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I1 I3=start_LUT4_I1_O_LUT4_I2_2_I3 O=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(4) I1=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_1_I2_LUT4_O_I1 O=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 I2=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=cavlc_read_total_coeffs.rbsp_2(1) O=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(9) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I1_O I2=len_comb_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_1_I2_LUT4_O_I2 O=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.valid_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I1 I3=cavlc_read_levels.suffix_sel O=len_comb_LUT4_O_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I0 I1=len_comb_LUT4_O_3_I3_LUT4_O_I3 I2=len_comb_LUT4_O_I3_LUT4_O_I3 I3=len_comb_LUT4_O_3_I3_LUT4_O_I1 O=len_comb_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=len_comb_LUT4_O_2_I3_LUT4_O_I0 I1=len_comb_LUT4_O_2_I3_LUT4_O_I1 I2=len_comb_LUT4_O_2_I3_LUT4_O_I2 I3=len_comb_LUT4_O_3_I2 O=len_comb_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_levels.rbsp(3) I3=cavlc_read_levels.rbsp(2) O=len_comb_LUT4_O_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I0 I1=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1 I2=len_comb_LUT4_O_2_I3_LUT4_O_I1 I3=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I3 O=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 I3=cavlc_read_levels.rbsp(2) O=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I2=cavlc_read_levels.rbsp(6) I3=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3 O=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3 I1=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I1 I2=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I2 I3=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I0 I2=cavlc_read_levels.rbsp(4) I3=cavlc_read_levels.rbsp(3) O=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(2) I1=cavlc_read_levels.rbsp(3) I2=cavlc_read_levels.rbsp(1) I3=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 O=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(3) I1=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_1_I0 I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 O=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I1_I0 I1=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3 I2=cavlc_read_levels.rbsp(4) I3=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I0_I1 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101011111111 +.subckt LUT4 I0=cavlc_read_levels.rbsp(8) I1=cavlc_read_levels.rbsp(5) I2=cavlc_read_levels.rbsp(7) I3=cavlc_read_levels.rbsp(6) O=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001111011100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=cavlc_read_levels.rbsp(5) O=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O O=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=cavlc_fsm.TotalCoeff(1) O=len_comb_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.rbsp(5) I3=cavlc_read_levels.rbsp(4) O=len_comb_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=len_comb_LUT4_O_3_I0 I1=len_comb_LUT4_O_3_I1 I2=len_comb_LUT4_O_3_I2 I3=len_comb_LUT4_O_3_I3 O=cavlc_len_gen.len_comb(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111110110000 +.subckt LUT4 I0=cavlc_read_levels.t1s_sel I1=len_comb_LUT4_O_3_I0_LUT4_O_I1 I2=len_comb_LUT4_O_3_I0_LUT4_O_I2 I3=cavlc_read_run_befores.ZeroLeft_init O=len_comb_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=cavlc_read_levels.prefix_sel I1=cavlc_read_levels.level_prefix_comb(2) I2=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.level_prefix_comb(0) I3=cavlc_read_levels.level_prefix_comb(1) O=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_levels.suffixLength(2) I2=cavlc_read_levels.prefix_sel I3=cavlc_read_levels.suffix_sel O=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_levels.level_prefix(0) I3=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.level_prefix(1) I2=cavlc_read_levels.level_prefix(2) I3=cavlc_read_levels.level_prefix(3) O=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.suffixLength(1) I3=cavlc_read_levels.suffixLength(0) O=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 I1=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I0 I2=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_2_I0_LUT4_O_I3 O=len_comb_LUT4_O_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 O=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(2) I3=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(4) I2=cavlc_read_total_coeffs.rbsp_1(3) I3=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TrailingOnes_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I1_O I2=cavlc_read_total_coeffs.rbsp_1(9) I3=len_comb_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 O=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_1_I2_LUT4_O_I1 I2=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(2) I1=cavlc_read_total_coeffs.rbsp_2(1) I2=cavlc_read_total_coeffs.rbsp_2(0) I3=cavlc_read_total_coeffs.nC(1) O=len_comb_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=len_comb_LUT4_O_3_I1_LUT4_O_I0 I1=len_comb_LUT4_O_3_I1_LUT4_O_I1 I2=len_comb_LUT4_O_3_I1_LUT4_O_I2 I3=len_comb_LUT4_O_3_I1_LUT4_O_I3 O=len_comb_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I1 I2=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I3 O=len_comb_LUT4_O_3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I0 I1=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I2 I2=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I3 I3=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I1 O=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=cavlc_read_levels.rbsp(4) O=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I2=cavlc_read_levels.rbsp(2) I3=cavlc_read_levels.rbsp(1) O=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I3=cavlc_read_run_befores.ZeroLeft_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff(3) I2=cavlc_fsm.TotalCoeff(1) I3=cavlc_fsm.TotalCoeff(2) O=len_comb_LUT4_O_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I3_LUT4_O_I1 I2=len_comb_LUT4_O_2_I3_LUT4_O_I2 I3=len_comb_LUT4_O_2_I3_LUT4_O_I0 O=len_comb_LUT4_O_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I2 I1=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1 I2=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff(1) O=len_comb_LUT4_O_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1 I3=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I1=cavlc_read_levels.rbsp(2) I2=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I2 I3=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011100001111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_3_I1_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff(2) I3=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff(0) I3=cavlc_fsm.TotalCoeff(1) O=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_read_levels.rbsp(1) I1=cavlc_read_levels.rbsp(2) I2=cavlc_read_levels.rbsp(0) I3=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 O=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I0 I1=len_comb_LUT4_O_3_I3_LUT4_O_I1 I2=len_comb_LUT4_O_I3_LUT4_O_I3 I3=len_comb_LUT4_O_3_I3_LUT4_O_I3 O=len_comb_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(3) I1=cavlc_read_levels.rbsp(4) I2=cavlc_read_levels.rbsp(5) I3=cavlc_read_levels.rbsp(6) O=len_comb_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=cavlc_read_levels.rbsp(2) O=len_comb_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=len_comb_LUT4_O_4_I0 I1=len_comb_LUT4_O_2_I1 I2=len_comb_LUT4_O_4_I2 I3=len_comb_LUT4_O_4_I3 O=cavlc_len_gen.len_comb(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111110100 +.subckt LUT4 I0=len_comb_LUT4_O_4_I0_LUT4_O_I0 I1=TrailingOnes(1) I2=len_comb_LUT4_O_4_I0_LUT4_O_I2 I3=cavlc_read_levels.t1s_sel O=len_comb_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100001010 +.subckt LUT4 I0=cavlc_read_levels.prefix_sel I1=cavlc_read_levels.level_prefix_comb(0) I2=cavlc_read_levels.level_prefix_comb(1) I3=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3 O=len_comb_LUT4_O_4_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_levels.prefix_sel I2=cavlc_read_levels.suffix_sel I3=cavlc_read_levels.suffixLength(1) O=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=cavlc_read_levels.level_prefix(3) I1=cavlc_read_levels.level_prefix(2) I2=cavlc_read_levels.level_prefix(0) I3=cavlc_read_levels.level_prefix(1) O=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I0 I1=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1 I2=start_LUT4_I1_O_LUT4_I2_2_I3 I3=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_3(2) I1=cavlc_read_total_coeffs.rbsp_3(3) I2=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I1 O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=cavlc_read_total_coeffs.rbsp_3(5) I3=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_3(6) I2=cavlc_read_total_coeffs.rbsp_3(8) I3=cavlc_read_total_coeffs.rbsp_3(7) O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=cavlc_read_total_coeffs.nC(1) I2=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=cavlc_read_total_coeffs.nC(2) O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(2) I1=cavlc_read_total_coeffs.rbsp_2(1) I2=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_total_coeffs.rbsp_2(0) O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(4) I1=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 I3=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_2(1) I2=cavlc_read_total_coeffs.rbsp_2(2) I3=cavlc_read_total_coeffs.rbsp_2(3) O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_1(1) I1=cavlc_read_total_coeffs.rbsp_1(2) I2=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TrailingOnes_comb_LUT4_O_1_I0_LUT4_O_I1 O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(4) I2=cavlc_read_total_coeffs.rbsp_1(3) I3=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00111110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(5) I2=cavlc_read_total_coeffs.rbsp_1(6) I3=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=len_comb_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 I1=cavlc_read_total_coeffs.rbsp_1(9) I2=cavlc_read_total_coeffs.rbsp_1(8) I3=cavlc_read_total_coeffs.rbsp_1(7) O=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=len_comb_LUT4_O_4_I2_LUT4_O_I0 I1=len_comb_LUT4_O_4_I2_LUT4_O_I1 I2=len_comb_LUT4_O_4_I2_LUT4_O_I2 I3=len_comb_LUT4_O_I3_LUT4_O_I3 O=len_comb_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_I0 I1=len_comb_LUT4_O_4_I2_LUT4_O_I0 I2=len_comb_LUT4_O_4_I2_LUT4_O_I1 I3=cavlc_read_levels.rbsp(1) O=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I0 I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I1 I2=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3 O=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_1_I0 I1=cavlc_read_levels.rbsp(1) I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3 I3=cavlc_read_run_befores.clr_LUT4_I3_2_O O=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=ZeroLeft(1) I2=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I3=cavlc_read_levels.rbsp(0) O=len_comb_LUT4_O_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=ZeroLeft(2) I3=ZeroLeft(3) O=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=ZeroLeft(1) I1=ZeroLeft(0) I2=ZeroLeft(3) I3=ZeroLeft(2) O=len_comb_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_3_I3_LUT4_O_I3 O=len_comb_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I2=ZeroLeft(0) I3=ZeroLeft(1) O=len_comb_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.rbsp(4) I2=cavlc_read_levels.rbsp(3) I3=len_comb_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=cavlc_read_levels.rbsp(7) I1=cavlc_read_levels.rbsp(8) I2=cavlc_read_levels.rbsp(5) I3=cavlc_read_levels.rbsp(6) O=len_comb_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=len_comb_LUT4_O_4_I3_LUT4_O_I0 I1=len_comb_LUT4_O_4_I3_LUT4_O_I1 I2=len_comb_LUT4_O_4_I3_LUT4_O_I2 I3=len_comb_LUT4_O_3_I2 O=len_comb_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_zeros.chroma_DC_sel I3=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O O=len_comb_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I0 I1=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 I2=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I2=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff(1) I2=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 I3=cavlc_read_levels.rbsp(0) O=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.rbsp(1) I2=len_comb_LUT4_O_2_I3_LUT4_O_I2 I3=len_comb_LUT4_O_2_I3_LUT4_O_I0 O=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=cavlc_read_levels.level_prefix_comb_LUT4_O_I2 I1=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I2 I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I3 O=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=len_comb_LUT4_O_3_I1_LUT4_O_I1 I3=len_comb_LUT4_O_I1_LUT4_O_I2 O=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I3=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I0_LUT4_O_I2 I2=len_comb_LUT4_O_I0_LUT4_O_I0 I3=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=len_comb_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=len_comb_LUT4_O_I0_LUT4_O_I0 I1=len_comb_LUT4_O_I0_LUT4_O_I1 I2=len_comb_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_3_I2 O=len_comb_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I0_LUT4_O_I0 I3=cavlc_read_levels.rbsp(1) O=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=len_comb_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff(1) I3=cavlc_fsm.TotalCoeff(0) O=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=cavlc_read_total_zeros.chroma_DC_sel O=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff(2) I3=cavlc_fsm.TotalCoeff(3) O=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=len_comb_LUT4_O_I0_LUT4_O_I1 I1=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_I0_I1 I2=len_comb_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_I0_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=cavlc_read_run_befores.ZeroLeft_init_LUT4_I3_1_O I1=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I1 I2=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_O I3=ZeroLeft(1) O=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_levels.rbsp(1) I3=len_comb_LUT4_O_4_I3_LUT4_O_I0 O=len_comb_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff(0) I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=cavlc_fsm.TotalCoeff(1) O=len_comb_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_4_I3_LUT4_O_I0 I3=cavlc_read_levels.rbsp(0) O=len_comb_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000011111111 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_3_I1_LUT4_O_I1 O=len_comb_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(0) I1=cavlc_fsm.TotalCoeff(3) I2=cavlc_fsm.TotalCoeff(1) I3=cavlc_fsm.TotalCoeff(2) O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101111111110011 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I2 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.rbsp(4) I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.rbsp(3) I3=cavlc_read_total_zeros.chroma_DC_sel O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(0) I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110010110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I3=cavlc_read_levels.rbsp(1) O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.TotalCoeff(2) I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff(3) O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.rbsp(1) I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=cavlc_fsm.TotalCoeff(3) I3=cavlc_fsm.TotalCoeff(2) O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.rbsp(0) I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(2) I1=cavlc_fsm.TotalCoeff(1) I2=cavlc_fsm.TotalCoeff(3) I3=cavlc_fsm.TotalCoeff(0) O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O O=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_3_I1_LUT4_O_I1 O=len_comb_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff(2) I3=cavlc_fsm.TotalCoeff(3) O=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I2=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001110111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I3=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I2=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I3 I3=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111101110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=cavlc_read_levels.rbsp(3) I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O O=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=cavlc_fsm.TotalCoeff(3) I3=cavlc_fsm.TotalCoeff(2) O=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I1=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=len_comb_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=len_comb_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=cavlc_fsm.TotalCoeff(1) I1=cavlc_fsm.TotalCoeff(0) I2=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I3=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I1=cavlc_read_levels.rbsp(2) I2=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O O=len_comb_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I2 I2=cavlc_read_total_zeros.chroma_DC_sel I3=cavlc_read_levels.rbsp(1) O=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I2 I2=cavlc_read_total_zeros.chroma_DC_sel I3=cavlc_read_levels.rbsp(0) O=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I1_LUT4_O_I2 I2=cavlc_read_total_zeros.chroma_DC_sel I3=cavlc_read_levels.rbsp(2) O=len_comb_LUT4_O_I1_LUT4_O_I2_LUT4_I1_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_4_I3_LUT4_O_I0 O=len_comb_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=cavlc_read_levels.rbsp(3) I2=len_comb_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I2 O=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 I2=cavlc_read_levels.rbsp(2) I3=cavlc_read_levels.rbsp(1) O=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I2=len_comb_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I0 I1=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1 I2=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=len_comb_LUT4_O_2_I3_LUT4_O_I1_LUT4_I2_I0 O=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(8) I1=cavlc_read_levels.rbsp(5) I2=cavlc_read_levels.rbsp(7) I3=cavlc_read_levels.rbsp(6) O=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000011011111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.rbsp(4) I2=cavlc_read_levels.rbsp(5) I3=cavlc_read_levels.rbsp(3) O=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.rbsp(4) I2=cavlc_read_levels.rbsp(3) I3=cavlc_read_total_zeros.chroma_DC_sel O=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_fsm.TotalCoeff(0) I3=cavlc_fsm.TotalCoeff(1) O=len_comb_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_2_I1 I2=len_comb_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=len_comb_LUT4_O_1_I2_LUT4_O_I1 I1=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_2_I0_LUT4_O_I3 O=len_comb_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000011111111 +.subckt LUT4 I0=cavlc_read_total_coeffs.nC(1) I1=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100010001 +.subckt LUT4 I0=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_1(1) I3=cavlc_read_total_coeffs.rbsp_1(0) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(5) I2=cavlc_read_total_coeffs.rbsp_1(3) I3=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_1(7) I2=cavlc_read_total_coeffs.rbsp_1(6) I3=cavlc_read_total_coeffs.rbsp_1(4) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.rbsp_1(2) I2=cavlc_read_total_coeffs.rbsp_1(4) I3=cavlc_read_total_coeffs.rbsp_1(3) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_2(3) I2=cavlc_read_total_coeffs.rbsp_2(2) I3=cavlc_read_total_coeffs.rbsp_2(1) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101010 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(4) I1=cavlc_read_total_coeffs.rbsp_2(5) I2=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=cavlc_read_total_coeffs.rbsp_2(6) I2=cavlc_read_total_coeffs.rbsp_2(4) I3=cavlc_read_total_coeffs.rbsp_2(7) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_2(9) I1=cavlc_read_total_coeffs.rbsp_2(10) I2=cavlc_read_total_coeffs.rbsp_2(11) I3=cavlc_read_total_coeffs.rbsp_2(8) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101011 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.nC(1) I3=cavlc_read_total_coeffs.rbsp_2(0) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=cavlc_fsm.TotalCoeff_comb_LUT4_O_4_I2 O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=len_comb_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=cavlc_read_total_coeffs.rbsp_3(2) I2=cavlc_fsm.TotalCoeff_comb_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 I3=cavlc_read_total_coeffs.rbsp_3(1) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=TotalZeros_comb(0) I1=start_LUT4_I1_O_LUT4_I2_2_I3 I2=cavlc_read_total_coeffs.nC(2) I3=cavlc_read_total_coeffs.rbsp_3(0) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_5(2) I1=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_total_coeffs.rbsp_5(1) I3=cavlc_read_total_coeffs.rbsp_5(0) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=cavlc_read_total_coeffs.rbsp_5(5) I1=cavlc_read_total_coeffs.rbsp_5(6) I2=cavlc_read_total_coeffs.rbsp_5(3) I3=cavlc_read_total_coeffs.rbsp_5(4) O=len_comb_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=cavlc_read_levels.t1s_sel I1=cavlc_read_levels.level_prefix_comb(0) I2=cavlc_read_levels.prefix_sel I3=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=len_comb_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_levels.t1s_sel I2=TrailingOnes(0) I3=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=cavlc_read_levels.prefix_sel I1=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_levels.suffix_sel I3=cavlc_read_levels.suffixLength(0) O=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=cavlc_read_levels.suffixLength(2) I3=len_comb_LUT4_O_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=len_comb_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I0 I1=len_comb_LUT4_O_I3_LUT4_O_I1 I2=len_comb_LUT4_O_I3_LUT4_O_I2 I3=len_comb_LUT4_O_I3_LUT4_O_I3 O=len_comb_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=ZeroLeft(1) I1=ZeroLeft(2) I2=ZeroLeft(0) I3=ZeroLeft(3) O=len_comb_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=len_comb_LUT4_O_3_I3_LUT4_O_I3 I3=len_comb_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=len_comb_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=len_comb_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I3=cavlc_read_levels.rbsp(2) O=len_comb_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I1=len_comb_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1 I2=len_comb_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(1) I1=cavlc_read_levels.rbsp(0) I2=ZeroLeft(0) I3=ZeroLeft(1) O=len_comb_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001000110000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(5) I1=len_comb_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=cavlc_read_levels.rbsp(4) I3=cavlc_read_levels.rbsp(3) O=len_comb_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=cavlc_read_levels.rbsp(8) I1=cavlc_read_levels.rbsp(9) I2=cavlc_read_levels.rbsp(7) I3=cavlc_read_levels.rbsp(6) O=len_comb_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.rbsp(0) I3=cavlc_read_levels.rbsp(1) O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_levels.rbsp(2) I3=cavlc_read_levels.rbsp(1) O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_1_I0 I1=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=cavlc_read_levels.rbsp(1) O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_levels.rbsp(2) I3=cavlc_read_levels.rbsp(0) O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_1_O_LUT4_I2_I1 I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_1_O I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I3 O=cavlc_read_run_befores.ZeroLeft_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=cavlc_read_levels.rbsp(0) I2=cavlc_read_levels.rbsp(1) I3=cavlc_read_levels.rbsp(2) O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_1_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110000010111 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_4_I2_LUT4_O_I1 I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(2) I1=cavlc_read_levels.rbsp(1) I2=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=cavlc_read_levels.rbsp(0) O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=ZeroLeft(1) I1=ZeroLeft(0) I2=ZeroLeft(3) I3=ZeroLeft(2) O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(1) I1=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cavlc_read_levels.rbsp(0) I3=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101111100001100 +.subckt LUT4 I0=ZeroLeft(3) I1=ZeroLeft(1) I2=ZeroLeft(0) I3=ZeroLeft(2) O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=ZeroLeft(0) I1=ZeroLeft(3) I2=ZeroLeft(1) I3=ZeroLeft(2) O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=cavlc_read_levels.rbsp(0) I1=ZeroLeft(0) I2=ZeroLeft(1) I3=len_comb_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 O=len_comb_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110000000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=TotalZeros_comb(0) I3=cavlc_fsm.rst_n O=rst_n_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.start I2=cavlc_fsm.ena I3=cavlc_read_total_zeros.chroma_DC_sel O=start_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_fsm.start I2=cavlc_read_total_zeros.chroma_DC_sel I3=cavlc_fsm.ena O=cavlc_read_total_coeffs.rbsp_5_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=len_comb_LUT4_O_1_I2_LUT4_O_I1 I2=start_LUT4_I1_O I3=cavlc_read_total_coeffs.nC(1) O=start_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.nC(1) I2=start_LUT4_I1_O I3=len_comb_LUT4_O_1_I2_LUT4_O_I1 O=start_LUT4_I1_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=cavlc_read_total_coeffs.nC(2) I2=start_LUT4_I1_O I3=start_LUT4_I1_O_LUT4_I2_2_I3 O=start_LUT4_I1_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=TotalZeros_comb(0) I1=TotalZeros_comb(0) I2=cavlc_read_total_coeffs.nC(4) I3=cavlc_read_total_coeffs.nC(3) O=start_LUT4_I1_O_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.end diff --git a/BENCHMARK/cavlc_top/rtl/cavlc_fsm.v b/BENCHMARK/cavlc_top/rtl/cavlc_fsm.v new file mode 100644 index 00000000..c78bfd19 --- /dev/null +++ b/BENCHMARK/cavlc_top/rtl/cavlc_fsm.v @@ -0,0 +1,162 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// cavlc_fsm //// +//// //// +//// Description //// +//// controls the cavlc parsing process //// +//// //// +//// Author(s): //// +//// - bin qiu, qiubin@opencores.org //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2011 Authors and OPENCORES.ORG //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +//2011-8-7 18:57 initial revision + +`include "defines.v" + +module cavlc_fsm +( + clk, + rst_n, + ena, + start, + max_coeff_num, + TotalCoeff, + TotalCoeff_comb, + TrailingOnes, + TrailingOnes_comb, + ZeroLeft, + state, + i, + idle, + valid +); +//------------------------ +//ports +//------------------------ +input clk; +input rst_n; +input ena; +input start; + +input [4:0] max_coeff_num; +input [4:0] TotalCoeff; +input [4:0] TotalCoeff_comb; +input [1:0] TrailingOnes; +input [1:0] TrailingOnes_comb; +input [3:0] ZeroLeft; + +output [7:0] state; +output [3:0] i; +output idle; +output valid; + +//------------------------ +//FFs +//------------------------ +reg [7:0] state; +reg [3:0] i; +reg valid; + +//------------------------ +//state & i & valid +//------------------------ +always @(posedge clk or negedge rst_n) +if (!rst_n) begin + state <= `cavlc_idle_s; + i <= 0; + valid <= 0; +end +else if (ena) +case(state) + `cavlc_idle_s : begin + if (start) begin + state <= `cavlc_read_total_coeffs_s; + valid <= 0; + end + else begin + state <= `cavlc_idle_s; + end + end + `cavlc_read_total_coeffs_s : begin + i <= TotalCoeff_comb -1; + if (TrailingOnes_comb > 0 && TotalCoeff_comb > 0) + state <= `cavlc_read_t1s_flags_s; + else if (TotalCoeff_comb > 0) + state <= `cavlc_read_level_prefix_s; + else begin + state <= `cavlc_idle_s; + valid <= 1; + end + end + `cavlc_read_t1s_flags_s : begin + if (TrailingOnes == TotalCoeff) + state <= `cavlc_read_total_zeros_s; + else begin + state <= `cavlc_read_level_prefix_s; + i <= i - TrailingOnes; + end + end + `cavlc_read_level_prefix_s : begin + state <= `cavlc_read_level_suffix_s; + end + `cavlc_read_level_suffix_s : begin + state <= `cavlc_calc_level_s; + end + `cavlc_calc_level_s : begin + if ( i == 0 && TotalCoeff < max_coeff_num) + state <= `cavlc_read_total_zeros_s; + else if (i == 0) begin + state <= `cavlc_read_run_befores_s; + i <= TotalCoeff - 1; + end + else begin + state <= `cavlc_read_level_prefix_s; + i <= i - 1; + end + end + `cavlc_read_total_zeros_s : begin + state <= `cavlc_read_run_befores_s; + i <= TotalCoeff - 1; + end + `cavlc_read_run_befores_s : begin + if (i == 0 || ZeroLeft == 0) begin + state <= `cavlc_idle_s; + valid <= 1; + end + else begin + state <= `cavlc_read_run_befores_s; + i <= i - 1; + end + end +endcase + +assign idle = state[`cavlc_idle_bit]; + +endmodule + diff --git a/BENCHMARK/cavlc_top/rtl/cavlc_len_gen.v b/BENCHMARK/cavlc_top/rtl/cavlc_len_gen.v new file mode 100644 index 00000000..5ce9f61a --- /dev/null +++ b/BENCHMARK/cavlc_top/rtl/cavlc_len_gen.v @@ -0,0 +1,84 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// cavlc_len_gen //// +//// //// +//// Description //// +//// generate the number of bits to forward //// +//// //// +//// Author(s): //// +//// - bin qiu, qiubin@opencores.org //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2011 Authors and OPENCORES.ORG //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +//2011-8-7 20:19 initial revision + +`include "defines.v" + +module cavlc_len_gen +( + cavlc_state, + len_read_total_coeffs_comb, + len_read_levels_comb, + len_read_total_zeros_comb, + len_read_run_befores_comb, + len_comb +); +//------------------------ +// ports +//------------------------ +input [7:0] cavlc_state; +input [4:0] len_read_total_coeffs_comb; +input [4:0] len_read_levels_comb; +input [3:0] len_read_total_zeros_comb; +input [3:0] len_read_run_befores_comb; + +output [4:0] len_comb; + +//------------------------ +// regs +//------------------------ +reg [4:0] len_comb; //number of bits comsumed by cavlc in a cycle + +//------------------------ +// len_comb +//------------------------ +always @ (*) +case (1'b1) //synthesis parallel_case + cavlc_state[`cavlc_read_total_coeffs_bit] : len_comb <= len_read_total_coeffs_comb; + cavlc_state[`cavlc_read_t1s_flags_bit], + cavlc_state[`cavlc_read_level_prefix_bit], + cavlc_state[`cavlc_read_level_suffix_bit] : len_comb <= len_read_levels_comb; + cavlc_state[`cavlc_read_total_zeros_bit] : len_comb <= len_read_total_zeros_comb; + cavlc_state[`cavlc_read_run_befores_bit] : len_comb <= len_read_run_befores_comb; + cavlc_state[`cavlc_calc_level_bit], + cavlc_state[`cavlc_idle_bit] : len_comb <= 0; + default : len_comb <= 'bx; +endcase + +endmodule + diff --git a/BENCHMARK/cavlc_top/rtl/cavlc_read_levels.v b/BENCHMARK/cavlc_top/rtl/cavlc_read_levels.v new file mode 100644 index 00000000..86470fde --- /dev/null +++ b/BENCHMARK/cavlc_top/rtl/cavlc_read_levels.v @@ -0,0 +1,400 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// cavlc_read_levels //// +//// //// +//// Description //// +//// decode levels for coeffs //// +//// //// +//// Author(s): //// +//// - bin qiu, qiubin@opencores.org //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2011 Authors and OPENCORES.ORG //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + + +//2011-8-6 initiial revision +//2011-8-19 reverse the order of level + +// include TrailingOnes + +`include "defines.v" + +module cavlc_read_levels ( + clk, + rst_n, + ena, + t1s_sel, + prefix_sel, + suffix_sel, + calc_sel, + TrailingOnes, + TotalCoeff, + rbsp, + i, + level_0, + level_1, + level_2, + level_3, + level_4, + level_5, + level_6, + level_7, + level_8, + level_9, + level_10, + level_11, + level_12, + level_13, + level_14, + level_15, + len_comb +); +//------------------------ +// ports +//------------------------ +input clk; +input rst_n; + +input ena; +input t1s_sel; +input prefix_sel; +input suffix_sel; +input calc_sel; + +input [1:0] TrailingOnes; +input [4:0] TotalCoeff; +input [0:15] rbsp; +input [3:0] i; + +output [8:0] level_0; +output [8:0] level_1; +output [8:0] level_2; +output [8:0] level_3; +output [8:0] level_4; +output [8:0] level_5; +output [8:0] level_6; +output [8:0] level_7; +output [8:0] level_8; +output [8:0] level_9; +output [8:0] level_10; +output [8:0] level_11; +output [8:0] level_12; +output [8:0] level_13; +output [8:0] level_14; +output [8:0] level_15; + +output [4:0] len_comb; + +//------------------------ +// regs +//------------------------ +reg [0:15] rbsp_internal; // reduce toggle rate +reg [3:0] level_prefix_comb; +reg [8:0] level_suffix; +reg [4:0] len_comb; + +//------------------------ +// FFs +//------------------------ +reg [3:0] level_prefix; +reg [2:0] suffixLength; // range from 0 to 6 +reg [8:0] level; +reg [8:0] level_abs; +reg [8:0] level_code_tmp; +reg [8:0] level_0, level_1, level_2, level_3, level_4, level_5, level_6, level_7; +reg [8:0] level_8, level_9, level_10, level_11, level_12, level_13, level_14, level_15; + +//------------------------ +// level_prefix_comb +//------------------------ +always @(*) +if ((t1s_sel || prefix_sel || suffix_sel)&& ena) + rbsp_internal <= rbsp; +else + rbsp_internal <= 'hffff; + +always @(*) +if (rbsp_internal[0]) level_prefix_comb <= 0; +else if (rbsp_internal[1]) level_prefix_comb <= 1; +else if (rbsp_internal[2]) level_prefix_comb <= 2; +else if (rbsp_internal[3]) level_prefix_comb <= 3; +else if (rbsp_internal[4]) level_prefix_comb <= 4; +else if (rbsp_internal[5]) level_prefix_comb <= 5; +else if (rbsp_internal[6]) level_prefix_comb <= 6; +else if (rbsp_internal[7]) level_prefix_comb <= 7; +else if (rbsp_internal[8]) level_prefix_comb <= 8; +else if (rbsp_internal[9]) level_prefix_comb <= 9; +else if (rbsp_internal[10]) level_prefix_comb <= 10; +else if (rbsp_internal[11]) level_prefix_comb <= 11; +else if (rbsp_internal[12]) level_prefix_comb <= 12; +else if (rbsp_internal[13]) level_prefix_comb <= 13; +else if (rbsp_internal[14]) level_prefix_comb <= 14; +else if (rbsp_internal[15]) level_prefix_comb <= 15; +else level_prefix_comb <= 'bx; + + +//------------------------ +// level_prefix +//------------------------ +always @(posedge clk or negedge rst_n) +if (!rst_n) + level_prefix <= 0; +else if (prefix_sel && ena) + level_prefix <= level_prefix_comb; + +//------------------------ +// suffixLength +//------------------------ +wire first_level; +assign first_level = (i == TotalCoeff - TrailingOnes - 1); + +always @(posedge clk or negedge rst_n) +if (!rst_n) + suffixLength <= 0; +else if (prefix_sel && ena) begin + if (TotalCoeff > 10 && TrailingOnes < 3 && first_level ) //initialize suffixLength before proceeding first level_suffix + suffixLength <= 1; + else if (first_level) + suffixLength <= 0; + else if (suffixLength == 0 && level_abs > 2'd3) + suffixLength <= 2; + else if (suffixLength == 0) + suffixLength <= 1; + else if ( level_abs > (2'd3 << (suffixLength - 1'b1) ) && suffixLength < 6) + suffixLength <= suffixLength + 1'b1; +end + + +//------------------------ +// level_suffix +//------------------------ +always @(*) +if (suffixLength > 0 && level_prefix <= 14) + level_suffix <= {3'b0, rbsp_internal[0:5] >> (3'd6 - suffixLength)}; +else if (level_prefix == 14) //level_prefix == 14 && suffixLength == 0 + level_suffix <= {3'b0, rbsp_internal[0:3] }; +else if (level_prefix == 15) + level_suffix <= rbsp_internal[3:11]; +else + level_suffix <= 0; + +//------------------------ +// level_code_tmp +//------------------------ +always @(posedge clk or negedge rst_n) +if (!rst_n) begin + level_code_tmp <= 0; +end +else if (suffix_sel && ena) begin + level_code_tmp <= (level_prefix << suffixLength) + level_suffix + + ((suffixLength == 0 && level_prefix == 15) ? 4'd15 : 0); +end + + +//------------------------ +// level +//------------------------ +wire [2:0] tmp1; + +assign tmp1 = (first_level && TrailingOnes < 3)? 2'd2 : 2'd0; + +always @(*) +begin + if (level_code_tmp % 2 == 0) begin + level <= ( level_code_tmp + tmp1 + 2 ) >> 1; + end + else begin + level <= (-level_code_tmp - tmp1 - 1 ) >> 1; + end +end + +//------------------------ +// level_abs +//------------------------ +wire level_abs_refresh; +assign level_abs_refresh = calc_sel && ena; + +always @(posedge clk or negedge rst_n) +if (!rst_n) begin + level_abs <= 0; +end +else if (level_abs_refresh) begin + level_abs <= level[8] ? -level : level; +end + +//------------------------ +// level regfile +//------------------------ +always @ (posedge clk or negedge rst_n) +if (!rst_n) begin + level_0 <= 0; level_1 <= 0; level_2 <= 0; level_3 <= 0; + level_4 <= 0; level_5 <= 0; level_6 <= 0; level_7 <= 0; + level_8 <= 0; level_9 <= 0; level_10<= 0; level_11<= 0; + level_12<= 0; level_13<= 0; level_14<= 0; level_15<= 0; +end +else if (t1s_sel && ena) + case (i) + 0 : level_0 <= rbsp_internal[0]? -1 : 1; + 1 : begin + level_1 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_0 <= rbsp_internal[1]? -1 : 1; + end + 2 : begin + level_2 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_1 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_0 <= rbsp_internal[2]? -1 : 1; + end + 3 : begin + level_3 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_2 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_1 <= rbsp_internal[2]? -1 : 1; + end + 4 : begin + level_4 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_3 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_2 <= rbsp_internal[2]? -1 : 1; + end + 5 : begin + level_5 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_4 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_3 <= rbsp_internal[2]? -1 : 1; + end + 6 : begin + level_6 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_5 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_4 <= rbsp_internal[2]? -1 : 1; + end + 7 : begin + level_7 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_6 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_5 <= rbsp_internal[2]? -1 : 1; + end + 8 : begin + level_8 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_7 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_6 <= rbsp_internal[2]? -1 : 1; + end + 9 : begin + level_9 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_8 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_7 <= rbsp_internal[2]? -1 : 1; + end + 10: begin + level_10 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_9 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_8 <= rbsp_internal[2]? -1 : 1; + end + 11: begin + level_11 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_10 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_9 <= rbsp_internal[2]? -1 : 1; + end + 12: begin + level_12 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_11 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_10 <= rbsp_internal[2]? -1 : 1; + end + 13: begin + level_13 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_12 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_11 <= rbsp_internal[2]? -1 : 1; + end + 14: begin + level_14 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_13 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_12 <= rbsp_internal[2]? -1 : 1; + end + 15: begin + level_15 <= rbsp_internal[0]? -1 : 1; + if (TrailingOnes[1]) + level_14 <= rbsp_internal[1]? -1 : 1; + if (TrailingOnes == 3) + level_13 <= rbsp_internal[2]? -1 : 1; + end +endcase +else if (calc_sel && ena) +case (i) + 0 :level_0 <= level; + 1 :level_1 <= level; + 2 :level_2 <= level; + 3 :level_3 <= level; + 4 :level_4 <= level; + 5 :level_5 <= level; + 6 :level_6 <= level; + 7 :level_7 <= level; + 8 :level_8 <= level; + 9 :level_9 <= level; + 10:level_10<= level; + 11:level_11<= level; + 12:level_12<= level; + 13:level_13<= level; + 14:level_14<= level; + 15:level_15<= level; +endcase + +always @(*) +if(t1s_sel) + len_comb <= TrailingOnes; +else if(prefix_sel) + len_comb <= level_prefix_comb + 1; +else if(suffix_sel && suffixLength > 0 && level_prefix <= 14) + len_comb <= suffixLength; +else if(suffix_sel && level_prefix == 14) + len_comb <= 4; +else if(suffix_sel && level_prefix == 15) + len_comb <= 12; +else + len_comb <= 0; + +endmodule diff --git a/BENCHMARK/cavlc_top/rtl/cavlc_read_run_befores.v b/BENCHMARK/cavlc_top/rtl/cavlc_read_run_befores.v new file mode 100644 index 00000000..a35f26a0 --- /dev/null +++ b/BENCHMARK/cavlc_top/rtl/cavlc_read_run_befores.v @@ -0,0 +1,368 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// cavlc_read_run_befores //// +//// //// +//// Description //// +//// decode runs and combine them with levels //// +//// //// +//// Author(s): //// +//// - bin qiu, qiubin@opencores.org //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2011 Authors and OPENCORES.ORG //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +//2011-8-16 initiial revision + +`include "defines.v" + +module cavlc_read_run_befores +( + clk, + rst_n, + ena, + sel, + clr, + ZeroLeft_init, + + rbsp, + i, + TotalZeros_comb, + + level_0, + level_1, + level_2, + level_3, + level_4, + level_5, + level_6, + level_7, + level_8, + level_9, + level_10, + level_11, + level_12, + level_13, + level_14, + level_15, + + coeff_0, + coeff_1, + coeff_2, + coeff_3, + coeff_4, + coeff_5, + coeff_6, + coeff_7, + coeff_8, + coeff_9, + coeff_10, + coeff_11, + coeff_12, + coeff_13, + coeff_14, + coeff_15, + ZeroLeft, + len_comb +); +//---------------------- +//ports +//---------------------- +input clk; +input rst_n; +input ena; +input sel; +input clr; +input ZeroLeft_init; + +input [0:10] rbsp; +input [3:0] i; //range from TotalCoeff-1 to 0 +input [3:0] TotalZeros_comb; + +input [8:0] level_0; +input [8:0] level_1; +input [8:0] level_2; +input [8:0] level_3; +input [8:0] level_4; +input [8:0] level_5; +input [8:0] level_6; +input [8:0] level_7; +input [8:0] level_8; +input [8:0] level_9; +input [8:0] level_10; +input [8:0] level_11; +input [8:0] level_12; +input [8:0] level_13; +input [8:0] level_14; +input [8:0] level_15; + +output [8:0] coeff_0; +output [8:0] coeff_1; +output [8:0] coeff_2; +output [8:0] coeff_3; +output [8:0] coeff_4; +output [8:0] coeff_5; +output [8:0] coeff_6; +output [8:0] coeff_7; +output [8:0] coeff_8; +output [8:0] coeff_9; +output [8:0] coeff_10; +output [8:0] coeff_11; +output [8:0] coeff_12; +output [8:0] coeff_13; +output [8:0] coeff_14; +output [8:0] coeff_15; + +output [3:0] ZeroLeft; + +output [3:0] len_comb; + +//---------------------- +//regs +//---------------------- +reg [3:0] run; +reg [3:0] len; +reg [8:0] coeff; + + +reg [3:0] len_comb; + +//---------------------- +//FFs +//---------------------- +reg [3:0] ZeroLeft; + +reg [8:0] coeff_0; +reg [8:0] coeff_1; +reg [8:0] coeff_2; +reg [8:0] coeff_3; +reg [8:0] coeff_4; +reg [8:0] coeff_5; +reg [8:0] coeff_6; +reg [8:0] coeff_7; +reg [8:0] coeff_8; +reg [8:0] coeff_9; +reg [8:0] coeff_10; +reg [8:0] coeff_11; +reg [8:0] coeff_12; +reg [8:0] coeff_13; +reg [8:0] coeff_14; +reg [8:0] coeff_15; + +//---------------------- +//run & len +//---------------------- +always @(rbsp or ZeroLeft or ena or sel) +if (ena && sel) +case(ZeroLeft) + 0 : begin len <= 0; run <= 0; end + 1 : begin len <= 1; run <= rbsp[0]? 0:1; end + 2 : begin if (rbsp[0]) begin + run <= 0; + len <= 1; + end + else if (rbsp[1]) begin + run <= 1; + len <= 2; + end + else begin + run <= 2; + len <= 2; + end + end + 3 : begin + run <= 3 - rbsp[0:1]; + len <= 2; + end + 4 : begin + if (rbsp[0:1] != 0) begin + run <= 3 - rbsp[0:1]; + len <= 2; + end + else begin + run <= rbsp[2]? 3:4; + len <= 3; + end + end + 5 : begin + if (rbsp[0]) begin + run <= rbsp[1]? 0:1; + len <= 2; + end + else if (rbsp[1]) begin + run <= rbsp[2]? 2:3; + len <= 3; + end + else begin + run <= rbsp[2]? 4:5; + len <= 3; + end + end + 6 : begin + if (rbsp[0:1] == 2'b11) begin + run <= 0; + len <= 2; + end + else begin + len <= 3; + case(rbsp[0:2]) + 3'b000 : run <= 1; + 3'b001 : run <= 2; + 3'b011 : run <= 3; + 3'b010 : run <= 4; + 3'b101 : run <= 5; + default: run <= 6; + endcase + end + end + default : begin + if (rbsp[0:2] != 0) begin + run <= 7 - rbsp[0:2]; + len <= 3; + end + else begin + case (1'b1) + rbsp[3] : begin run <= 7; len <= 4; end + rbsp[4] : begin run <= 8; len <= 5; end + rbsp[5] : begin run <= 9; len <= 6; end + rbsp[6] : begin run <= 10; len <= 7; end + rbsp[7] : begin run <= 11; len <= 8; end + rbsp[8] : begin run <= 12; len <= 9; end + rbsp[9] : begin run <= 13; len <= 10;end + rbsp[10]: begin run <= 14; len <= 11;end + default : begin run <= 'bx; len <='bx;end + endcase + end + end +endcase +else begin + len <= 0; + run <= 0; +end + +//---------------------- +//len_comb +//---------------------- +always @(*) +if (i > 0) + len_comb <= len; +else + len_comb <= 0; + + +//---------------------- +//ZeroLeft +//---------------------- +always @(posedge clk or negedge rst_n) +if (!rst_n) + ZeroLeft <= 0; +else if (ena && clr) //in case TotalCoeff >= max_coeff_num + ZeroLeft <= 0; +else if (ena && ZeroLeft_init) + ZeroLeft <= TotalZeros_comb; +else if (ena && sel )//if ZeroLeft == 0, run will be 0 + ZeroLeft <= ZeroLeft - run; + +//---------------------- +//coeff +//---------------------- +always @(*) +if (ena && sel) +case (i) + 0 :coeff <= level_0; + 1 :coeff <= level_1; + 2 :coeff <= level_2; + 3 :coeff <= level_3; + 4 :coeff <= level_4; + 5 :coeff <= level_5; + 6 :coeff <= level_6; + 7 :coeff <= level_7; + 8 :coeff <= level_8; + 9 :coeff <= level_9; + 10:coeff <= level_10; + 11:coeff <= level_11; + 12:coeff <= level_12; + 13:coeff <= level_13; + 14:coeff <= level_14; + 15:coeff <= level_15; +endcase +else + coeff <= 0; + +//---------------------- +//coeff_0 to coeff_15 +//---------------------- +always @(posedge clk or negedge rst_n) +if (!rst_n) begin + coeff_0 <= 0; coeff_1 <= 0; coeff_2 <= 0; coeff_3 <= 0; + coeff_4 <= 0; coeff_5 <= 0; coeff_6 <= 0; coeff_7 <= 0; + coeff_8 <= 0; coeff_9 <= 0; coeff_10<= 0; coeff_11<= 0; + coeff_12<= 0; coeff_13<= 0; coeff_14<= 0; coeff_15<= 0; +end +else if (ena && clr) begin + coeff_0 <= 0; coeff_1 <= 0; coeff_2 <= 0; coeff_3 <= 0; + coeff_4 <= 0; coeff_5 <= 0; coeff_6 <= 0; coeff_7 <= 0; + coeff_8 <= 0; coeff_9 <= 0; coeff_10<= 0; coeff_11<= 0; + coeff_12<= 0; coeff_13<= 0; coeff_14<= 0; coeff_15<= 0; +end +else if (ena && sel && ZeroLeft > 0) +case (ZeroLeft+i) + 1 :coeff_1 <= coeff; + 2 :coeff_2 <= coeff; + 3 :coeff_3 <= coeff; + 4 :coeff_4 <= coeff; + 5 :coeff_5 <= coeff; + 6 :coeff_6 <= coeff; + 7 :coeff_7 <= coeff; + 8 :coeff_8 <= coeff; + 9 :coeff_9 <= coeff; + 10:coeff_10 <= coeff; + 11:coeff_11 <= coeff; + 12:coeff_12 <= coeff; + 13:coeff_13 <= coeff; + 14:coeff_14 <= coeff; + default: + coeff_15 <= coeff; +endcase +else if (ena && sel) begin + if (i >= 0) coeff_0 <= level_0; + if (i >= 1) coeff_1 <= level_1; + if (i >= 2) coeff_2 <= level_2; + if (i >= 3) coeff_3 <= level_3; + if (i >= 4) coeff_4 <= level_4; + if (i >= 5) coeff_5 <= level_5; + if (i >= 6) coeff_6 <= level_6; + if (i >= 7) coeff_7 <= level_7; + if (i >= 8) coeff_8 <= level_8; + if (i >= 9) coeff_9 <= level_9; + if (i >= 10)coeff_10 <= level_10; + if (i >= 11)coeff_11 <= level_11; + if (i >= 12)coeff_12 <= level_12; + if (i >= 13)coeff_13 <= level_13; + if (i >= 14)coeff_14 <= level_14; + if (i == 15)coeff_15 <= level_15; +end +endmodule diff --git a/BENCHMARK/cavlc_top/rtl/cavlc_read_total_coeffs.v b/BENCHMARK/cavlc_top/rtl/cavlc_read_total_coeffs.v new file mode 100644 index 00000000..9226f8a9 --- /dev/null +++ b/BENCHMARK/cavlc_top/rtl/cavlc_read_total_coeffs.v @@ -0,0 +1,1197 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// cavlc_read_total_coeffs //// +//// //// +//// Description //// +//// decode total_coeffs and trailing ones //// +//// //// +//// Author(s): //// +//// - bin qiu, qiubin@opencores.org //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2011 Authors and OPENCORES.ORG //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +//2011-8-7 initial creation +//2011-8-9 optimize output mux + + +`include "defines.v" + +module cavlc_read_total_coeffs +( + clk, + rst_n, + ena, + start, + sel, + rbsp, nC, + TrailingOnes, + TotalCoeff, + TrailingOnes_comb, + TotalCoeff_comb, + len_comb +); +//------------------------ +//ports +//------------------------ +input clk; +input rst_n; +input ena; +input start; +input sel; + +input [0:15] rbsp; +input signed [5:0] nC; + +output [4:0] TotalCoeff; //range from 0 to 16 +output [1:0] TrailingOnes; //range from 0 to 3 +output [4:0] TotalCoeff_comb; //unsaved result of TotalCoeff_comb +output [1:0] TrailingOnes_comb; //unsaved result of TrailingOnes_comb +output [4:0] len_comb; //indicate how many rbsp bit consumed, range from 0 to 16 + + +//------------------------ +//regs +//------------------------ +reg [4:0] TotalCoeff_comb; +reg [1:0] TrailingOnes_comb; +reg [4:0] len_comb; + +//for nC >= 0 && nC < 2 +reg [4:0] TotalCoeff_1; +reg [1:0] TrailingOnes_1; +reg [4:0] len_1; + +//for nC >= 2 && nC < 4 +reg [4:0] TotalCoeff_2; +reg [1:0] TrailingOnes_2; +reg [4:0] len_2; + +//for nC >= 4 && nC < 8 +reg [4:0] TotalCoeff_3; +reg [1:0] TrailingOnes_3; +reg [4:0] len_3; + +//for nC >= 8 +reg [4:0] TotalCoeff_4; +reg [1:0] TrailingOnes_4; +reg [4:0] len_4; + +//for nC == -1 +reg [4:0] TotalCoeff_5; +reg [1:0] TrailingOnes_5; +reg [4:0] len_5; + + +//------------------------ +//FFs +//------------------------ +//len is not necessary to be saved +//TotalCoeff & TrailingOnes should be valid when cavlc_state == `cavlc_read_total_coeffs_s +//to do that,combinational result "TotalCoeff_comb & TrailingOnes_comb" are outputed +reg [0:15] rbsp_1; +reg [0:13] rbsp_2; +reg [0:9] rbsp_3; +reg [0:5] rbsp_4; +reg [0:7] rbsp_5; + +reg [4:0] TotalCoeff; +reg [1:0] TrailingOnes; + +//------------------------ +//input mux +//------------------------ +always @(posedge clk or negedge rst_n) +if (!rst_n) +begin + rbsp_1 <= 0; + rbsp_2 <= 0; + rbsp_3 <= 0; + rbsp_4 <= 0; + rbsp_5 <= 0; + +end +else if (ena && start) +begin + if (nC[5]) + rbsp_5 <= rbsp[0:7]; + else if ( nC[4] || nC[3]) + rbsp_4 <= rbsp[0:5]; + else if (nC[2]) + rbsp_3 <= rbsp[0:9]; + else if (nC[1]) + rbsp_2 <= rbsp[0:13]; + else + rbsp_1 <= rbsp; +end +//------------------------ +//nC >= 0 && nC < 2 +//------------------------ +always @(rbsp_1) +case (1'b1) +rbsp_1[0] : begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 0; + len_1 <= 1; +end +rbsp_1[1] : begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 1; + len_1 <= 2; +end +rbsp_1[2] : begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 2; + len_1 <= 3; +end +rbsp_1[3] : begin + if (rbsp_1[4] == 'b1) begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 3; + len_1 <= 5; + end + else if (rbsp_1[5] == 'b1) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 1; + len_1 <= 6; + end + else begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 2; + len_1 <= 6; + end +end +rbsp_1[4] : begin + if (rbsp_1[5] == 'b1) begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 4; + len_1 <= 6; + end + else if (rbsp_1[6] == 'b1) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 3; + len_1 <= 7; + end + else begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 5; + len_1 <= 7; + end +end +rbsp_1[5] : begin + len_1 <= 8; + if (rbsp_1[6:7] == 'b11) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 2; + end + else if (rbsp_1[6:7] == 'b10) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 3; + end + else if (rbsp_1[6:7] == 'b01) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 4; + end + else begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 6; + end +end +rbsp_1[6] : begin + len_1 <= 9; + if (rbsp_1[7:8] == 2'b11) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 3; + end + else if (rbsp_1[7:8] == 2'b10) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 4; + end + else if (rbsp_1[7:8] == 2'b01) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 5; + end + else begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 7; + end +end +rbsp_1[7] : begin + len_1 <= 10; + if (rbsp_1[8:9] == 2'b11) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 4; + end + else if (rbsp_1[8:9] == 2'b10) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 5; + end + else if (rbsp_1[8:9] == 2'b01) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 6; + end + else begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 8; + end +end +rbsp_1[8] : begin + len_1 <= 11; + if (rbsp_1[9:10] == 2'b11) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 5; + end + else if (rbsp_1[9:10] == 2'b10) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 6; + end + else if (rbsp_1[9:10] == 2'b01) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 7; + end + else begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 9; + end +end +rbsp_1[9] : begin + len_1 <= 13; + if (rbsp_1[10:12] == 3'b111) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 6; + end + else if (rbsp_1[10:12] == 3'b011) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 7; + end + else if (rbsp_1[10:12] == 3'b110) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 7; + end + else if (rbsp_1[10:12] == 3'b000) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 8; + end + else if (rbsp_1[10:12] == 3'b010) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 8; + end + else if (rbsp_1[10:12] == 3'b101) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 8; + end + else if (rbsp_1[10:12] == 3'b001) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 9; + end + else begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 10; + end +end +rbsp_1[10] : begin + len_1 <= 14; + if (rbsp_1[11:13] == 3'b111) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 9; + end + else if (rbsp_1[11:13] == 3'b110) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 9; + end + else if (rbsp_1[11:13] == 3'b011) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 10; + end + else if (rbsp_1[11:13] == 3'b010) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 10; + end + else if (rbsp_1[11:13] == 3'b101) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 10; + end + else if (rbsp_1[11:13] == 3'b001) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 11; + end + else if (rbsp_1[11:13] == 3'b100) begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 11; + end + else begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 12; + end +end +rbsp_1[11] : begin + len_1 <= 15; + if (rbsp_1[12:14] == 3'b111) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 11; + end + else if (rbsp_1[12:14] == 3'b110) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 11; + end + else if (rbsp_1[12:14] == 3'b011) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 12; + end + else if (rbsp_1[12:14] == 3'b010) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 12; + end + else if (rbsp_1[12:14] == 3'b101) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 12; + end + else if (rbsp_1[12:14] == 3'b001) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 13; + end + else if (rbsp_1[12:14] == 3'b100) begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 13; + end + else begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 14; + end +end +rbsp_1[12] : begin + len_1 <= 16; + if (rbsp_1[13:15] == 3'b111) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 13; + end + else if (rbsp_1[13:15] == 3'b011) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 14; + end + else if (rbsp_1[13:15] == 3'b110) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 14; + end + else if (rbsp_1[13:15] == 3'b101) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 14; + end + else if (rbsp_1[13:15] == 3'b010) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 15; + end + else if (rbsp_1[13:15] == 3'b001) begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 15; + end + else if (rbsp_1[13:15] == 3'b100) begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 15; + end + else begin + TrailingOnes_1 <= 3; + TotalCoeff_1 <= 16; + end +end +rbsp_1[13] : begin + len_1 <= 16; + if (rbsp_1[14:15] == 2'b11) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 15; + end + else if (rbsp_1[14:15] == 2'b00) begin + TrailingOnes_1 <= 0; + TotalCoeff_1 <= 16; + end + else if (rbsp_1[14:15] == 2'b10) begin + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 16; + end + else begin + TrailingOnes_1 <= 2; + TotalCoeff_1 <= 16; + end +end +default : begin + len_1 <= 15; + TrailingOnes_1 <= 1; + TotalCoeff_1 <= 13; +end +endcase + +//------------------------ +//nC >= 2 && nC < 4 +//------------------------ +always @(rbsp_2) +case (1'b1) +rbsp_2[0] : begin + len_2 <= 2; + if (rbsp_2[1] == 'b1) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 0; + end + else begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 1; + end +end +rbsp_2[1] : begin + if (rbsp_2[2] == 'b1) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 2; + len_2 <= 3; + end + else if (rbsp_2[3] == 'b1) begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 3; + len_2 <= 4; + end + else begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 4; + len_2 <= 4; + end +end +rbsp_2[2] : begin + if (rbsp_2[3:4] == 'b11) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 2; + len_2 <= 5; + end + else if (rbsp_2[3:4] == 'b10) begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 5; + len_2 <= 5; + end + else if (rbsp_2[4:5] == 'b11) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 1; + len_2 <= 6; + end + else if (rbsp_2[4:5] == 'b10) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 3; + len_2 <= 6; + end + else if (rbsp_2[4:5] == 'b01) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 3; + len_2 <= 6; + end + else begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 6; + len_2 <= 6; + end +end +rbsp_2[3] : begin + len_2 <= 6; + if (rbsp_2[4:5] == 'b11) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 2; + end + else if (rbsp_2[4:5] == 'b10) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 4; + end + else if (rbsp_2[4:5] == 'b01) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 4; + end + else begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 7; + end +end +rbsp_2[4] : begin + len_2 <= 7; + if (rbsp_2[5:6] == 'b11) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 3; + end + else if (rbsp_2[5:6] == 'b10) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 5; + end + else if (rbsp_2[5:6] == 'b01) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 5; + end + else begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 8; + end +end +rbsp_2[5] : begin + len_2 <= 8; + if (rbsp_2[6:7] == 'b11) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 4; + end + else if (rbsp_2[6:7] == 'b00) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 5; + end + else if (rbsp_2[6:7] == 'b10) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 6; + end + else begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 6; + end +end +rbsp_2[6] : begin + len_2 <= 9; + if (rbsp_2[7:8] == 'b11) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 6; + end + else if (rbsp_2[7:8] == 'b10) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 7; + end + else if (rbsp_2[7:8] == 'b01) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 7; + end + else begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 9; + end +end +rbsp_2[7] : begin + len_2 <= 11; + if (rbsp_2[8:10] == 'b111) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 7; + end + else if (rbsp_2[8:10] == 'b011) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 8; + end + else if (rbsp_2[8:10] == 'b110) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 8; + end + else if (rbsp_2[8:10] == 'b101) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 8; + end + else if (rbsp_2[8:10] == 'b010) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 9; + end + else if (rbsp_2[8:10] == 'b001) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 9; + end + else if (rbsp_2[8:10] == 'b100) begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 10; + end + else begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 11; + end +end +rbsp_2[8] : begin + len_2 <= 12; + if (rbsp_2[9:11] == 'b111) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 9; + end + else if (rbsp_2[9:11] == 'b011) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 10; + end + else if (rbsp_2[9:11] == 'b110) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 10; + end + else if (rbsp_2[9:11] == 'b101) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 10; + end + else if (rbsp_2[9:11] == 'b000) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 11; + end + else if (rbsp_2[9:11] == 'b010) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 11; + end + else if (rbsp_2[9:11] == 'b001) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 11; + end + else begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 12; + end +end +rbsp_2[9] : begin + len_2 <= 13; + if (rbsp_2[10:12] == 'b111) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 12; + end + else if (rbsp_2[10:12] == 'b110) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 12; + end + else if (rbsp_2[10:12] == 'b101) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 12; + end + else if (rbsp_2[10:12] == 'b011) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 13; + end + else if (rbsp_2[10:12] == 'b010) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 13; + end + else if (rbsp_2[10:12] == 'b001) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 13; + end + else if (rbsp_2[10:12] == 'b100) begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 13; + end + else begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 14; + end +end +rbsp_2[10] : begin + if (rbsp_2[11:12] == 'b11) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 14; + len_2 <= 13; + end + else if (rbsp_2[11:12] == 'b10) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 14; + len_2 <= 13; + end + else if (rbsp_2[12:13] == 'b11) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 14; + len_2 <= 14; + end + else if (rbsp_2[12:13] == 'b01) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 15; + len_2 <= 14; + end + else if (rbsp_2[12:13] == 'b00) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 15; + len_2 <= 14; + end + else begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 15; + len_2 <= 14; + end +end +rbsp_2[11] : begin + len_2 <= 14; + if (rbsp_2[12:13] == 'b11) begin + TrailingOnes_2 <= 0; + TotalCoeff_2 <= 16; + end + else if (rbsp_2[12:13] == 'b10) begin + TrailingOnes_2 <= 1; + TotalCoeff_2 <= 16; + end + else if (rbsp_2[12:13] == 'b01) begin + TrailingOnes_2 <= 2; + TotalCoeff_2 <= 16; + end + else begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 16; + end +end +default : begin + TrailingOnes_2 <= 3; + TotalCoeff_2 <= 15; + len_2 <= 13; +end +endcase + +//------------------------ +// nC >= 4 && nC < 8 +//------------------------ +always @(rbsp_3) +case (1'b1) +rbsp_3[0] : begin + len_3 <= 4; + case (rbsp_3[1:3]) + 'b111 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 0; + end + 'b110 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 1; + end + 'b101 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 2; + end + 'b100 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 3; + end + 'b011 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 4; + end + 'b010 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 5; + end + 'b001 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 6; + end + 'b000 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 7; + end + endcase +end +rbsp_3[1] : begin + len_3 <= 5; + case (rbsp_3[2:4]) + 'b111 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 2; + end + 'b100 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 3; + end + 'b110 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 3; + end + 'b010 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 4; + end + 'b011 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 4; + end + 'b000 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 5; + end + 'b001 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 5; + end + 'b101 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 8; + end + endcase +end +rbsp_3[2] : begin + len_3 <= 6; + case (rbsp_3[3:5]) + 3'b111 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 1; + end + 3'b011 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 2; + end + 3'b000 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 3; + end + 3'b110 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 6; + end + 3'b101 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 6; + end + 3'b010 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 7; + end + 3'b001 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 7; + end + 3'b100 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 9; + end + endcase +end +rbsp_3[3] : begin + len_3 <= 7; + case (rbsp_3[4:6]) + 'b111 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 4; + end + 'b011 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 5; + end + 'b001 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 6; + end + 'b000 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 7; + end + 'b110 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 8; + end + 'b101 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 8; + end + + 'b010 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 9; + end + 'b100 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 10; + end + endcase +end +rbsp_3[4] : begin + len_3 <= 8; + case (rbsp_3[5:7]) + 'b111 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 8; + end + 'b011 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 9; + end + 'b110 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 9; + end + 'b010 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 10; + end + 'b101 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 10; + end + 'b001 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 11; + end + 'b100 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 11; + end + 'b000 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 12; + end + endcase +end +rbsp_3[5] : begin + len_3 <= 9; + case (rbsp_3[6:8]) + 'b111 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 10; + end + 'b011 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 11; + end + 'b110 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 11; + end + 'b000 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 12; + end + 'b010 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 12; + end + 'b101 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 12; + end + 'b001 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 13; + end + 'b100 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 13; + end + endcase +end +rbsp_3[6] : begin + if (rbsp_3[7:8] == 'b11)begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 13; + len_3 <= 9; + end + else if (rbsp_3[7:9] == 'b101)begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 13; + len_3 <= 10; + end + else if (rbsp_3[7:9] == 'b001)begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 14; + len_3 <= 10; + end + else if (rbsp_3[7:9] == 'b100)begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 14; + len_3 <= 10; + end + else if (rbsp_3[7:9] == 'b011)begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 14; + len_3 <= 10; + end + else if (rbsp_3[7:9] == 'b010)begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 14; + len_3 <= 10; + end + else begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 15; + len_3 <= 10; + end +end +rbsp_3[7] : begin + len_3 <= 10; + case (rbsp_3[8:9]) + 'b01 : begin + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 15; + end + 'b11 : begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 15; + end + 'b10 : begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 15; + end + 'b00 : begin + TrailingOnes_3 <= 1; + TotalCoeff_3 <= 16; + end + endcase +end +rbsp_3[8] : begin + len_3 <= 10; + if (rbsp_3[9] == 'b1)begin + TrailingOnes_3 <= 2; + TotalCoeff_3 <= 16; + end + else begin + TrailingOnes_3 <= 3; + TotalCoeff_3 <= 16; + end +end +default : begin + len_3 <= 10; + TrailingOnes_3 <= 0; + TotalCoeff_3 <= 16; +end +endcase + +//------------------------ +// nC > 8 +//------------------------ +always @(rbsp_4) +begin + len_4 <= 6; + if (rbsp_4[0:4] == 5'b00001) begin + TrailingOnes_4 <= 0; + TotalCoeff_4 <= 0; + end + else begin + TrailingOnes_4 <= rbsp_4[4:5]; + TotalCoeff_4 <= rbsp_4[0:3] + 1'b1; + end +end + +//------------------------ +// nC == -1 +//------------------------ +always @(rbsp_5) +case (1'b1) +rbsp_5[0] : begin + TrailingOnes_5 <= 1; + TotalCoeff_5 <= 1; + len_5 <= 1; +end +rbsp_5[1] : begin + TrailingOnes_5 <= 0; + TotalCoeff_5 <= 0; + len_5 <= 2; +end +rbsp_5[2] : begin + TrailingOnes_5 <= 2; + TotalCoeff_5 <= 2; + len_5 <= 3; +end +rbsp_5[3] : begin + len_5 <= 6; + if (rbsp_5[4:5] == 'b11) begin + TrailingOnes_5 <= 0; + TotalCoeff_5 <= 1; + end + else if (rbsp_5[4:5] == 'b00) begin + TrailingOnes_5 <= 0; + TotalCoeff_5 <= 2; + end + else if (rbsp_5[4:5] == 'b10) begin + TrailingOnes_5 <= 1; + TotalCoeff_5 <= 2; + end + else begin + TrailingOnes_5 <= 3; + TotalCoeff_5 <= 3; + end +end +rbsp_5[4] : begin + len_5 <= 6; + if (rbsp_5[5] == 'b1) begin + TrailingOnes_5 <= 0; + TotalCoeff_5 <= 3; + end + else begin + TrailingOnes_5 <= 0; + TotalCoeff_5 <= 4; + end +end +rbsp_5[5] : begin + len_5 <= 7; + if (rbsp_5[6] == 'b1) begin + TrailingOnes_5 <= 1; + TotalCoeff_5 <= 3; + end + else begin + TrailingOnes_5 <= 2; + TotalCoeff_5 <= 3; + end +end +rbsp_5[6] : begin + len_5 <= 8; + if (rbsp_5[7] == 'b1) begin + TrailingOnes_5 <= 1; + TotalCoeff_5 <= 4; + end + else begin + TrailingOnes_5 <= 2; + TotalCoeff_5 <= 4; + end +end +default : begin + len_5 <= 7; + TrailingOnes_5 <= 3; + TotalCoeff_5 <= 4; +end +endcase + +//------------------------ +//output mux +//------------------------ +//startect a colum according to nC +always @(*) +begin + if (nC == -1) begin + TrailingOnes_comb <= TrailingOnes_5; + TotalCoeff_comb <= TotalCoeff_5; + len_comb <= len_5; + end + else if (nC[4] | nC[3]) begin + TrailingOnes_comb <= TrailingOnes_4; + TotalCoeff_comb <= TotalCoeff_4; + len_comb <= len_4; + end + else if (nC[2]) begin + TrailingOnes_comb <= TrailingOnes_3; + TotalCoeff_comb <= TotalCoeff_3; + len_comb <= len_3; + end + else if (nC[1]) begin + TrailingOnes_comb <= TrailingOnes_2; + TotalCoeff_comb <= TotalCoeff_2; + len_comb <= len_2; + end + else begin + TrailingOnes_comb <= TrailingOnes_1; + TotalCoeff_comb <= TotalCoeff_1; + len_comb <= len_1; + end +end + +//------------------------ +//TrailingOnes & TotalCoeff +//------------------------ +always @(posedge clk or negedge rst_n) +if (!rst_n) begin + TrailingOnes <= 0; + TotalCoeff <= 0; +end +else if (ena && sel) begin + TrailingOnes <= TrailingOnes_comb; + TotalCoeff <= TotalCoeff_comb; +end + +endmodule + diff --git a/BENCHMARK/cavlc_top/rtl/cavlc_read_total_zeros.v b/BENCHMARK/cavlc_top/rtl/cavlc_read_total_zeros.v new file mode 100644 index 00000000..9df5866e --- /dev/null +++ b/BENCHMARK/cavlc_top/rtl/cavlc_read_total_zeros.v @@ -0,0 +1,716 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// cavlc_read_total_zeros //// +//// //// +//// Description //// +//// decode total_zeros //// +//// //// +//// Author(s): //// +//// - bin qiu, qiubin@opencores.org //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2011 Authors and OPENCORES.ORG //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +//2011-8-14 initial version + +`include "defines.v" + +module cavlc_read_total_zeros +( + ena, + sel, + chroma_DC_sel, + rbsp, + TotalCoeff, + TotalZeros_comb, + len_comb +); +//------------------------ +//ports +//------------------------ +input ena; +input sel; +input chroma_DC_sel; +input [0:8] rbsp; +input [3:0] TotalCoeff; + +output [3:0] TotalZeros_comb; +output [3:0] len_comb; + +//------------------------- +//rregs +//------------------------- +reg [3:0] TotalZeros_comb; //TotalZeros will be saved as ZeroLeft in module cavlc_read_run_befores +reg [3:0] len_comb; + + +//for chroma_DC +reg [0:2] rbsp_chroma_DC; +reg [1:0] TotalZeros_chroma_DC; +reg [1:0] len_chroma_DC; + +//for TotalCoeff <= 3 +reg [0:8] rbsp_LE3; +reg [3:0] TotalZeros_LE3; +reg [3:0] len_LE3; + +//for TotalCoeff > 3 +reg [0:5] rbsp_G3; +reg [3:0] TotalZeros_G3; +reg [2:0] len_G3; + + +//---------------------------------------- +//input mux +//---------------------------------------- +always @(*) +if (ena && sel && chroma_DC_sel) begin + rbsp_chroma_DC <= rbsp[0:2]; + rbsp_LE3 <= 'hffff; + rbsp_G3 <= 'hffff; +end +else if (ena && sel && TotalCoeff[3:2] == 2'b00) begin + rbsp_chroma_DC <= 'hffff; + rbsp_LE3 <= rbsp[0:8]; + rbsp_G3 <= 'hffff; +end +else if (ena && sel)begin + rbsp_chroma_DC <= 'hffff; + rbsp_LE3 <= 'hffff; + rbsp_G3 <= rbsp[0:5]; +end +else begin + rbsp_chroma_DC <= 'hffff; + rbsp_LE3 <= 'hffff; + rbsp_G3 <= 'hffff; +end + +//---------------------------------------- +//TotalZeros_chroma_DC & len_chroma_DC +//---------------------------------------- +always @(*) +if ( TotalCoeff == 1 && rbsp_chroma_DC[0] ) begin + TotalZeros_chroma_DC <= 0; + len_chroma_DC <= 1; +end +else if ( TotalCoeff == 1 && rbsp_chroma_DC[1] ) begin + TotalZeros_chroma_DC <= 1; + len_chroma_DC <= 2; +end +else if ( TotalCoeff == 1 && rbsp_chroma_DC[2] ) begin + TotalZeros_chroma_DC <= 2; + len_chroma_DC <= 3; +end +else if ( TotalCoeff == 1 ) begin + TotalZeros_chroma_DC <= 3; + len_chroma_DC <= 3; +end +else if ( TotalCoeff == 2 && rbsp_chroma_DC[0] ) begin + TotalZeros_chroma_DC <= 0; + len_chroma_DC <= 1; +end +else if ( TotalCoeff == 2 && rbsp_chroma_DC[1] ) begin + TotalZeros_chroma_DC <= 1; + len_chroma_DC <= 2; +end +else if ( TotalCoeff == 2 ) begin + TotalZeros_chroma_DC <= 2; + len_chroma_DC <= 2; +end +else if ( rbsp_chroma_DC[0] ) begin + TotalZeros_chroma_DC <= 0; + len_chroma_DC <= 1; +end +else begin + TotalZeros_chroma_DC <= 1; + len_chroma_DC <= 1; +end + + +//--------------------------------- +//TotalZeros_LE3 & len_LE3 +//--------------------------------- +always @(rbsp_LE3 or TotalCoeff) +case (TotalCoeff[1:0]) +1 :begin + case(1'b1) + rbsp_LE3[0] : begin + TotalZeros_LE3 <= 0; + len_LE3 <= 1; + end + rbsp_LE3[1] : begin + len_LE3 <= 3; + if (rbsp_LE3[2]) + TotalZeros_LE3 <= 1; + else + TotalZeros_LE3 <= 2; + end + rbsp_LE3[2] : begin + len_LE3 <= 4; + if (rbsp_LE3[3]) + TotalZeros_LE3 <= 3; + else + TotalZeros_LE3 <= 4; + end + rbsp_LE3[3] : begin + len_LE3 <= 5; + if (rbsp_LE3[4]) + TotalZeros_LE3 <= 5; + else + TotalZeros_LE3 <= 6; + end + rbsp_LE3[4] : begin + len_LE3 <= 6; + if (rbsp_LE3[5]) + TotalZeros_LE3 <= 7; + else + TotalZeros_LE3 <= 8; + end + rbsp_LE3[5] : begin + len_LE3 <= 7; + if (rbsp_LE3[6]) + TotalZeros_LE3 <= 9; + else + TotalZeros_LE3 <= 10; + end + rbsp_LE3[6] : begin + len_LE3 <= 8; + if (rbsp_LE3[7]) + TotalZeros_LE3 <= 11; + else + TotalZeros_LE3 <= 12; + end + rbsp_LE3[7] : begin + len_LE3 <= 9; + if (rbsp_LE3[8]) + TotalZeros_LE3 <= 13; + else + TotalZeros_LE3 <= 14; + end + default : begin + len_LE3 <= 9; + TotalZeros_LE3 <= 15; + end + endcase +end +2 : begin + case(1'b1) + rbsp_LE3[0] : begin + len_LE3 <= 3; + case(rbsp_LE3[1:2]) + 'b11 : TotalZeros_LE3 <= 0; + 'b10 : TotalZeros_LE3 <= 1; + 'b01 : TotalZeros_LE3 <= 2; + 'b00 : TotalZeros_LE3 <= 3; + endcase + end + rbsp_LE3[1] : begin + if (rbsp_LE3[2]) begin + TotalZeros_LE3 <= 4; + len_LE3 <= 3; + end + else begin + len_LE3 <= 4; + if (rbsp_LE3[3]) + TotalZeros_LE3 <= 5; + else + TotalZeros_LE3 <= 6; + end + end + rbsp_LE3[2] : begin + len_LE3 <= 4; + if (rbsp_LE3[3]) + TotalZeros_LE3 <= 7; + else + TotalZeros_LE3 <= 8; + end + rbsp_LE3[3] : begin + len_LE3 <= 5; + if (rbsp_LE3[4]) + TotalZeros_LE3 <= 9; + else + TotalZeros_LE3 <= 10; + end + default : begin + len_LE3 <= 6; + case(rbsp_LE3[4:5]) + 'b11 : TotalZeros_LE3 <= 11; + 'b10 : TotalZeros_LE3 <= 12; + 'b01 : TotalZeros_LE3 <= 13; + 'b00 : TotalZeros_LE3 <= 14; + endcase + end + endcase +end +3 : begin + case(1'b1) + rbsp_LE3[0] : begin + len_LE3 <= 3; + case(rbsp_LE3[1:2]) + 'b11 : TotalZeros_LE3 <= 1; + 'b10 : TotalZeros_LE3 <= 2; + 'b01 : TotalZeros_LE3 <= 3; + 'b00 : TotalZeros_LE3 <= 6; + endcase + end + rbsp_LE3[1] : begin + if (rbsp_LE3[2]) begin + TotalZeros_LE3 <= 7; + len_LE3 <= 3; + end + else begin + len_LE3 <= 4; + if (rbsp_LE3[3]) + TotalZeros_LE3 <= 0; + else + TotalZeros_LE3 <= 4; + end + end + rbsp_LE3[2] : begin + len_LE3 <= 4; + if (rbsp_LE3[3]) + TotalZeros_LE3 <= 5; + else + TotalZeros_LE3 <= 8; + end + rbsp_LE3[3] : begin + len_LE3 <= 5; + if (rbsp_LE3[4]) + TotalZeros_LE3 <= 9; + else + TotalZeros_LE3 <= 10; + end + rbsp_LE3[4] : begin + len_LE3 <= 5; + TotalZeros_LE3 <= 12; + end + default : begin + len_LE3 <= 6; + if(rbsp_LE3[5]) + TotalZeros_LE3 <= 11; + else + TotalZeros_LE3 <= 13; + end + endcase +end +default : begin + len_LE3 <= 'bx; + TotalZeros_LE3 <= 'bx; +end +endcase + +//--------------------------------- +//TotalZeros_G3 & len_G3 +//--------------------------------- +always @(rbsp_G3 or TotalCoeff) +case (TotalCoeff) +4 : begin + case(1'b1) + rbsp_G3[0] : begin + len_G3 <= 3; + case(rbsp_G3[1:2]) + 'b11 : TotalZeros_G3 <= 1; + 'b10 : TotalZeros_G3 <= 4; + 'b01 : TotalZeros_G3 <= 5; + 'b00 : TotalZeros_G3 <= 6; + endcase + end + rbsp_G3[1] : begin + if (rbsp_G3[2]) begin + TotalZeros_G3 <= 8; + len_G3 <= 3; + end + else begin + len_G3 <= 4; + if (rbsp_G3[3]) + TotalZeros_G3 <= 2; + else + TotalZeros_G3 <= 3; + end + end + rbsp_G3[2] : begin + len_G3 <= 4; + if (rbsp_G3[3]) + TotalZeros_G3 <= 7; + else + TotalZeros_G3 <= 9; + end + default : begin + len_G3 <= 5; + case(rbsp_G3[3:4]) + 'b11 : TotalZeros_G3 <= 0; + 'b10 : TotalZeros_G3 <= 10; + 'b01 : TotalZeros_G3 <= 11; + 'b00 : TotalZeros_G3 <= 12; + endcase + end + endcase +end +5 :begin + case(1'b1) + rbsp_G3[0] : begin + len_G3 <= 3; + case(rbsp_G3[1:2]) + 'b11 : TotalZeros_G3 <= 3; + 'b10 : TotalZeros_G3 <= 4; + 'b01 : TotalZeros_G3 <= 5; + 'b00 : TotalZeros_G3 <= 6; + endcase + end + rbsp_G3[1] : begin + if (rbsp_G3[2]) begin + TotalZeros_G3 <= 7; + len_G3 <= 3; + end + else begin + len_G3 <= 4; + if (rbsp_G3[3]) + TotalZeros_G3 <= 0; + else + TotalZeros_G3 <= 1; + end + end + rbsp_G3[2] : begin + len_G3 <= 4; + if (rbsp_G3[3]) + TotalZeros_G3 <= 2; + else + TotalZeros_G3 <= 8; + end + rbsp_G3[3] : begin + len_G3 <= 4; + TotalZeros_G3 <= 10; + end + default : begin + len_G3 <= 5; + if (rbsp_G3[4]) + TotalZeros_G3 <= 9; + else + TotalZeros_G3 <= 11; + end + endcase +end +6 : begin + case(1'b1) + rbsp_G3[0] : begin + len_G3 <= 3; + case(rbsp_G3[1:2]) + 'b11 : TotalZeros_G3 <= 2; + 'b10 : TotalZeros_G3 <= 3; + 'b01 : TotalZeros_G3 <= 4; + 'b00 : TotalZeros_G3 <= 5; + endcase + end + rbsp_G3[1] : begin + len_G3 <= 3; + if (rbsp_G3[2]) + TotalZeros_G3 <= 6; + else + TotalZeros_G3 <= 7; + end + rbsp_G3[2] : begin + len_G3 <= 3; + TotalZeros_G3 <= 9; + end + rbsp_G3[3] : begin + len_G3 <= 4; + TotalZeros_G3 <= 8; + end + rbsp_G3[4] : begin + len_G3 <= 5; + TotalZeros_G3 <= 1; + end + default : begin + len_G3 <= 6; + if (rbsp_G3[5]) + TotalZeros_G3 <= 0; + else + TotalZeros_G3 <= 10; + end + endcase +end +7 :begin + case(1'b1) + rbsp_G3[0] : begin + if (rbsp_G3[1]) begin + TotalZeros_G3 <= 5; + len_G3 <= 2; + end + else begin + len_G3 <= 3; + if (rbsp_G3[2]) + TotalZeros_G3 <= 2; + else + TotalZeros_G3 <= 3; + end + end + rbsp_G3[1] : begin + len_G3 <= 3; + if (rbsp_G3[2]) + TotalZeros_G3 <= 4; + else + TotalZeros_G3 <= 6; + end + rbsp_G3[2] : begin + len_G3 <= 3; + TotalZeros_G3 <= 8; + end + rbsp_G3[3] : begin + len_G3 <= 4; + TotalZeros_G3 <= 7; + end + rbsp_G3[4] : begin + len_G3 <= 5; + TotalZeros_G3 <= 1; + end + default : begin + len_G3 <= 6; + if (rbsp_G3[5]) + TotalZeros_G3 <= 0; + else + TotalZeros_G3 <= 9; + end + endcase +end +8 :begin + case(1'b1) + rbsp_G3[0] : begin + len_G3 <= 2; + if (rbsp_G3[1]) + TotalZeros_G3 <= 4; + else + TotalZeros_G3 <= 5; + end + rbsp_G3[1] : begin + len_G3 <= 3; + if (rbsp_G3[2]) + TotalZeros_G3 <= 3; + else + TotalZeros_G3 <= 6; + end + rbsp_G3[2] : begin + len_G3 <= 3; + TotalZeros_G3 <= 7; + end + rbsp_G3[3] : begin + len_G3 <= 4; + TotalZeros_G3 <= 1; + end + rbsp_G3[4] : begin + len_G3 <= 5; + TotalZeros_G3 <= 2; + end + default : begin + len_G3 <= 6; + if (rbsp_G3[5]) + TotalZeros_G3 <= 0; + else + TotalZeros_G3 <= 8; + end + endcase +end +9 : begin + case(1'b1) + rbsp_G3[0] : begin + len_G3 <= 2; + if (rbsp_G3[1]) + TotalZeros_G3 <= 3; + else + TotalZeros_G3 <= 4; + end + rbsp_G3[1] : begin + len_G3 <= 2; + TotalZeros_G3 <= 6; + end + rbsp_G3[2] : begin + len_G3 <= 3; + TotalZeros_G3 <= 5; + end + rbsp_G3[3] : begin + len_G3 <= 4; + TotalZeros_G3 <= 2; + end + rbsp_G3[4] : begin + len_G3 <= 5; + TotalZeros_G3 <= 7; + end + default : begin + len_G3 <= 6; + if (rbsp_G3[5]) + TotalZeros_G3 <= 0; + else + TotalZeros_G3 <= 1; + end + endcase +end +10 : begin + case(1'b1) + rbsp_G3[0] : begin + len_G3 <= 2; + if (rbsp_G3[1]) + TotalZeros_G3 <= 3; + else + TotalZeros_G3 <= 4; + end + rbsp_G3[1] : begin + len_G3 <= 2; + TotalZeros_G3 <= 5; + end + rbsp_G3[2] : begin + len_G3 <= 3; + TotalZeros_G3 <= 2; + end + rbsp_G3[3] : begin + len_G3 <= 4; + TotalZeros_G3 <= 6; + end + default : begin + len_G3 <= 5; + if (rbsp_G3[4]) + TotalZeros_G3 <= 0; + else + TotalZeros_G3 <= 1; + end + endcase +end +11 : begin + case(1'b1) + rbsp_G3[0] : begin + len_G3 <= 1; + TotalZeros_G3 <= 4; + end + rbsp_G3[1] : begin + len_G3 <= 3; + if (rbsp_G3[2]) + TotalZeros_G3 <= 5; + else + TotalZeros_G3 <= 3; + end + rbsp_G3[2] : begin + len_G3 <= 3; + TotalZeros_G3 <= 2; + end + default : begin + len_G3 <= 4; + if (rbsp_G3[3]) + TotalZeros_G3 <= 1; + else + TotalZeros_G3 <= 0; + end + endcase +end +12 : begin + case(1'b1) + rbsp_G3[0] : begin + len_G3 <= 1; + TotalZeros_G3 <= 3; + end + rbsp_G3[1] : begin + len_G3 <= 2; + TotalZeros_G3 <= 2; + end + rbsp_G3[2] : begin + len_G3 <= 3; + TotalZeros_G3 <= 4; + end + default : begin + len_G3 <= 4; + if (rbsp_G3[3]) + TotalZeros_G3 <= 1; + else + TotalZeros_G3 <= 0; + end + endcase +end +13 :begin + if (rbsp_G3[0]) begin + TotalZeros_G3 <= 2; + len_G3 <= 1; + end + else if (rbsp_G3[1]) begin + TotalZeros_G3 <= 3; + len_G3 <= 2; + end + else if (rbsp_G3[2]) begin + TotalZeros_G3 <= 1; + len_G3 <= 3; + end + else begin + TotalZeros_G3 <= 0; + len_G3 <= 3; + end +end +14 : begin + if (rbsp_G3[0]) begin + TotalZeros_G3 <= 2; + len_G3 <= 1; + end + else if (rbsp_G3[1]) begin + TotalZeros_G3 <= 1; + len_G3 <= 2; + end + else begin + TotalZeros_G3 <= 0; + len_G3 <= 2; + end +end +15 : begin + len_G3 <= 1; + if (rbsp_G3[0]) + TotalZeros_G3 <= 1; + else + TotalZeros_G3 <= 0; +end +default : begin + len_G3 <= 'bx; + TotalZeros_G3 <= 'bx; +end +endcase + +//--------------------------------- +//TotalZeros_comb & len_comb +//--------------------------------- +always @(*) +if (ena && sel && chroma_DC_sel) begin + TotalZeros_comb <= TotalZeros_chroma_DC; + len_comb <= len_chroma_DC; +end +else if (ena && sel && TotalCoeff[3:2] == 2'b00) begin + TotalZeros_comb <= TotalZeros_LE3; + len_comb <= len_LE3; +end +else if (ena && sel)begin + TotalZeros_comb <= TotalZeros_G3; + len_comb <= len_G3; +end +else begin + TotalZeros_comb <= 0; + len_comb <= 0; +end + + +endmodule diff --git a/BENCHMARK/cavlc_top/rtl/cavlc_top.v b/BENCHMARK/cavlc_top/rtl/cavlc_top.v new file mode 100644 index 00000000..0f22464b --- /dev/null +++ b/BENCHMARK/cavlc_top/rtl/cavlc_top.v @@ -0,0 +1,294 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// cavlc_top //// +//// //// +//// Description //// +//// top module of cavlc decoder //// +//// //// +//// Author(s): //// +//// - bin qiu, qiubin@opencores.org //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2011 Authors and OPENCORES.ORG //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +//2011-8-7 initial version + +`include "defines.v" + +module cavlc_top +( + clk, + rst_n, + ena, + start, + rbsp, + nC, + max_coeff_num, + + coeff_0, + coeff_1, + coeff_2, + coeff_3, + coeff_4, + coeff_5, + coeff_6, + coeff_7, + coeff_8, + coeff_9, + coeff_10, + coeff_11, + coeff_12, + coeff_13, + coeff_14, + coeff_15, + TotalCoeff, + len_comb, + idle, + valid +); +//------------------------ +// ports +//------------------------ +input clk, rst_n; +input ena; +input start; +input [0:15] rbsp; +input signed [5:0] nC; +input [4:0] max_coeff_num; + +output signed [8:0] coeff_0; +output signed [8:0] coeff_1; +output signed [8:0] coeff_2; +output signed [8:0] coeff_3; +output signed [8:0] coeff_4; +output signed [8:0] coeff_5; +output signed [8:0] coeff_6; +output signed [8:0] coeff_7; +output signed [8:0] coeff_8; +output signed [8:0] coeff_9; +output signed [8:0] coeff_10; +output signed [8:0] coeff_11; +output signed [8:0] coeff_12; +output signed [8:0] coeff_13; +output signed [8:0] coeff_14; +output signed [8:0] coeff_15; +output [4:0] TotalCoeff; +output [4:0] len_comb; +output idle; +output valid; + +//------------------------ +// cavlc_read_total_coeffs +//------------------------ +wire [1:0] TrailingOnes; +wire [4:0] TotalCoeff; +wire [1:0] TrailingOnes_comb; +wire [4:0] TotalCoeff_comb; +wire [4:0] len_read_total_coeffs_comb; +wire [7:0] cavlc_state; + +cavlc_read_total_coeffs cavlc_read_total_coeffs( + .clk(clk), + .rst_n(rst_n), + .ena(ena), + .start(start), + .sel(cavlc_state[`cavlc_read_total_coeffs_bit]), + + .rbsp(rbsp), + .nC(nC), + + .TrailingOnes(TrailingOnes), + .TotalCoeff(TotalCoeff), + + .TrailingOnes_comb(TrailingOnes_comb), + .TotalCoeff_comb(TotalCoeff_comb), + + .len_comb(len_read_total_coeffs_comb) +); + +//------------------------ +// cavlc_read_levels +//------------------------ +wire [4:0] len_read_levels_comb; +wire [3:0] i; + +wire [8:0] level_0; +wire [8:0] level_1; +wire [8:0] level_2; +wire [8:0] level_3; +wire [8:0] level_4; +wire [8:0] level_5; +wire [8:0] level_6; +wire [8:0] level_7; +wire [8:0] level_8; +wire [8:0] level_9; +wire [8:0] level_10; +wire [8:0] level_11; +wire [8:0] level_12; +wire [8:0] level_13; +wire [8:0] level_14; +wire [8:0] level_15; + +cavlc_read_levels cavlc_read_levels( + .clk(clk), + .rst_n(rst_n), + .ena(ena), + .t1s_sel(cavlc_state[`cavlc_read_t1s_flags_bit]), + .prefix_sel(cavlc_state[`cavlc_read_level_prefix_bit]), + .suffix_sel(cavlc_state[`cavlc_read_level_suffix_bit]), + .calc_sel(cavlc_state[`cavlc_calc_level_bit]), + .TrailingOnes(TrailingOnes), + .TotalCoeff(TotalCoeff), + .i(i), + .rbsp(rbsp), + + .level_0(level_0), + .level_1(level_1), + .level_2(level_2), + .level_3(level_3), + .level_4(level_4), + .level_5(level_5), + .level_6(level_6), + .level_7(level_7), + .level_8(level_8), + .level_9(level_9), + .level_10(level_10), + .level_11(level_11), + .level_12(level_12), + .level_13(level_13), + .level_14(level_14), + .level_15(level_15), + .len_comb(len_read_levels_comb) +); + +//------------------------ +// cavlc_read_total_zeros +//------------------------ +wire [3:0] TotalZeros_comb; +wire [3:0] len_read_total_zeros_comb; + +cavlc_read_total_zeros cavlc_read_total_zeros( + .ena(ena), + .sel(cavlc_state[`cavlc_read_total_zeros_bit]), + .chroma_DC_sel(nC[5]), + .rbsp(rbsp[0:8]), + .TotalCoeff(TotalCoeff[3:0]), + .TotalZeros_comb(TotalZeros_comb), + .len_comb(len_read_total_zeros_comb) +); + +//------------------------ +// read_run_before +//------------------------ +wire [3:0] ZeroLeft; +wire [3:0] len_read_run_befores_comb; + +cavlc_read_run_befores cavlc_read_run_befores( + .clk(clk), + .rst_n(rst_n), + .ena(ena), + .clr(cavlc_state[`cavlc_read_total_coeffs_bit]), + .sel(cavlc_state[`cavlc_read_run_befores_bit]), + .ZeroLeft_init(cavlc_state[`cavlc_read_total_zeros_bit]), + + .rbsp(rbsp[0:10]), + .i(i), + .TotalZeros_comb(TotalZeros_comb), + + .level_0(level_0), + .level_1(level_1), + .level_2(level_2), + .level_3(level_3), + .level_4(level_4), + .level_5(level_5), + .level_6(level_6), + .level_7(level_7), + .level_8(level_8), + .level_9(level_9), + .level_10(level_10), + .level_11(level_11), + .level_12(level_12), + .level_13(level_13), + .level_14(level_14), + .level_15(level_15), + + .coeff_0(coeff_0), + .coeff_1(coeff_1), + .coeff_2(coeff_2), + .coeff_3(coeff_3), + .coeff_4(coeff_4), + .coeff_5(coeff_5), + .coeff_6(coeff_6), + .coeff_7(coeff_7), + .coeff_8(coeff_8), + .coeff_9(coeff_9), + .coeff_10(coeff_10), + .coeff_11(coeff_11), + .coeff_12(coeff_12), + .coeff_13(coeff_13), + .coeff_14(coeff_14), + .coeff_15(coeff_15), + .ZeroLeft(ZeroLeft), + .len_comb(len_read_run_befores_comb) +); + +//------------------------ +// cavlc_len_gen +//------------------------ +wire [4:0] len_comb; + +cavlc_len_gen cavlc_len_gen( + .cavlc_state(cavlc_state), + .len_read_total_coeffs_comb(len_read_total_coeffs_comb), + .len_read_levels_comb(len_read_levels_comb), + .len_read_total_zeros_comb(len_read_total_zeros_comb), + .len_read_run_befores_comb(len_read_run_befores_comb), + .len_comb(len_comb) +); + +//------------------------ +// fsm +//------------------------ +cavlc_fsm cavlc_fsm( + .clk(clk), + .rst_n(rst_n), + .ena(ena), + .start(start), + + .max_coeff_num(max_coeff_num), + .TotalCoeff(TotalCoeff), + .TotalCoeff_comb(TotalCoeff_comb), + .TrailingOnes(TrailingOnes), + .TrailingOnes_comb(TrailingOnes_comb), + .ZeroLeft(ZeroLeft), + .state(cavlc_state), + .i(i), + .idle(idle), + .valid(valid) +); + +endmodule diff --git a/BENCHMARK/cavlc_top/rtl/defines.v b/BENCHMARK/cavlc_top/rtl/defines.v new file mode 100644 index 00000000..1d06a355 --- /dev/null +++ b/BENCHMARK/cavlc_top/rtl/defines.v @@ -0,0 +1,22 @@ +`timescale 1ns / 1ns // timescale time_unit/time_presicion + +`define cavlc_idle_bit 0 +`define cavlc_read_total_coeffs_bit 1 +`define cavlc_read_t1s_flags_bit 2 +`define cavlc_read_level_prefix_bit 3 +`define cavlc_read_level_suffix_bit 4 +`define cavlc_calc_level_bit 5 +`define cavlc_read_total_zeros_bit 6 +`define cavlc_read_run_befores_bit 7 + +`define cavlc_idle_s 8'b00000001 +`define cavlc_read_total_coeffs_s 8'b00000010 +`define cavlc_read_t1s_flags_s 8'b00000100 +`define cavlc_read_level_prefix_s 8'b00001000 +`define cavlc_read_level_suffix_s 8'b00010000 +`define cavlc_calc_level_s 8'b00100000 +`define cavlc_read_total_zeros_s 8'b01000000 +`define cavlc_read_run_befores_s 8'b10000000 + + + diff --git a/BENCHMARK/cf_fft_256_8/cf_fft_256_8_yosys.blif b/BENCHMARK/cf_fft_256_8/cf_fft_256_8_yosys.blif new file mode 100644 index 00000000..d7c44360 --- /dev/null +++ b/BENCHMARK/cf_fft_256_8/cf_fft_256_8_yosys.blif @@ -0,0 +1,43477 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model cf_fft_256_8 +.inputs clock_c enable_i reset_i sync_i data_0_i(0) data_0_i(1) data_0_i(2) data_0_i(3) data_0_i(4) data_0_i(5) data_0_i(6) data_0_i(7) data_0_i(8) data_0_i(9) data_0_i(10) data_0_i(11) data_0_i(12) data_0_i(13) data_0_i(14) data_0_i(15) data_1_i(0) data_1_i(1) data_1_i(2) data_1_i(3) data_1_i(4) data_1_i(5) data_1_i(6) data_1_i(7) data_1_i(8) data_1_i(9) data_1_i(10) data_1_i(11) data_1_i(12) data_1_i(13) data_1_i(14) data_1_i(15) +.outputs sync_o data_0_o(0) data_0_o(1) data_0_o(2) data_0_o(3) data_0_o(4) data_0_o(5) data_0_o(6) data_0_o(7) data_0_o(8) data_0_o(9) data_0_o(10) data_0_o(11) data_0_o(12) data_0_o(13) data_0_o(14) data_0_o(15) data_1_o(0) data_1_o(1) data_1_o(2) data_1_o(3) data_1_o(4) data_1_o(5) data_1_o(6) data_1_o(7) data_1_o(8) data_1_o(9) data_1_o(10) data_1_o(11) data_1_o(12) data_1_o(13) data_1_o(14) data_1_o(15) +.names $false +.names $true +1 +.names $undef +.subckt logic_0 a=n1019 +.subckt in_buff A=clock_c Q=$iopadmap$clock_c +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(0) Q=n28(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(1) Q=n28(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(10) Q=n28(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(11) Q=n28(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(12) Q=n28(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(13) Q=n28(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(14) Q=n28(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(15) Q=n28(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(2) Q=n28(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(3) Q=n28(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(4) Q=n28(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(5) Q=n28(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(6) Q=n28(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(7) Q=n28(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(8) Q=n28(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_0_i(9) Q=n28(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=n2052(0) Q=data_0_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(1) Q=data_0_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(10) Q=data_0_o(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(11) Q=data_0_o(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(12) Q=data_0_o(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(13) Q=data_0_o(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(14) Q=data_0_o(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(15) Q=data_0_o(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(2) Q=data_0_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(3) Q=data_0_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(4) Q=data_0_o(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(5) Q=data_0_o(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(6) Q=data_0_o(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(7) Q=data_0_o(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(8) Q=data_0_o(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2052(9) Q=data_0_o(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=data_1_i(0) Q=n28(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(1) Q=n28(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(10) Q=n28(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(11) Q=n28(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(12) Q=n28(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(13) Q=n28(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(14) Q=n28(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(15) Q=n28(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(2) Q=n28(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(3) Q=n28(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(4) Q=n28(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(5) Q=n28(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(6) Q=n28(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(7) Q=n28(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(8) Q=n28(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=data_1_i(9) Q=n28(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=n2053(0) Q=data_1_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(1) Q=data_1_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(10) Q=data_1_o(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(11) Q=data_1_o(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(12) Q=data_1_o(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(13) Q=data_1_o(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(14) Q=data_1_o(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(15) Q=data_1_o(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(2) Q=data_1_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(3) Q=data_1_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(4) Q=data_1_o(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(5) Q=data_1_o(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(6) Q=data_1_o(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(7) Q=data_1_o(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(8) Q=data_1_o(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=n2053(9) Q=data_1_o(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=enable_i Q=n2059 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=reset_i Q=n2062 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=sync_i Q=n14(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=n1982 Q=sync_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_I2 I3=data_0_o_LUT4_O_I3 O=n2052(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_1_I2 I3=data_0_o_LUT4_O_1_I3 O=n2052(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_10_I2 I3=data_0_o_LUT4_O_10_I3 O=n2052(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(5) I1=n1993(5) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(21) I1=n1993(21) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_11_I2 I3=data_0_o_LUT4_O_11_I3 O=n2052(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(4) I1=n1993(4) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(20) I1=n1993(20) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_12_I2 I3=data_0_o_LUT4_O_12_I3 O=n2052(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(3) I1=n1993(3) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(19) I1=n1993(19) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_13_I2 I3=data_0_o_LUT4_O_13_I3 O=n2052(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(2) I1=n1993(2) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(18) I1=n1993(18) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_14_I2 I3=data_0_o_LUT4_O_14_I3 O=n2052(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(1) I1=n1993(1) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(17) I1=n1993(17) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_15_I2 I3=data_0_o_LUT4_O_15_I3 O=n2052(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(16) I1=n1993(16) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1993(0) I1=n1997(0) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1997(14) I1=n1993(14) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(30) I1=n1993(30) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_2_I2 I3=data_0_o_LUT4_O_2_I3 O=n2052(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(13) I1=n1993(13) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(29) I1=n1993(29) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_3_I2 I3=data_0_o_LUT4_O_3_I3 O=n2052(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(12) I1=n1993(12) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(28) I1=n1993(28) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_4_I2 I3=data_0_o_LUT4_O_4_I3 O=n2052(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(11) I1=n1993(11) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(27) I1=n1993(27) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_5_I2 I3=data_0_o_LUT4_O_5_I3 O=n2052(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(10) I1=n1993(10) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(26) I1=n1993(26) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_6_I2 I3=data_0_o_LUT4_O_6_I3 O=n2052(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(9) I1=n1993(9) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(25) I1=n1993(25) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_7_I2 I3=data_0_o_LUT4_O_7_I3 O=n2052(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(8) I1=n1993(8) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(24) I1=n1993(24) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_8_I2 I3=data_0_o_LUT4_O_8_I3 O=n2052(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(7) I1=n1993(7) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(23) I1=n1993(23) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_0_o_LUT4_O_9_I2 I3=data_0_o_LUT4_O_9_I3 O=n2052(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1997(6) I1=n1993(6) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(22) I1=n1993(22) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1997(15) I1=n1993(15) I2=n2001 I3=n2042(0) O=data_0_o_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1997(31) I1=n1993(31) I2=n2042(0) I3=n2001 O=data_0_o_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_I2 I3=data_1_o_LUT4_O_I3 O=n2053(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_1_I2 I3=data_1_o_LUT4_O_1_I3 O=n2053(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_10_I2 I3=data_1_o_LUT4_O_10_I3 O=n2053(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(5) I1=n2030(5) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(21) I1=n2030(21) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_11_I2 I3=data_1_o_LUT4_O_11_I3 O=n2053(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(4) I1=n2030(4) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(20) I1=n2030(20) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_12_I2 I3=data_1_o_LUT4_O_12_I3 O=n2053(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(3) I1=n2030(3) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(19) I1=n2030(19) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_13_I2 I3=data_1_o_LUT4_O_13_I3 O=n2053(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(2) I1=n2030(2) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(18) I1=n2030(18) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_14_I2 I3=data_1_o_LUT4_O_14_I3 O=n2053(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(1) I1=n2030(1) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(17) I1=n2030(17) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_15_I2 I3=data_1_o_LUT4_O_15_I3 O=n2053(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(16) I1=n2030(16) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n2030(0) I1=n2034(0) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n2034(14) I1=n2030(14) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(30) I1=n2030(30) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_2_I2 I3=data_1_o_LUT4_O_2_I3 O=n2053(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(13) I1=n2030(13) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(29) I1=n2030(29) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_3_I2 I3=data_1_o_LUT4_O_3_I3 O=n2053(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(12) I1=n2030(12) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(28) I1=n2030(28) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_4_I2 I3=data_1_o_LUT4_O_4_I3 O=n2053(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(11) I1=n2030(11) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(27) I1=n2030(27) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_5_I2 I3=data_1_o_LUT4_O_5_I3 O=n2053(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(10) I1=n2030(10) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(26) I1=n2030(26) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_6_I2 I3=data_1_o_LUT4_O_6_I3 O=n2053(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(9) I1=n2030(9) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(25) I1=n2030(25) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_7_I2 I3=data_1_o_LUT4_O_7_I3 O=n2053(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(8) I1=n2030(8) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(24) I1=n2030(24) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_8_I2 I3=data_1_o_LUT4_O_8_I3 O=n2053(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(7) I1=n2030(7) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(23) I1=n2030(23) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1019 I2=data_1_o_LUT4_O_9_I2 I3=data_1_o_LUT4_O_9_I3 O=n2053(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n2034(6) I1=n2030(6) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(22) I1=n2030(22) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n2034(15) I1=n2030(15) I2=n2038 I3=n2042(0) O=data_1_o_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n2034(31) I1=n2030(31) I2=n2042(0) I3=n2038 O=data_1_o_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1019 I1=n1000 I2=n2059 I3=n1045(0) O=n1000_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1000 I2=n2059 I3=n1045(0) O=n1000_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n1000 I3=n1008(0) O=n1000_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=n1000 D=n1000_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4557.1-4562.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1006(5) D=n966_LUT4_I3_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4563.1-4568.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1006(4) D=n966_LUT4_I3_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4563.1-4568.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1006(3) D=n966_LUT4_I3_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4563.1-4568.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1006(2) D=n966_LUT4_I3_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4563.1-4568.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1006(1) D=n966_LUT4_I3_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4563.1-4568.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1006(0) D=n966_LUT4_I3_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4563.1-4568.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1008(0) I2=n2059 I3=n1000 O=n1013_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n1008(0) D=n1013_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4569.1-4574.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1008(1) I2=n1008(0) I3=n2062 O=n1013_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1018 O=n1018_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1018_LUT4_I3_O I2=n1094(4) I3=n2085_LUT4_O_I0_LUT4_O_I0 O=n1225_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1018_LUT4_I3_O I3=n1018_LUT4_I3_O_LUT4_I2_I3 O=n1225_LUT4_I3_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1018_LUT4_I3_O I3=n1225_LUT4_I0_O O=n1225_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n2085_LUT4_O_I0_LUT4_O_I0 I1=n1094(5) I2=n1094(4) I3=n1094(6) O=n1018_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n2085_LUT4_O_I0_LUT4_O_I0 I1=n1094(4) I2=n1094(5) I3=n1018_LUT4_I3_O O=n1225_LUT4_I3_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n1018 D=n1018_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4575.1-4580.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1008(1) I3=n2062 O=n1018_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n101(31) D=n28(31) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(30) D=n28(30) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(21) D=n28(21) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(20) D=n28(20) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(19) D=n28(19) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(18) D=n28(18) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(17) D=n28(17) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(16) D=n28(16) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(15) D=n28(15) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(14) D=n28(14) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(13) D=n28(13) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(12) D=n28(12) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(29) D=n28(29) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(11) D=n28(11) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(10) D=n28(10) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(9) D=n28(9) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(8) D=n28(8) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(7) D=n28(7) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(6) D=n28(6) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(5) D=n28(5) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(4) D=n28(4) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(3) D=n28(3) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(2) D=n28(2) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(28) D=n28(28) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(1) D=n28(1) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(0) D=n28(0) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(27) D=n28(27) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(26) D=n28(26) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(25) D=n28(25) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(24) D=n28(24) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(23) D=n28(23) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n101(22) D=n28(22) QCK=$iopadmap$clock_c QEN=n85_LUT4_I3_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3539.1-3543.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(31) D=n942(15) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(30) D=n942(14) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(21) D=n942(5) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(20) D=n942(4) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(19) D=n942(3) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(18) D=n942(2) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(17) D=n942(1) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(16) D=n942(0) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(15) D=n949(15) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(14) D=n949(14) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(13) D=n949(13) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(12) D=n949(12) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(29) D=n942(13) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(11) D=n949(11) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(10) D=n949(10) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(9) D=n949(9) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(8) D=n949(8) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(7) D=n949(7) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(6) D=n949(6) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(5) D=n949(5) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(4) D=n949(4) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(3) D=n949(3) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(2) D=n949(2) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(28) D=n942(12) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(1) D=n949(1) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(0) D=n949(0) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(27) D=n942(11) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(26) D=n942(10) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(25) D=n942(9) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(24) D=n942(8) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(23) D=n942(7) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1029(22) D=n942(6) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4581.1-4585.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(31) D=n942(15) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(30) D=n942(14) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(21) D=n942(5) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(20) D=n942(4) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(19) D=n942(3) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(18) D=n942(2) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(17) D=n942(1) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(16) D=n942(0) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(15) D=n949(15) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(14) D=n949(14) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(13) D=n949(13) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(12) D=n949(12) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(29) D=n942(13) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(11) D=n949(11) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(10) D=n949(10) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(9) D=n949(9) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(8) D=n949(8) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(7) D=n949(7) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(6) D=n949(6) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(5) D=n949(5) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(4) D=n949(4) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(3) D=n949(3) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(2) D=n949(2) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(28) D=n942(12) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(1) D=n949(1) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(0) D=n949(0) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(27) D=n942(11) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(26) D=n942(10) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(25) D=n942(9) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(24) D=n942(8) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(23) D=n942(7) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1033(22) D=n942(6) QCK=$iopadmap$clock_c QEN=n1013_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4591.1-4595.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1033(15) I1=n1029(15) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(14) I1=n1029(14) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(5) I1=n1029(5) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(4) I1=n1029(4) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(3) I1=n1029(3) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(2) I1=n1029(2) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(1) I1=n1029(1) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1029(0) I1=n1033(0) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1033(13) I1=n1029(13) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(12) I1=n1029(12) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(11) I1=n1029(11) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(10) I1=n1029(10) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(9) I1=n1029(9) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(8) I1=n1029(8) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(7) I1=n1029(7) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(6) I1=n1029(6) I2=n1037 I3=n1078(0) O=n1037_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1033(31) I1=n1029(31) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(30) I1=n1029(30) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(21) I1=n1029(21) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(20) I1=n1029(20) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(19) I1=n1029(19) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(18) I1=n1029(18) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(17) I1=n1029(17) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(16) I1=n1029(16) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(29) I1=n1029(29) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(28) I1=n1029(28) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(27) I1=n1029(27) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(26) I1=n1029(26) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(25) I1=n1029(25) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(24) I1=n1029(24) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(23) I1=n1029(23) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1033(22) I1=n1029(22) I2=n1078(0) I3=n1037 O=n1037_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n1037 D=n1037_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4601.1-4606.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1008(0) O=n1037_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n1045(0) D=n1050_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4613.1-4618.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1045(0) I2=n1008(1) I3=n2062 O=n1050_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=n105(31) D=n28(31) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(30) D=n28(30) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(21) D=n28(21) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(20) D=n28(20) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(19) D=n28(19) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(18) D=n28(18) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(17) D=n28(17) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(16) D=n28(16) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(15) D=n28(15) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(14) D=n28(14) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(13) D=n28(13) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(12) D=n28(12) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(29) D=n28(29) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(11) D=n28(11) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(10) D=n28(10) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(9) D=n28(9) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(8) D=n28(8) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(7) D=n28(7) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(6) D=n28(6) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(5) D=n28(5) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(4) D=n28(4) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(3) D=n28(3) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(2) D=n28(2) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(28) D=n28(28) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(1) D=n28(1) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(0) D=n28(0) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(27) D=n28(27) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(26) D=n28(26) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(25) D=n28(25) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(24) D=n28(24) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(23) D=n28(23) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n105(22) D=n28(22) QCK=$iopadmap$clock_c QEN=n85_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3549.1-3553.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(31) D=n942(15) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(30) D=n942(14) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(21) D=n942(5) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(20) D=n942(4) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(19) D=n942(3) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(18) D=n942(2) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(17) D=n942(1) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(16) D=n942(0) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(15) D=n949(15) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(14) D=n949(14) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(13) D=n949(13) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(12) D=n949(12) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(29) D=n942(13) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(11) D=n949(11) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(10) D=n949(10) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(9) D=n949(9) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(8) D=n949(8) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(7) D=n949(7) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(6) D=n949(6) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(5) D=n949(5) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(4) D=n949(4) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(3) D=n949(3) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(2) D=n949(2) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(28) D=n942(12) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(1) D=n949(1) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(0) D=n949(0) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(27) D=n942(11) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(26) D=n942(10) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(25) D=n942(9) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(24) D=n942(8) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(23) D=n942(7) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1066(22) D=n942(6) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4619.1-4623.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(31) D=n942(15) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(30) D=n942(14) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(21) D=n942(5) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(20) D=n942(4) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(19) D=n942(3) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(18) D=n942(2) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(17) D=n942(1) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(16) D=n942(0) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(15) D=n949(15) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(14) D=n949(14) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(13) D=n949(13) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(12) D=n949(12) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(29) D=n942(13) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(11) D=n949(11) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(10) D=n949(10) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(9) D=n949(9) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(8) D=n949(8) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(7) D=n949(7) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(6) D=n949(6) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(5) D=n949(5) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(4) D=n949(4) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(3) D=n949(3) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(2) D=n949(2) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(28) D=n942(12) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(1) D=n949(1) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(0) D=n949(0) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(27) D=n942(11) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(26) D=n942(10) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(25) D=n942(9) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(24) D=n942(8) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(23) D=n942(7) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1070(22) D=n942(6) QCK=$iopadmap$clock_c QEN=n1000_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4629.1-4633.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1070(15) I1=n1066(15) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(14) I1=n1066(14) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(5) I1=n1066(5) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(4) I1=n1066(4) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(3) I1=n1066(3) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(2) I1=n1066(2) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(1) I1=n1066(1) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1066(0) I1=n1070(0) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1070(13) I1=n1066(13) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(12) I1=n1066(12) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(11) I1=n1066(11) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(10) I1=n1066(10) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(9) I1=n1066(9) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(8) I1=n1066(8) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(7) I1=n1066(7) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(6) I1=n1066(6) I2=n1074 I3=n1078(0) O=n1074_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1070(31) I1=n1066(31) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(30) I1=n1066(30) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(21) I1=n1066(21) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(20) I1=n1066(20) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(19) I1=n1066(19) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(18) I1=n1066(18) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(17) I1=n1066(17) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(16) I1=n1066(16) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(29) I1=n1066(29) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(28) I1=n1066(28) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(27) I1=n1066(27) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(26) I1=n1066(26) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(25) I1=n1066(25) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(24) I1=n1066(24) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(23) I1=n1066(23) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1070(22) I1=n1066(22) I2=n1078(0) I3=n1074 O=n1074_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n1074 D=n1074_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4639.1-4644.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1045(0) O=n1074_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n1078(0) D=n1083_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4645.1-4650.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1018_LUT4_I3_O I3=n1083_ff_CQZ_D_LUT4_O_I3 O=n1083_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1006(1) I1=n1006(0) I2=n1083_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1078(0) O=n1083_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=n1006(2) I1=n1006(3) I2=n1006(4) I3=n1006(5) O=n1083_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=n1094(6) D=n1225_LUT4_I3_O(6) QCK=$iopadmap$clock_c QEN=n2085 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4651.1-4656.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1094(5) D=n1225_LUT4_I3_O(5) QCK=$iopadmap$clock_c QEN=n2085 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4651.1-4656.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1094(4) D=n1225_LUT4_I3_O(4) QCK=$iopadmap$clock_c QEN=n2085 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4651.1-4656.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1094(3) D=n1225_LUT4_I3_O(3) QCK=$iopadmap$clock_c QEN=n2085 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4651.1-4656.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1094(2) D=n1225_LUT4_I3_O(2) QCK=$iopadmap$clock_c QEN=n2085 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4651.1-4656.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1094(1) D=n1225_LUT4_I3_O(1) QCK=$iopadmap$clock_c QEN=n2085 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4651.1-4656.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n105(15) I1=n101(15) I2=n109 I3=n113(0) O=n109_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(14) I1=n101(14) I2=n109 I3=n113(0) O=n109_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(5) I1=n101(5) I2=n109 I3=n113(0) O=n109_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(4) I1=n101(4) I2=n109 I3=n113(0) O=n109_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(3) I1=n101(3) I2=n109 I3=n113(0) O=n109_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(2) I1=n101(2) I2=n109 I3=n113(0) O=n109_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(1) I1=n101(1) I2=n109 I3=n113(0) O=n109_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n101(0) I1=n105(0) I2=n109 I3=n113(0) O=n109_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n105(13) I1=n101(13) I2=n109 I3=n113(0) O=n109_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(12) I1=n101(12) I2=n109 I3=n113(0) O=n109_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(11) I1=n101(11) I2=n109 I3=n113(0) O=n109_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(10) I1=n101(10) I2=n109 I3=n113(0) O=n109_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(9) I1=n101(9) I2=n109 I3=n113(0) O=n109_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(8) I1=n101(8) I2=n109 I3=n113(0) O=n109_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(7) I1=n101(7) I2=n109 I3=n113(0) O=n109_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(6) I1=n101(6) I2=n109 I3=n113(0) O=n109_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n105(31) I1=n101(31) I2=n113(0) I3=n109 O=n109_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(30) I1=n101(30) I2=n113(0) I3=n109 O=n109_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(21) I1=n101(21) I2=n113(0) I3=n109 O=n109_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(20) I1=n101(20) I2=n113(0) I3=n109 O=n109_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(19) I1=n101(19) I2=n113(0) I3=n109 O=n109_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(18) I1=n101(18) I2=n113(0) I3=n109 O=n109_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(17) I1=n101(17) I2=n113(0) I3=n109 O=n109_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(16) I1=n101(16) I2=n113(0) I3=n109 O=n109_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(29) I1=n101(29) I2=n113(0) I3=n109 O=n109_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(28) I1=n101(28) I2=n113(0) I3=n109 O=n109_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(27) I1=n101(27) I2=n113(0) I3=n109 O=n109_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(26) I1=n101(26) I2=n113(0) I3=n109 O=n109_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(25) I1=n101(25) I2=n113(0) I3=n109 O=n109_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(24) I1=n101(24) I2=n113(0) I3=n109 O=n109_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(23) I1=n101(23) I2=n113(0) I3=n109 O=n109_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n105(22) I1=n101(22) I2=n113(0) I3=n109 O=n109_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n109 D=n109_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3559.1-3564.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n80(0) O=n109_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n2085_LUT4_O_I0 I1=n1098(0) I2=n1018 I3=n2062 O=n1107_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=n1098(0) D=n1107_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4657.1-4662.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1107 I2=n2085_LUT4_O_I0 I3=n2062 O=n1195_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n1107 D=n1107_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4663.1-4668.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(15) D=n1113_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(14) D=n1113_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(5) D=n1113_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(4) D=n1113_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(3) D=n1113_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(2) D=n1113_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(1) D=n1113_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(0) D=n1113_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(13) D=n1113_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(12) D=n1113_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(11) D=n1113_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(10) D=n1113_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(9) D=n1113_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(8) D=n1113_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(7) D=n1113_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1113(6) D=n1113_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4669.1-4674.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_O I3=n1037_LUT4_I2_O O=n1113_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_1_O I3=n1037_LUT4_I2_1_O O=n1113_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_10_O I3=n1037_LUT4_I2_10_O O=n1113_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_11_O I3=n1037_LUT4_I2_11_O O=n1113_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_12_O I3=n1037_LUT4_I2_12_O O=n1113_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_13_O I3=n1037_LUT4_I2_13_O O=n1113_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_14_O I3=n1037_LUT4_I2_14_O O=n1113_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_15_O I3=n1037_LUT4_I2_15_O O=n1113_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_2_O I3=n1037_LUT4_I2_2_O O=n1113_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_3_O I3=n1037_LUT4_I2_3_O O=n1113_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_4_O I3=n1037_LUT4_I2_4_O O=n1113_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_5_O I3=n1037_LUT4_I2_5_O O=n1113_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_6_O I3=n1037_LUT4_I2_6_O O=n1113_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_7_O I3=n1037_LUT4_I2_7_O O=n1113_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_8_O I3=n1037_LUT4_I2_8_O O=n1113_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1037_LUT4_I3_9_O I3=n1037_LUT4_I2_9_O O=n1113_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=n1119(15) D=n1119_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(14) D=n1119_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(5) D=n1119_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(4) D=n1119_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(3) D=n1119_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(2) D=n1119_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(1) D=n1119_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(0) D=n1119_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(13) D=n1119_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(12) D=n1119_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(11) D=n1119_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(10) D=n1119_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(9) D=n1119_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(8) D=n1119_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(7) D=n1119_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1119(6) D=n1119_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4675.1-4680.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_O I3=n1074_LUT4_I2_O O=n1119_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_1_O I3=n1074_LUT4_I2_1_O O=n1119_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_10_O I3=n1074_LUT4_I2_10_O O=n1119_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_11_O I3=n1074_LUT4_I2_11_O O=n1119_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_12_O I3=n1074_LUT4_I2_12_O O=n1119_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_13_O I3=n1074_LUT4_I2_13_O O=n1119_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_14_O I3=n1074_LUT4_I2_14_O O=n1119_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_15_O I3=n1074_LUT4_I2_15_O O=n1119_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_2_O I3=n1074_LUT4_I2_2_O O=n1119_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_3_O I3=n1074_LUT4_I2_3_O O=n1119_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_4_O I3=n1074_LUT4_I2_4_O O=n1119_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_5_O I3=n1074_LUT4_I2_5_O O=n1119_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_6_O I3=n1074_LUT4_I2_6_O O=n1119_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_7_O I3=n1074_LUT4_I2_7_O O=n1119_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_8_O I3=n1074_LUT4_I2_8_O O=n1119_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1074_LUT4_I3_9_O I3=n1074_LUT4_I2_9_O O=n1119_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1125(7) I3=n2062 O=n1129_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1125(6) I3=n2062 O=n1129_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1125(5) I3=n2062 O=n1129_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1125(4) I3=n2062 O=n1129_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1125(3) I3=n2062 O=n1129_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1125(2) I3=n2062 O=n1129_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1125(1) I3=n2062 O=n1129_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1125(0) I3=n2062 O=n1129_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1125(7) D=n1125_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4681.1-4686.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1125(6) D=n1125_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4681.1-4686.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1125(5) D=n1125_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4681.1-4686.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1125(4) D=n1125_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4681.1-4686.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1125(3) D=n1125_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4681.1-4686.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1125(2) D=n1125_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4681.1-4686.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1125(1) D=n1125_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4681.1-4686.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1125(0) D=n1125_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4681.1-4686.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(15) I3=n2062 O=n1125_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(14) I3=n2062 O=n1125_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(13) I3=n2062 O=n1125_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(12) I3=n2062 O=n1125_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(11) I3=n2062 O=n1125_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(10) I3=n2062 O=n1125_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(9) I3=n2062 O=n1125_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(8) I3=n2062 O=n1125_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1129(7) D=n1129_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4687.1-4692.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1129(6) D=n1129_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4687.1-4692.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1129(5) D=n1129_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4687.1-4692.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1129(4) D=n1129_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4687.1-4692.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1129(3) D=n1129_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4687.1-4692.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1129(2) D=n1129_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4687.1-4692.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1129(1) D=n1129_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4687.1-4692.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1129(0) D=n1129_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4687.1-4692.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1133(7) I3=n2062 O=n1137_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1133(6) I3=n2062 O=n1137_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1133(5) I3=n2062 O=n1137_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1133(4) I3=n2062 O=n1137_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1133(3) I3=n2062 O=n1137_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1133(2) I3=n2062 O=n1137_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1133(1) I3=n2062 O=n1137_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1133(0) I3=n2062 O=n1137_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1133(7) D=n1133_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4693.1-4698.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1133(6) D=n1133_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4693.1-4698.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1133(5) D=n1133_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4693.1-4698.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1133(4) D=n1133_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4693.1-4698.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1133(3) D=n1133_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4693.1-4698.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1133(2) D=n1133_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4693.1-4698.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1133(1) D=n1133_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4693.1-4698.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1133(0) D=n1133_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4693.1-4698.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(7) I3=n2062 O=n1133_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(6) I3=n2062 O=n1133_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(5) I3=n2062 O=n1133_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(4) I3=n2062 O=n1133_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(3) I3=n2062 O=n1133_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(2) I3=n2062 O=n1133_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(1) I3=n2062 O=n1133_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1113(0) I3=n2062 O=n1133_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1137(7) D=n1137_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4699.1-4704.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1137(6) D=n1137_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4699.1-4704.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1137(5) D=n1137_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4699.1-4704.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1137(4) D=n1137_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4699.1-4704.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1137(3) D=n1137_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4699.1-4704.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1137(2) D=n1137_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4699.1-4704.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1137(1) D=n1137_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4699.1-4704.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1137(0) D=n1137_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4699.1-4704.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(15) D=n1140_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(14) D=n1140_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(5) D=n1140_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(4) D=n1140_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(3) D=n1140_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(2) D=n1140_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(1) D=n1140_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(0) D=n1140_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(13) D=n1140_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(12) D=n1140_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(11) D=n1140_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(10) D=n1140_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(9) D=n1140_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(8) D=n1140_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(7) D=n1140_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1140(6) D=n1140_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4705.1-4724.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1094(3) I1=n1094(4) I2=n1094(5) I3=n1094(6) O=n1140_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=n1094(6) I1=n1094(3) I2=n1094(5) I3=n1094(4) O=n1140_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101011101 +.subckt LUT4 I0=n1094(4) I1=n1094(6) I2=n1094(5) I3=n1094(3) O=n1140_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010000 +.subckt LUT4 I0=n1019 I1=n1094(3) I2=n1094(4) I3=n1094(5) O=n1140_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1094(3) I1=n1094(5) I2=n1094(6) I3=n1094(4) O=n1140_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011110000000 +.subckt LUT4 I0=n1094(5) I1=n1094(6) I2=n1094(3) I3=n1094(4) O=n1140_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100100100111010 +.subckt LUT4 I0=n1094(6) I1=n1094(3) I2=n1094(5) I3=n1094(4) O=n1140_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100001100 +.subckt LUT4 I0=n1094(5) I1=n1094(6) I2=n1094(4) I3=n1094(3) O=n1140_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001111111010 +.subckt LUT4 I0=n1094(4) I1=n1094(3) I2=n1094(5) I3=n1094(6) O=n1140_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001110000101111 +.subckt LUT4 I0=n1094(3) I1=n1094(5) I2=n1094(4) I3=n1094(6) O=n1140_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=n1094(5) I1=n1094(6) I2=n1094(3) I3=n1094(4) O=n1140_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110000010011 +.subckt LUT4 I0=n1094(6) I1=n1094(3) I2=n1094(5) I3=n1094(4) O=n1140_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001111101101 +.subckt LUT4 I0=n1094(3) I1=n1094(5) I2=n1094(6) I3=n1094(4) O=n1140_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001001100101101 +.subckt LUT4 I0=n1094(3) I1=n1094(5) I2=n1094(6) I3=n1094(4) O=n1140_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101000011101011 +.subckt LUT4 I0=n1094(6) I1=n1094(5) I2=n1094(3) I3=n1094(4) O=n1140_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111110 +.subckt LUT4 I0=n1094(3) I1=n1094(5) I2=n1094(6) I3=n1094(4) O=n1140_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000100000010 +.subckt ff CQZ=n1148(7) D=n1148_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4725.1-4730.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1148(6) D=n1148_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4725.1-4730.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1148(5) D=n1148_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4725.1-4730.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1148(4) D=n1148_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4725.1-4730.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1148(3) D=n1148_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4725.1-4730.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1148(2) D=n1148_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4725.1-4730.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1148(1) D=n1148_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4725.1-4730.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1148(0) D=n1148_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4725.1-4730.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n1148_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_1_I0 I1=n1148_ff_CQZ_D_LUT4_O_1_I1 I2=n2062 I3=n1148_ff_CQZ_D_LUT4_O_1_I3 O=n1148_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_2_I1 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I3=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 I2=n1140(14) I3=n1119(15) O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(15) I3=n1119(14) O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(15) I1=n1140(14) I2=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I3=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0 I1=n1140(13) I2=n1119(15) I3=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(15) I1=n1140(13) I2=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1119(13) I1=n1140(15) I2=n1119(14) I3=n1140(14) O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1140(14) I2=n1119(13) I3=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n1119(15) I1=n1140(13) I2=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0 O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=n1140(13) I2=n1119(14) I3=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(12) I1=n1140(15) I2=n1119(13) I3=n1140(14) O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(12) I1=n1119(13) I2=n1140(14) I3=n1140(15) O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1119(14) I1=n1140(14) I2=n1119(15) I3=n1140(15) O=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_2_I1 I2=n1148_ff_CQZ_D_LUT4_O_2_I2 I3=n2062 O=n1148_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1148_ff_CQZ_D_LUT4_O_3_I3 O=n1148_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I2=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I3=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1148_ff_CQZ_D_LUT4_O_4_I3 O=n1148_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_5_I1 I1=n1148_ff_CQZ_D_LUT4_O_5_I3 I2=n1148_ff_CQZ_D_LUT4_O_5_I2 I3=n1148_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1148_ff_CQZ_D_LUT4_O_5_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I3 O=n1148_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_5_I1 I1=n1148_ff_CQZ_D_LUT4_O_5_I3 I2=n1148_ff_CQZ_D_LUT4_O_5_I2 I3=n1148_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n1148_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n1140(8) I3=n1119(15) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(10) I3=n1119(12) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(10) I1=n1140(12) I2=n1119(11) I3=n1140(11) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(8) I1=n1140(14) I2=n1119(9) I3=n1140(13) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(10) I1=n1140(13) I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1119(8) I1=n1119(9) I2=n1140(13) I3=n1140(14) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1119(8) I1=n1140(15) I2=n1119(9) I3=n1140(14) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1140(10) I3=n1119(13) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(11) I1=n1140(12) I2=n1119(12) I3=n1140(11) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1140(8) I1=n1119(15) I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(9) I3=n1119(14) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(11) I3=n1119(11) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=n1140(10) I3=n1119(14) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1140(13) I3=n1119(11) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(9) I1=n1140(15) I2=n1119(10) I3=n1140(14) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n1140(13) I2=n1119(10) I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(8) I1=n1119(9) I2=n1140(14) I3=n1140(15) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n1140(13) I3=n1119(10) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 I2=n1140(9) I3=n1119(15) O=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1140(9) I2=n1119(15) I3=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n1140(10) I2=n1119(13) I3=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1140(12) I2=n1119(12) I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n1140(10) I2=n1119(14) I3=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(12) I1=n1140(12) I2=n1119(13) I3=n1140(11) O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(12) I1=n1119(13) I2=n1140(11) I3=n1140(12) O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=n1140(10) I3=n1119(15) O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1140(13) I3=n1119(12) O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(10) I1=n1140(15) I2=n1119(11) I3=n1140(14) O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=n1140(13) I2=n1119(11) I3=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1140(15) I2=n1140(14) I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1148_ff_CQZ_D_LUT4_O_6_I3 O=n1148_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(9) I3=n1119(13) O=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1148_ff_CQZ_D_LUT4_O_7_I3 O=n1148_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=n1019 I1=n1140(8) I2=n1119(10) I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1119(8) I1=n1140(11) I2=n1119(9) I3=n1140(10) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(10) I1=n1140(9) I2=n1119(11) I3=n1140(8) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000111 +.subckt LUT4 I0=n1119(8) I1=n1119(9) I2=n1140(8) I3=n1140(9) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1140(10) I2=n1119(8) I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=n1119(9) I1=n1140(9) I2=n1140(8) I3=n1119(10) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1140(8) I1=n1140(9) I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1119(10) I3=n1119(9) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1119(13) I1=n1140(8) I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n1119(8) I1=n1140(13) I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1140(8) I1=n1119(13) I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(9) I3=n1119(12) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(10) I3=n1119(10) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(11) I3=n1119(9) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(8) I1=n1140(12) I2=n1119(9) I3=n1140(11) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1119(8) I3=n1140(13) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(10) I3=n1119(11) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(9) I1=n1140(12) I2=n1119(10) I3=n1140(11) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(12) I3=n1119(9) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(8) I3=n1119(14) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1119(12) I1=n1140(8) I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1119(12) I3=n1140(8) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1119(8) I1=n1119(9) I2=n1140(11) I3=n1140(10) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(9) I3=n1119(11) O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(13) I1=n1140(8) I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I1=n1148_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I3=n1148_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_2_I1 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n1140(10) I2=n1119(15) I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(13) I1=n1140(12) I2=n1119(14) I3=n1140(11) O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(13) I1=n1119(14) I2=n1140(11) I3=n1140(12) O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1119(14) I1=n1140(12) I2=n1119(15) I3=n1140(11) O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1140(13) I3=n1119(13) O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(11) I1=n1140(15) I2=n1119(12) I3=n1140(14) O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=n1140(13) I2=n1119(12) I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(10) I1=n1119(11) I2=n1140(14) I3=n1140(15) O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1119(14) I1=n1119(15) I2=n1140(11) I3=n1140(12) O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1119(15) I1=n1140(12) I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1140(13) I2=n1119(13) I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(11) I1=n1119(12) I2=n1140(14) I3=n1140(15) O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=n1140(13) I3=n1119(14) O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1119(15) I3=n1140(12) O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1148_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1148_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n1154(7) D=n1154_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4731.1-4736.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1154(6) D=n1154_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4731.1-4736.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1154(5) D=n1154_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4731.1-4736.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1154(4) D=n1154_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4731.1-4736.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1154(3) D=n1154_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4731.1-4736.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1154(2) D=n1154_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4731.1-4736.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1154(1) D=n1154_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4731.1-4736.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1154(0) D=n1154_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4731.1-4736.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n1154_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_1_I1 I2=n1154_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n1154_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I3=n1154_ff_CQZ_D_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=n1154_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I3=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 O=n1154_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I2=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n1154_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n1154_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n2062 I1=n1154_ff_CQZ_D_LUT4_O_2_I1 I2=n1154_ff_CQZ_D_LUT4_O_2_I2 I3=n1154_ff_CQZ_D_LUT4_O_2_I3 O=n1154_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_1_I1 I1=n1154_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 I2=n1154_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 I3=n1154_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101111110010 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1119(7) I1=n1140(6) I2=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1119(6) I3=n1140(7) O=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I1=n1140(7) I2=n1119(7) I3=n1154_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1140(7) I3=n1119(5) O=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I2=n1119(5) I3=n1140(7) O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(6) I3=n1119(6) O=n1154_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(7) I1=n1140(6) I2=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n2062 I1=n1154_ff_CQZ_D_LUT4_O_3_I1 I2=n1154_ff_CQZ_D_LUT4_O_3_I2 I3=n1154_ff_CQZ_D_LUT4_O_3_I3 O=n1154_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2 I2=n1154_ff_CQZ_D_LUT4_O_4_I3 I3=n1154_ff_CQZ_D_LUT4_O_4_I1 O=n1154_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1154_ff_CQZ_D_LUT4_O_3_I2 I3=n1154_ff_CQZ_D_LUT4_O_3_I3 O=n1154_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1154_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 I3=n1154_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 O=n1154_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1154_ff_CQZ_D_LUT4_O_4_I1 I2=n1154_ff_CQZ_D_LUT4_O_4_I2 I3=n1154_ff_CQZ_D_LUT4_O_4_I3 O=n1154_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_4_I1 I1=n1154_ff_CQZ_D_LUT4_O_4_I3 I2=n1154_ff_CQZ_D_LUT4_O_4_I2 I3=n1154_ff_CQZ_D_LUT4_O_3_I3 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I1=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I2=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1119(7) I2=n1140(1) I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I1=n1140(2) I2=n1119(5) I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(3) I1=n1119(4) I2=n1140(4) I3=n1140(3) O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n1140(2) I2=n1119(6) I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(4) I1=n1140(4) I2=n1119(5) I3=n1140(3) O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(4) I1=n1119(5) I2=n1140(4) I3=n1140(3) O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 I2=n1119(7) I3=n1140(1) O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=n1140(2) I3=n1119(6) O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1140(5) I3=n1119(3) O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n1119(1) I3=n1140(6) O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(7) I3=n1119(0) O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I1=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1154_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1154_ff_CQZ_D_LUT4_O_5_I3 O=n1154_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I2=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 I3=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I2=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 I3=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 O=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1154_ff_CQZ_D_LUT4_O_6_I3 O=n1154_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I1 I1=n1154_ff_CQZ_D_LUT4_O_7_I3 I2=n1154_ff_CQZ_D_LUT4_O_7_I2 I3=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1140(0) I1=n1119(7) I2=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1119(6) I3=n1140(1) O=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n2062 I1=n1154_ff_CQZ_D_LUT4_O_7_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I3 O=n1154_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I1 I1=n1154_ff_CQZ_D_LUT4_O_7_I3 I2=n1154_ff_CQZ_D_LUT4_O_7_I2 I3=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1119(4) I3=n1140(0) O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1119(3) I3=n1140(1) O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(0) I1=n1119(1) I2=n1140(3) I3=n1140(2) O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1119(5) I1=n1140(0) I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(2) I3=n1119(2) O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1119(4) I1=n1140(0) I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011100010001 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011101110000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1119(1) I3=n1140(1) O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(2) I3=n1119(0) O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1140(1) I1=n1119(2) I2=n1119(3) I3=n1140(0) O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(0) I1=n1140(3) I2=n1119(1) I3=n1140(2) O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101011111100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(0) I3=n1119(2) O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1140(1) I1=n1119(0) I2=n1119(1) I3=n1140(0) O=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1140(0) I1=n1119(5) I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1119(4) I3=n1140(1) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1119(0) I1=n1140(6) I2=n1119(1) I3=n1140(5) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(2) I1=n1140(4) I2=n1119(3) I3=n1140(3) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(2) I3=n1119(4) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1119(0) I3=n1140(5) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(4) I3=n1119(1) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(0) I3=n1119(6) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(5) I1=n1140(0) I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n1119(0) I1=n1140(5) I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(2) I3=n1119(3) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(1) I1=n1140(4) I2=n1119(2) I3=n1140(3) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(4) I3=n1119(0) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(3) I3=n1119(1) O=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1140(2) I3=n1119(5) O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(3) I1=n1140(4) I2=n1119(4) I3=n1140(3) O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1119(0) I1=n1140(7) I2=n1119(1) I3=n1140(6) O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(5) I3=n1119(2) O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(0) I1=n1119(1) I2=n1140(6) I3=n1140(5) O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I1=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 I2=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n1140(0) I3=n1119(7) O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(4) I3=n1119(2) O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I1=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 I2=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I3=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 I3=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1119(5) I3=n1140(1) O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1119(7) I3=n1140(4) O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=n1140(7) I3=n1119(3) O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(6) I3=n1119(4) O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(5) I3=n1119(5) O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1140(5) I3=n1119(6) O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1140(7) I1=n1119(4) I2=n1119(5) I3=n1140(6) O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(5) I3=n1119(7) O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n1140(5) I2=n1119(6) I3=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1119(5) I2=n1140(7) I3=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_3_I2 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110001110001 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1140(2) I2=n1119(7) I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(5) I1=n1140(4) I2=n1119(6) I3=n1140(3) O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(5) I1=n1119(6) I2=n1140(4) I3=n1140(3) O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1119(6) I1=n1140(4) I2=n1119(7) I3=n1140(3) O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1140(7) I1=n1119(3) I2=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1119(3) I3=n1140(6) O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1140(2) I3=n1119(7) O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(3) I1=n1140(6) I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1119(2) I3=n1140(7) O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(5) I3=n1119(4) O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1140(5) I2=n1119(3) I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1140(7) I1=n1119(1) I2=n1119(2) I3=n1140(6) O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1140(7) I1=n1119(1) I2=n1119(2) I3=n1140(6) O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1119(6) I1=n1119(7) I2=n1140(4) I3=n1140(3) O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1119(7) I1=n1140(4) I2=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=n1154_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1154_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt ff CQZ=n1159(7) D=n1159_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4737.1-4742.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1159(6) D=n1159_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4737.1-4742.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1159(5) D=n1159_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4737.1-4742.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1159(4) D=n1159_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4737.1-4742.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1159(3) D=n1159_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4737.1-4742.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1159(2) D=n1159_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4737.1-4742.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1159(1) D=n1159_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4737.1-4742.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1159(0) D=n1159_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4737.1-4742.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1159_ff_CQZ_D_LUT4_O_I1 I2=n1154(7) I3=n1148(7) O=n1159_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1159_ff_CQZ_D_LUT4_O_1_I1 I2=n1154(6) I3=n1148(6) O=n1159_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1148(5) I2=n1154(5) I3=n1159_ff_CQZ_D_LUT4_O_2_I1 O=n1159_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1159_ff_CQZ_D_LUT4_O_2_I1 I2=n1154(5) I3=n1148(5) O=n1159_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1148(4) I2=n1154(4) I3=n1159_ff_CQZ_D_LUT4_O_3_I1 O=n1159_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1159_ff_CQZ_D_LUT4_O_3_I1 I2=n1154(4) I3=n1148(4) O=n1159_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1148(3) I2=n1154(3) I3=n1159_ff_CQZ_D_LUT4_O_4_I1 O=n1159_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1159_ff_CQZ_D_LUT4_O_4_I1 I2=n1154(3) I3=n1148(3) O=n1159_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1148(2) I2=n1154(2) I3=n1159_ff_CQZ_D_LUT4_O_5_I1 O=n1159_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1159_ff_CQZ_D_LUT4_O_5_I1 I2=n1154(2) I3=n1148(2) O=n1159_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1154(1) I1=n1148(1) I2=n1148(0) I3=n1154(0) O=n1159_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1159_ff_CQZ_D_LUT4_O_6_I3 O=n1159_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1148(0) I1=n1154(0) I2=n1154(1) I3=n1148(1) O=n1159_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n1148(0) I2=n1154(0) I3=n2062 O=n1159_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1148(6) I2=n1154(6) I3=n1159_ff_CQZ_D_LUT4_O_1_I1 O=n1159_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=n1165(7) D=n1165_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4743.1-4748.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1165(6) D=n1165_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4743.1-4748.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1165(5) D=n1165_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4743.1-4748.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1165(4) D=n1165_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4743.1-4748.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1165(3) D=n1165_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4743.1-4748.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1165(2) D=n1165_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4743.1-4748.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1165(1) D=n1165_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4743.1-4748.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1165(0) D=n1165_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4743.1-4748.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n1165_ff_CQZ_D_LUT4_O_I3 O=n1165_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_1_I1 I2=n1165_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n1165_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_2_I2 I2=n1165_ff_CQZ_D_LUT4_O_2_I3 I3=n1165_ff_CQZ_D_LUT4_O_2_I1 O=n1165_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1165_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=n1165_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n1165_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1165_ff_CQZ_D_LUT4_O_2_I1 I2=n1165_ff_CQZ_D_LUT4_O_2_I2 I3=n1165_ff_CQZ_D_LUT4_O_2_I3 O=n1165_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 I2=n1119(12) I3=n1140(6) O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1140(5) I2=n1119(12) I3=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(13) I1=n1140(4) I2=n1119(14) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(13) I1=n1119(14) I2=n1140(4) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1119(14) I1=n1140(5) I2=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1119(13) I1=n1140(6) I2=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I3=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(4) I3=n1119(15) O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1119(15) I3=n1140(2) O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n1119(15) I1=n1140(3) I2=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(4) I3=n1119(14) O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(5) I3=n1119(13) O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I2=n1140(6) I3=n1119(12) O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(7) I3=n1119(11) O=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1119(13) I3=n1140(6) O=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n1119(15) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(7) I3=n1119(12) O=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n1140(5) I3=n1119(15) O=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(14) I1=n1140(5) I2=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1165_ff_CQZ_D_LUT4_O_3_I3 O=n1165_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1165_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n1165_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=n1119(11) I3=n1140(6) O=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I2=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I3=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1165_ff_CQZ_D_LUT4_O_4_I3 O=n1165_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_5_I1 I1=n1165_ff_CQZ_D_LUT4_O_5_I3 I2=n1165_ff_CQZ_D_LUT4_O_5_I2 I3=n1165_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1165_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1165_ff_CQZ_D_LUT4_O_5_I1 I2=n1165_ff_CQZ_D_LUT4_O_5_I2 I3=n1165_ff_CQZ_D_LUT4_O_5_I3 O=n1165_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_5_I1 I1=n1165_ff_CQZ_D_LUT4_O_5_I3 I2=n1165_ff_CQZ_D_LUT4_O_5_I2 I3=n1165_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_6_I3 I2=n1165_ff_CQZ_D_LUT4_O_6_I2 I3=n1165_ff_CQZ_D_LUT4_O_6_I1 O=n1165_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1119(10) I3=n1140(6) O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1140(5) I2=n1119(10) I3=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(11) I1=n1140(4) I2=n1119(12) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(11) I1=n1119(12) I2=n1140(4) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(7) I3=n1119(9) O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1119(11) I1=n1140(6) I2=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1140(5) I2=n1119(11) I3=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(12) I1=n1119(13) I2=n1140(4) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(7) I3=n1119(10) O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1119(15) I2=n1140(2) I3=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1119(14) I3=n1140(1) O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1140(5) I3=n1119(12) O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n2062 I1=n1165_ff_CQZ_D_LUT4_O_6_I1 I2=n1165_ff_CQZ_D_LUT4_O_6_I2 I3=n1165_ff_CQZ_D_LUT4_O_6_I3 O=n1165_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1165_ff_CQZ_D_LUT4_O_7_I1 I3=n1165_ff_CQZ_D_LUT4_O_7_I2 O=n1165_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=n1119(9) I3=n1140(6) O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1140(5) I2=n1119(9) I3=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(10) I1=n1140(4) I2=n1119(11) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(10) I1=n1119(11) I2=n1140(4) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(7) I3=n1119(8) O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1119(10) I1=n1140(6) I2=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1140(1) I1=n1119(15) I2=n1119(14) I3=n1140(2) O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1140(5) I3=n1119(11) O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(12) I1=n1140(4) I2=n1119(13) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1119(15) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2 I3=n2062 O=n1165_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1119(8) I1=n1119(9) I2=n1140(4) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1119(8) I1=n1140(4) I2=n1119(9) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=n1140(2) I2=n1119(9) I3=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1140(1) I1=n1119(10) I2=n1119(11) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1140(2) I3=n1119(10) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1119(8) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=n1140(2) I3=n1119(9) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1119(10) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1119(9) I3=n1140(1) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1140(3) I3=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1119(10) I3=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n1119(8) I1=n1140(1) I2=n1119(9) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(2) I3=n1119(8) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1140(1) I1=n1119(10) I2=n1119(11) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1140(6) I2=n1119(8) I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1140(5) I2=n1119(8) I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(9) I1=n1140(4) I2=n1119(10) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(9) I1=n1119(10) I2=n1140(4) I3=n1140(3) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1140(2) I2=n1119(10) I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1140(1) I1=n1119(11) I2=n1119(12) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1140(1) I1=n1119(11) I2=n1119(12) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1140(5) I3=n1119(8) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1140(2) I3=n1119(11) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 I2=n1140(6) I3=n1119(8) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1119(9) I1=n1140(6) I2=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I3=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1140(5) I3=n1119(9) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1140(2) I2=n1119(11) I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1140(1) I1=n1119(12) I2=n1119(13) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1140(1) I1=n1119(12) I2=n1119(13) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1140(2) I3=n1119(12) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1140(5) I3=n1119(10) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(15) I1=n1140(0) I2=n1165_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(2) I3=n1119(13) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1140(2) I2=n1119(12) I3=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1140(1) I1=n1119(13) I2=n1119(14) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1140(1) I1=n1119(13) I2=n1119(14) I3=n1140(0) O=n1165_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_2_I1 I1=n1165_ff_CQZ_D_LUT4_O_2_I3 I2=n1165_ff_CQZ_D_LUT4_O_2_I2 I3=n1165_ff_CQZ_D_LUT4_O_1_I2 O=n1165_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1165_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n1165_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1140(5) I2=n1119(15) I3=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1119(14) I1=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1140(6) O=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1119(14) I1=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1140(6) O=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n1140(5) I2=n1119(14) I3=n1165_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(7) I3=n1119(13) O=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(14) I1=n1140(7) I2=n1119(15) I3=n1140(6) O=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(14) I1=n1140(6) I2=n1140(7) I3=n1119(15) O=n1165_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt ff CQZ=n1171(7) D=n1171_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4749.1-4754.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1171(6) D=n1171_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4749.1-4754.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1171(5) D=n1171_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4749.1-4754.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1171(4) D=n1171_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4749.1-4754.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1171(3) D=n1171_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4749.1-4754.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1171(2) D=n1171_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4749.1-4754.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1171(1) D=n1171_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4749.1-4754.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1171(0) D=n1171_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4749.1-4754.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_I0 I1=n1171_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n1171_ff_CQZ_D_LUT4_O_I3 O=n1171_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_1_I1 I2=n1171_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n1171_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_2_I2 I2=n1171_ff_CQZ_D_LUT4_O_2_I3 I3=n1171_ff_CQZ_D_LUT4_O_2_I1 O=n1171_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1171_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=n1171_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n1171_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1171_ff_CQZ_D_LUT4_O_2_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I2 I3=n1171_ff_CQZ_D_LUT4_O_2_I3 O=n1171_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1119(4) I1=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1119(4) I1=n1119(5) I2=n1140(12) I3=n1140(13) O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(15) I3=n1119(3) O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1119(6) I1=n1140(13) I2=n1119(7) I3=n1140(12) O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(5) I1=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2 I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1119(7) I3=n1140(11) O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1119(4) I1=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1119(7) I2=n1140(11) I3=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(10) I3=n1119(6) O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(5) I1=n1140(13) I2=n1119(6) I3=n1140(12) O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1119(5) I1=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2 I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1119(5) I1=n1119(6) I2=n1140(12) I3=n1140(13) O=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(15) I3=n1119(4) O=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n1140(13) I3=n1119(7) O=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1171_ff_CQZ_D_LUT4_O_3_I3 O=n1171_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1171_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n1171_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1119(3) I1=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1171_ff_CQZ_D_LUT4_O_4_I3 O=n1171_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_5_I1 I1=n1171_ff_CQZ_D_LUT4_O_5_I3 I2=n1171_ff_CQZ_D_LUT4_O_5_I2 I3=n1171_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1171_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1171_ff_CQZ_D_LUT4_O_5_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I3 O=n1171_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_5_I1 I1=n1171_ff_CQZ_D_LUT4_O_5_I3 I2=n1171_ff_CQZ_D_LUT4_O_5_I2 I3=n1171_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n1171_ff_CQZ_D_LUT4_O_7_I2 I2=n1171_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I3=n1171_ff_CQZ_D_LUT4_O_7_I1 O=n1171_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0 I1=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 I2=n1119(1) I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1119(6) I3=n1140(8) O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(12) I3=n1119(2) O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(13) I3=n1119(1) O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(15) I3=n1119(0) O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1119(2) I1=n1140(14) I2=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1119(3) I1=n1140(13) I2=n1119(4) I3=n1140(12) O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(7) I1=n1140(9) I2=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(11) I3=n1119(5) O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1140(9) I2=n1119(6) I3=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1140(10) I2=n1119(4) I3=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1119(2) I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1140(13) I2=n1119(2) I3=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(3) I1=n1140(12) I2=n1119(7) I3=n1140(8) O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(3) I1=n1119(7) I2=n1140(8) I3=n1140(12) O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(15) I3=n1119(1) O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1119(3) I1=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1119(3) I1=n1119(4) I2=n1140(12) I3=n1140(13) O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(15) I3=n1119(2) O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1119(4) I1=n1140(13) I2=n1119(5) I3=n1140(12) O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(6) I1=n1140(11) I2=n1119(7) I3=n1140(10) O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n1171_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=n1119(7) I3=n1140(9) O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1171_ff_CQZ_D_LUT4_O_6_I3 O=n1171_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_7_I2 I1=n1171_ff_CQZ_D_LUT4_O_7_I1 I2=n1171_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I2 I3=n2062 O=n1171_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1119(0) I1=n1119(4) I2=n1140(8) I3=n1140(12) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1119(0) I1=n1140(12) I2=n1119(4) I3=n1140(8) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1140(9) I2=n1119(2) I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(0) I1=n1140(11) I2=n1119(1) I3=n1140(10) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(0) I1=n1119(1) I2=n1140(11) I3=n1140(10) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=n1140(9) I3=n1119(3) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n1140(9) I2=n1119(3) I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(1) I1=n1140(11) I2=n1119(2) I3=n1140(10) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(1) I1=n1119(2) I2=n1140(11) I3=n1140(10) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1140(13) I3=n1119(0) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1140(9) I3=n1119(4) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(2) I1=n1140(11) I2=n1119(3) I3=n1140(10) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 I2=n1140(14) I3=n1119(0) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1140(9) I3=n1119(5) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(3) I1=n1140(11) I2=n1119(4) I3=n1140(10) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=n1140(9) I2=n1119(4) I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(2) I1=n1119(3) I2=n1140(11) I3=n1140(10) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1119(6) I1=n1140(8) I2=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n1140(8) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=n1019 I1=n1119(3) I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1119(2) I2=n1140(10) I3=n1119(0) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=n1119(0) I1=n1140(10) I2=n1119(1) I3=n1140(9) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1119(3) I3=n1140(8) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001000100 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1140(9) I3=n1119(2) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(0) I1=n1119(1) I2=n1140(10) I3=n1140(9) O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1140(14) I2=n1119(0) I3=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1140(13) I2=n1119(0) I3=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(1) I1=n1140(12) I2=n1119(5) I3=n1140(8) O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(1) I1=n1119(5) I2=n1140(8) I3=n1140(12) O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1119(1) I1=n1140(14) I2=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0 I3=n1171_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1140(13) I3=n1119(2) O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1140(9) I3=n1119(6) O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1119(4) I1=n1140(11) I2=n1119(5) I3=n1140(10) O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=n1140(9) I2=n1119(5) I3=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1119(3) I1=n1119(4) I2=n1140(11) I3=n1140(10) O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_2_I1 I1=n1171_ff_CQZ_D_LUT4_O_2_I3 I2=n1171_ff_CQZ_D_LUT4_O_2_I2 I3=n1171_ff_CQZ_D_LUT4_O_1_I2 O=n1171_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1171_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n1171_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1140(13) I2=n1119(7) I3=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1119(6) I1=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1119(6) I1=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1119(6) I1=n1119(7) I2=n1140(12) I3=n1140(13) O=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1140(15) I3=n1119(5) O=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1119(6) I1=n1140(15) I2=n1119(7) I3=n1140(14) O=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1119(6) I1=n1140(14) I2=n1119(7) I3=n1140(15) O=n1171_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt ff CQZ=n1176(7) D=n1176_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4755.1-4760.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1176(6) D=n1176_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4755.1-4760.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1176(5) D=n1176_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4755.1-4760.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1176(4) D=n1176_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4755.1-4760.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1176(3) D=n1176_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4755.1-4760.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1176(2) D=n1176_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4755.1-4760.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1176(1) D=n1176_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4755.1-4760.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1176(0) D=n1176_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4755.1-4760.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1176_ff_CQZ_D_LUT4_O_I1 I2=n1171(7) I3=n1165(7) O=n1176_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1176_ff_CQZ_D_LUT4_O_1_I1 I2=n1171(6) I3=n1165(6) O=n1176_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1165(5) I2=n1171(5) I3=n1176_ff_CQZ_D_LUT4_O_2_I1 O=n1176_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1176_ff_CQZ_D_LUT4_O_2_I1 I2=n1171(5) I3=n1165(5) O=n1176_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1165(4) I2=n1171(4) I3=n1176_ff_CQZ_D_LUT4_O_3_I1 O=n1176_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1176_ff_CQZ_D_LUT4_O_3_I1 I2=n1171(4) I3=n1165(4) O=n1176_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1165(3) I2=n1171(3) I3=n1176_ff_CQZ_D_LUT4_O_4_I1 O=n1176_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1176_ff_CQZ_D_LUT4_O_4_I1 I2=n1171(3) I3=n1165(3) O=n1176_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1165(2) I2=n1171(2) I3=n1176_ff_CQZ_D_LUT4_O_5_I1 O=n1176_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1176_ff_CQZ_D_LUT4_O_5_I1 I2=n1171(2) I3=n1165(2) O=n1176_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1171(1) I1=n1165(1) I2=n1171(0) I3=n1165(0) O=n1176_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1176_ff_CQZ_D_LUT4_O_6_I3 O=n1176_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1171(0) I1=n1165(0) I2=n1171(1) I3=n1165(1) O=n1176_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1165(0) I2=n1171(0) I3=n2062 O=n1176_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1165(6) I2=n1171(6) I3=n1176_ff_CQZ_D_LUT4_O_1_I1 O=n1176_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n1183(15) D=n1183_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(14) D=n1183_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(5) D=n1183_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(4) D=n1183_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(3) D=n1183_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(2) D=n1183_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(1) D=n1183_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(0) D=n1183_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(13) D=n1183_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(12) D=n1183_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(11) D=n1183_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(10) D=n1183_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(9) D=n1183_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(8) D=n1183_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(7) D=n1183_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1183(6) D=n1183_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4761.1-4766.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_I1 I2=n1159(7) I3=n1129(7) O=n1183_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_1_I1 I2=n1159(6) I3=n1129(6) O=n1183_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_10_I1 I2=n1176(4) I3=n1137(4) O=n1183_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1137(3) I2=n1176(3) I3=n1183_ff_CQZ_D_LUT4_O_11_I1 O=n1183_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_11_I1 I2=n1176(3) I3=n1137(3) O=n1183_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1137(2) I2=n1176(2) I3=n1183_ff_CQZ_D_LUT4_O_12_I1 O=n1183_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_12_I1 I2=n1176(2) I3=n1137(2) O=n1183_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1176(1) I1=n1137(1) I2=n1137(0) I3=n1176(0) O=n1183_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1183_ff_CQZ_D_LUT4_O_13_I3 O=n1183_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1176(0) I1=n1137(0) I2=n1176(1) I3=n1137(1) O=n1183_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1129(0) I2=n1159(0) I3=n2062 O=n1183_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1137(0) I2=n1176(0) I3=n2062 O=n1183_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1129(5) I2=n1159(5) I3=n1183_ff_CQZ_D_LUT4_O_2_I1 O=n1183_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_2_I1 I2=n1159(5) I3=n1129(5) O=n1183_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1129(4) I2=n1159(4) I3=n1183_ff_CQZ_D_LUT4_O_3_I1 O=n1183_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_3_I1 I2=n1159(4) I3=n1129(4) O=n1183_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1129(3) I2=n1159(3) I3=n1183_ff_CQZ_D_LUT4_O_4_I1 O=n1183_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_4_I1 I2=n1159(3) I3=n1129(3) O=n1183_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1129(2) I2=n1159(2) I3=n1183_ff_CQZ_D_LUT4_O_5_I1 O=n1183_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_5_I1 I2=n1159(2) I3=n1129(2) O=n1183_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1159(1) I1=n1129(1) I2=n1129(0) I3=n1159(0) O=n1183_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1183_ff_CQZ_D_LUT4_O_6_I3 O=n1183_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1159(0) I1=n1129(0) I2=n1159(1) I3=n1129(1) O=n1183_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_7_I1 I2=n1176(7) I3=n1137(7) O=n1183_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1137(6) I2=n1176(6) I3=n1183_ff_CQZ_D_LUT4_O_8_I1 O=n1183_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_8_I1 I2=n1176(6) I3=n1137(6) O=n1183_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1137(5) I2=n1176(5) I3=n1183_ff_CQZ_D_LUT4_O_9_I1 O=n1183_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1183_ff_CQZ_D_LUT4_O_9_I1 I2=n1176(5) I3=n1137(5) O=n1183_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1137(4) I2=n1176(4) I3=n1183_ff_CQZ_D_LUT4_O_10_I1 O=n1183_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n1129(6) I2=n1159(6) I3=n1183_ff_CQZ_D_LUT4_O_1_I1 O=n1183_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n113(0) D=n118_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3565.1-3570.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n51_LUT4_I3_O I3=n118_ff_CQZ_D_LUT4_O_I3 O=n118_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n39(1) I1=n39(0) I2=n118_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n113(0) O=n118_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=n39(2) I1=n39(3) I2=n39(4) I3=n39(5) O=n118_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=n1190(15) D=n1190_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(14) D=n1190_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(5) D=n1190_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(4) D=n1190_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(3) D=n1190_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(2) D=n1190_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(1) D=n1190_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(0) D=n1183_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(13) D=n1190_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(12) D=n1190_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(11) D=n1190_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(10) D=n1190_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(9) D=n1190_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(8) D=n1183_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(7) D=n1190_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1190(6) D=n1190_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4767.1-4772.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_I1 I2=n1159(7) I3=n1129(7) O=n1190_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_1_I1 I2=n1159(6) I3=n1129(6) O=n1190_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_10_I1 I2=n1176(4) I3=n1137(4) O=n1190_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1137(3) I2=n1176(3) I3=n1190_ff_CQZ_D_LUT4_O_11_I1 O=n1190_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_11_I1 I2=n1176(3) I3=n1137(3) O=n1190_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1137(2) I2=n1176(2) I3=n1190_ff_CQZ_D_LUT4_O_12_I1 O=n1190_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_12_I1 I2=n1176(2) I3=n1137(2) O=n1190_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1176(1) I1=n1137(1) I2=n1137(0) I3=n1176(0) O=n1190_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1190_ff_CQZ_D_LUT4_O_13_I3 O=n1190_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1137(0) I1=n1176(0) I2=n1176(1) I3=n1137(1) O=n1190_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n1129(5) I2=n1159(5) I3=n1190_ff_CQZ_D_LUT4_O_2_I1 O=n1190_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_2_I1 I2=n1159(5) I3=n1129(5) O=n1190_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1129(4) I2=n1159(4) I3=n1190_ff_CQZ_D_LUT4_O_3_I1 O=n1190_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_3_I1 I2=n1159(4) I3=n1129(4) O=n1190_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1129(3) I2=n1159(3) I3=n1190_ff_CQZ_D_LUT4_O_4_I1 O=n1190_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_4_I1 I2=n1159(3) I3=n1129(3) O=n1190_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1129(2) I2=n1159(2) I3=n1190_ff_CQZ_D_LUT4_O_5_I1 O=n1190_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_5_I1 I2=n1159(2) I3=n1129(2) O=n1190_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1159(1) I1=n1129(1) I2=n1129(0) I3=n1159(0) O=n1190_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1190_ff_CQZ_D_LUT4_O_6_I3 O=n1190_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1129(0) I1=n1159(0) I2=n1159(1) I3=n1129(1) O=n1190_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_7_I1 I2=n1176(7) I3=n1137(7) O=n1190_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1137(6) I2=n1176(6) I3=n1190_ff_CQZ_D_LUT4_O_8_I1 O=n1190_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_8_I1 I2=n1176(6) I3=n1137(6) O=n1190_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1137(5) I2=n1176(5) I3=n1190_ff_CQZ_D_LUT4_O_9_I1 O=n1190_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1190_ff_CQZ_D_LUT4_O_9_I1 I2=n1176(5) I3=n1137(5) O=n1190_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1137(4) I2=n1176(4) I3=n1190_ff_CQZ_D_LUT4_O_10_I1 O=n1190_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1129(6) I2=n1159(6) I3=n1190_ff_CQZ_D_LUT4_O_1_I1 O=n1190_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1195 I3=n2062 O=n1199_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1195 D=n1195_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4773.1-4778.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1199 I3=n2062 O=n1203_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1199 D=n1199_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4779.1-4784.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n11(5) D=sync_i_LUT4_I3_O_LUT4_I1_O(5) QCK=$iopadmap$clock_c QEN=n2115 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3465.1-3470.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n11(4) D=sync_i_LUT4_I3_O_LUT4_I1_O(4) QCK=$iopadmap$clock_c QEN=n2115 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3465.1-3470.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n11(3) D=sync_i_LUT4_I3_O_LUT4_I1_O(3) QCK=$iopadmap$clock_c QEN=n2115 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3465.1-3470.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n11(2) D=sync_i_LUT4_I3_O_LUT4_I1_O(2) QCK=$iopadmap$clock_c QEN=n2115 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3465.1-3470.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n11(1) D=sync_i_LUT4_I3_O_LUT4_I1_O(1) QCK=$iopadmap$clock_c QEN=n2115 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3465.1-3470.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n11(0) D=sync_i_LUT4_I3_O_LUT4_I1_O(0) QCK=$iopadmap$clock_c QEN=n2115 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3465.1-3470.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1203 I3=n2062 O=n1207_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1203 D=n1203_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4785.1-4790.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1207 O=n1207_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1207_LUT4_I3_O I2=n1247(4) I3=n1207_LUT4_I3_O_LUT4_I1_I3 O=n1207_LUT4_I3_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1207_LUT4_I3_O I2=n1247(1) I3=n1247(0) O=n1207_LUT4_I3_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1247(0) I1=n1247(1) I2=n1247(2) I3=n1247(3) O=n1207_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1207_LUT4_I3_O I3=n1207_LUT4_I3_O_LUT4_I2_I3 O=n1207_LUT4_I3_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1207_LUT4_I3_O I3=n1247(0) O=n1207_LUT4_I3_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1247(0) I1=n1247(1) I2=n1247(2) I3=n1247(3) O=n1207_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n1207_LUT4_I3_O_LUT4_I1_I3 I1=n1247(4) I2=n1247(5) I3=n1207_LUT4_I3_O O=n1207_LUT4_I3_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1247(0) I1=n1247(1) I2=n1247(2) I3=n1207_LUT4_I3_O O=n1207_LUT4_I3_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n1207 D=n1207_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4791.1-4796.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1094(0) I1=n1094(1) I2=n1094(2) I3=n1094(3) O=n1225_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n1094(0) I1=n1094(1) I2=n1094(2) I3=n1018_LUT4_I3_O O=n1225_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1094(0) I1=n1094(3) I2=n1094(1) I3=n1094(2) O=n2085_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1018_LUT4_I3_O I2=n1094(1) I3=n1094(0) O=n1225_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1018_LUT4_I3_O I3=n1094(0) O=n1225_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1094(0) D=n1225_LUT4_I3_O(0) QCK=$iopadmap$clock_c QEN=n2085 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4651.1-4656.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1229 I3=n2062 O=n1233_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1229 D=n1229_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4821.1-4826.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1094(0) I3=n2062 O=n1229_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1233 I3=n2062 O=n1237_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1233 D=n1233_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4827.1-4832.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1237 I3=n2062 O=n1241_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1237 D=n1237_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4833.1-4838.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1241 I2=n2059 I3=n1286(0) O=n1241_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1241 I2=n2059 I3=n1286(0) O=n1241_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n1241 I3=n1249(0) O=n1241_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=n1241 D=n1241_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4839.1-4844.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1247(5) D=n1207_LUT4_I3_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4845.1-4850.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1247(4) D=n1207_LUT4_I3_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4845.1-4850.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1247(3) D=n1207_LUT4_I3_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4845.1-4850.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1247(2) D=n1207_LUT4_I3_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4845.1-4850.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1247(1) D=n1207_LUT4_I3_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4845.1-4850.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1247(0) D=n1207_LUT4_I3_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4845.1-4850.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1249(0) I2=n2059 I3=n1241 O=n1254_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n1249(0) D=n1254_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4851.1-4856.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1207 I2=n1249(0) I3=n2062 O=n1254_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1259 I3=n2079_LUT4_O_I3 O=n1348_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1259 O=n1259_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1259_LUT4_I3_O I2=n1335(4) I3=n1348_LUT4_I3_I1 O=n1466_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1259_LUT4_I3_O I3=n1466_LUT4_I1_O O=n1466_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1348_LUT4_I3_I1 I1=n1348_LUT4_I3_I2_LUT4_O_I3 I2=n1335(6) I3=n1259_LUT4_I3_O O=n1466_LUT4_I3_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1348_LUT4_I3_I1 I1=n1335(4) I2=n1335(5) I3=n1259_LUT4_I3_O O=n1466_LUT4_I3_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n1259 D=n1259_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4857.1-4862.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1207 I3=n2062 O=n1259_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1270(31) D=n1183(15) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(30) D=n1183(14) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(21) D=n1183(5) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(20) D=n1183(4) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(19) D=n1183(3) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(18) D=n1183(2) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(17) D=n1183(1) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(16) D=n1183(0) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(15) D=n1190(15) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(14) D=n1190(14) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(13) D=n1190(13) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(12) D=n1190(12) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(29) D=n1183(13) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(11) D=n1190(11) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(10) D=n1190(10) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(9) D=n1190(9) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(8) D=n1190(8) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(7) D=n1190(7) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(6) D=n1190(6) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(5) D=n1190(5) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(4) D=n1190(4) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(3) D=n1190(3) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(2) D=n1190(2) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(28) D=n1183(12) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(1) D=n1190(1) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(0) D=n1190(0) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(27) D=n1183(11) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(26) D=n1183(10) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(25) D=n1183(9) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(24) D=n1183(8) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(23) D=n1183(7) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1270(22) D=n1183(6) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4863.1-4867.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(31) D=n1183(15) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(30) D=n1183(14) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(21) D=n1183(5) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(20) D=n1183(4) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(19) D=n1183(3) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(18) D=n1183(2) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(17) D=n1183(1) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(16) D=n1183(0) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(15) D=n1190(15) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(14) D=n1190(14) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(13) D=n1190(13) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(12) D=n1190(12) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(29) D=n1183(13) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(11) D=n1190(11) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(10) D=n1190(10) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(9) D=n1190(9) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(8) D=n1190(8) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(7) D=n1190(7) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(6) D=n1190(6) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(5) D=n1190(5) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(4) D=n1190(4) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(3) D=n1190(3) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(2) D=n1190(2) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(28) D=n1183(12) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(1) D=n1190(1) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(0) D=n1190(0) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(27) D=n1183(11) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(26) D=n1183(10) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(25) D=n1183(9) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(24) D=n1183(8) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(23) D=n1183(7) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1274(22) D=n1183(6) QCK=$iopadmap$clock_c QEN=n1254_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4873.1-4877.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1274(15) I1=n1270(15) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(14) I1=n1270(14) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(5) I1=n1270(5) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(4) I1=n1270(4) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(3) I1=n1270(3) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(2) I1=n1270(2) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(1) I1=n1270(1) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1270(0) I1=n1274(0) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1274(13) I1=n1270(13) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(12) I1=n1270(12) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(11) I1=n1270(11) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(10) I1=n1270(10) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(9) I1=n1270(9) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(8) I1=n1270(8) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(7) I1=n1270(7) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(6) I1=n1270(6) I2=n1278 I3=n1319(0) O=n1278_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1274(31) I1=n1270(31) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(30) I1=n1270(30) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(21) I1=n1270(21) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(20) I1=n1270(20) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(19) I1=n1270(19) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(18) I1=n1270(18) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(17) I1=n1270(17) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(16) I1=n1270(16) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(29) I1=n1270(29) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(28) I1=n1270(28) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(27) I1=n1270(27) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(26) I1=n1270(26) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(25) I1=n1270(25) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(24) I1=n1270(24) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(23) I1=n1270(23) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1274(22) I1=n1270(22) I2=n1319(0) I3=n1278 O=n1278_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n1278 D=n1278_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4883.1-4888.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1249(0) O=n1278_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n1286(0) D=n1291_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4895.1-4900.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1286(0) I2=n1207 I3=n2062 O=n1291_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=n129(6) D=n142_LUT4_I3_I2_LUT4_I3_O(6) QCK=$iopadmap$clock_c QEN=n2109 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3571.1-3576.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n129(5) D=n142_LUT4_I3_I2_LUT4_I3_O(5) QCK=$iopadmap$clock_c QEN=n2109 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3571.1-3576.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n129(4) D=n142_LUT4_I3_I2_LUT4_I3_O(4) QCK=$iopadmap$clock_c QEN=n2109 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3571.1-3576.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n129(3) D=n142_LUT4_I3_I2_LUT4_I3_O(3) QCK=$iopadmap$clock_c QEN=n2109 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3571.1-3576.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n129(2) D=n142_LUT4_I3_I2_LUT4_I3_O(2) QCK=$iopadmap$clock_c QEN=n2109 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3571.1-3576.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n129(1) D=n142_LUT4_I3_I2_LUT4_I3_O(1) QCK=$iopadmap$clock_c QEN=n2109 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3571.1-3576.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(31) D=n1183(15) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(30) D=n1183(14) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(21) D=n1183(5) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(20) D=n1183(4) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(19) D=n1183(3) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(18) D=n1183(2) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(17) D=n1183(1) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(16) D=n1183(0) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(15) D=n1190(15) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(14) D=n1190(14) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(13) D=n1190(13) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(12) D=n1190(12) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(29) D=n1183(13) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(11) D=n1190(11) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(10) D=n1190(10) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(9) D=n1190(9) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(8) D=n1190(8) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(7) D=n1190(7) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(6) D=n1190(6) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(5) D=n1190(5) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(4) D=n1190(4) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(3) D=n1190(3) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(2) D=n1190(2) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(28) D=n1183(12) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(1) D=n1190(1) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(0) D=n1190(0) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(27) D=n1183(11) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(26) D=n1183(10) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(25) D=n1183(9) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(24) D=n1183(8) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(23) D=n1183(7) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1307(22) D=n1183(6) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4901.1-4905.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(31) D=n1183(15) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(30) D=n1183(14) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(21) D=n1183(5) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(20) D=n1183(4) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(19) D=n1183(3) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(18) D=n1183(2) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(17) D=n1183(1) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(16) D=n1183(0) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(15) D=n1190(15) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(14) D=n1190(14) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(13) D=n1190(13) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(12) D=n1190(12) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(29) D=n1183(13) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(11) D=n1190(11) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(10) D=n1190(10) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(9) D=n1190(9) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(8) D=n1190(8) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(7) D=n1190(7) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(6) D=n1190(6) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(5) D=n1190(5) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(4) D=n1190(4) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(3) D=n1190(3) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(2) D=n1190(2) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(28) D=n1183(12) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(1) D=n1190(1) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(0) D=n1190(0) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(27) D=n1183(11) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(26) D=n1183(10) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(25) D=n1183(9) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(24) D=n1183(8) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(23) D=n1183(7) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1311(22) D=n1183(6) QCK=$iopadmap$clock_c QEN=n1241_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4911.1-4915.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1311(15) I1=n1307(15) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(14) I1=n1307(14) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(5) I1=n1307(5) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(4) I1=n1307(4) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(3) I1=n1307(3) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(2) I1=n1307(2) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(1) I1=n1307(1) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1307(0) I1=n1311(0) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1311(13) I1=n1307(13) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(12) I1=n1307(12) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(11) I1=n1307(11) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(10) I1=n1307(10) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(9) I1=n1307(9) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(8) I1=n1307(8) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(7) I1=n1307(7) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(6) I1=n1307(6) I2=n1315 I3=n1319(0) O=n1315_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1311(31) I1=n1307(31) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(30) I1=n1307(30) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(21) I1=n1307(21) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(20) I1=n1307(20) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(19) I1=n1307(19) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(18) I1=n1307(18) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(17) I1=n1307(17) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(16) I1=n1307(16) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(29) I1=n1307(29) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(28) I1=n1307(28) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(27) I1=n1307(27) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(26) I1=n1307(26) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(25) I1=n1307(25) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(24) I1=n1307(24) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(23) I1=n1307(23) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1311(22) I1=n1307(22) I2=n1319(0) I3=n1315 O=n1315_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n1315 D=n1315_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4921.1-4926.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1286(0) O=n1315_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n1319(0) D=n1324_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4927.1-4932.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1259_LUT4_I3_O I3=n1324_ff_CQZ_D_LUT4_O_I3 O=n1324_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1247(1) I1=n1247(0) I2=n1324_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1319(0) O=n1324_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=n1247(2) I1=n1247(3) I2=n1247(4) I3=n1247(5) O=n1324_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=n1335(6) D=n1466_LUT4_I3_O(6) QCK=$iopadmap$clock_c QEN=n2079 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4933.1-4938.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1335(5) D=n1466_LUT4_I3_O(5) QCK=$iopadmap$clock_c QEN=n2079 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4933.1-4938.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1335(4) D=n1466_LUT4_I3_O(4) QCK=$iopadmap$clock_c QEN=n2079 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4933.1-4938.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1335(3) D=n1466_LUT4_I3_O(3) QCK=$iopadmap$clock_c QEN=n2079 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4933.1-4938.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1335(2) D=n1466_LUT4_I3_O(2) QCK=$iopadmap$clock_c QEN=n2079 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4933.1-4938.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1335(1) D=n1466_LUT4_I3_O(1) QCK=$iopadmap$clock_c QEN=n2079 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4933.1-4938.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1339(0) I2=n1348_LUT4_I3_I1 I3=n1348_LUT4_I3_I2 O=n2079_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt ff CQZ=n1339(0) D=n1348_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4939.1-4944.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1348_LUT4_I3_I1 I2=n1348_LUT4_I3_I2 I3=n1348 O=n1436_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(6) I3=n1348_LUT4_I3_I2_LUT4_O_I3 O=n1348_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1335(6) I2=n1348_LUT4_I3_I2_LUT4_O_I3 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 I3=n1466_LUT4_I2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(3) I3=n1335(2) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I3 I3=n1335(4) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I1_I2 I3=n1335(3) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(4) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_I3 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=n1019 I1=n1335(6) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I0 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1019 I1=n1335(6) I2=n1335(4) I3=n1335(5) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1335(6) I1=n1335(4) I2=n1335(5) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110111111111 +.subckt LUT4 I0=n1019 I1=n1335(6) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_1_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_1_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_10_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_10_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_I3 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_10_I1 I2=n1335(4) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 I3=n1335(6) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1335(6) I1=n1466_LUT4_I2_I3 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I2 I3=n1335(4) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 I1=n1335(6) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 I3=n1335(5) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111111 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001011111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I1_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I2_LUT4_O_I1 I2=n1335(2) I3=n1348_LUT4_I3_I2 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I3 I2=n1335(3) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I3 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I1 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I3_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_12_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I2 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_12_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_12_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I3 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1335(3) I1=n1335(6) I2=n1335(4) I3=n1335(5) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001111010000 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I3 I1=n1335(2) I2=n1335(3) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=n1335(5) I1=n1335(6) I2=n1335(4) I3=n1466_LUT4_I2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101011101100 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I2 I2=n1335(3) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I2 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_2_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101111 +.subckt LUT4 I0=n1335(6) I1=n1335(3) I2=n1335(5) I3=n1335(4) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001100000000000 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I0 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_7_I0 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I0_LUT4_O_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I1 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1019 I1=n1335(2) I2=n1335(4) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(5) I3=n1335(6) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1335(2) I1=n1335(3) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 I3=n1335(6) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001111111111111 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I1 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1335(3) I1=n1335(4) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I3 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_4_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_4_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10001111 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_4_I1_LUT4_O_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I0 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I1 I2=n1335(3) I3=n1348_LUT4_I3_I2 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=n1335(4) I1=n1335(3) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I0 I3=n1335(6) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_5_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I3 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_5_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_5_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010011111111 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_5_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_11_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(4) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I1_I2 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I2 I3=n1335(6) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I1 I2=n1335(2) I3=n1335(3) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I1_I2 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I1 I2=n1335(3) I3=n1335(2) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110110010101110 +.subckt LUT4 I0=n1348_LUT4_I3_I2 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I3 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I1_LUT4_O_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I1 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1019 I1=n1335(6) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_I3 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(6) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I1 I2=n1335(6) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1019 I1=n1335(6) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_I3 I3=n1466_LUT4_I2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_7_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I1 I2=n1335(6) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_7_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_I3 I3=n1466_LUT4_I2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1335(3) I1=n1335(4) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_1_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I3 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_3_I0_LUT4_O_I1 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=n1019 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_10_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I1 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1348_LUT4_I3_I2 I1=n1335(2) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_I3_LUT4_O_I1 I3=n1335(3) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1335(3) I1=n1335(2) I2=n1335(4) I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(5) I3=n1335(6) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(5) I3=n1335(4) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111101110 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_I3 I1=n1335(5) I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0 I3=n1335(6) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(5) I3=n1335(4) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(2) I3=n1335(3) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(5) I3=n1335(6) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I3 I1=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I1 I2=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O I3=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3 O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(3) I3=n1335(2) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1335(6) I1=n1335(5) I2=n1335(3) I3=n1335(4) O=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(5) I3=n1335(4) O=n1348_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=n1348 D=n1348_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4945.1-4950.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(15) D=n1354_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(14) D=n1354_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(5) D=n1354_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(4) D=n1354_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(3) D=n1354_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(2) D=n1354_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(1) D=n1354_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(0) D=n1354_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(13) D=n1354_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(12) D=n1354_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(11) D=n1354_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(10) D=n1354_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(9) D=n1354_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(8) D=n1354_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(7) D=n1354_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1354(6) D=n1354_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4951.1-4956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_O I3=n1278_LUT4_I2_O O=n1354_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_1_O I3=n1278_LUT4_I2_1_O O=n1354_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_10_O I3=n1278_LUT4_I2_10_O O=n1354_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_11_O I3=n1278_LUT4_I2_11_O O=n1354_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_12_O I3=n1278_LUT4_I2_12_O O=n1354_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_13_O I3=n1278_LUT4_I2_13_O O=n1354_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_14_O I3=n1278_LUT4_I2_14_O O=n1354_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_15_O I3=n1278_LUT4_I2_15_O O=n1354_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_2_O I3=n1278_LUT4_I2_2_O O=n1354_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_3_O I3=n1278_LUT4_I2_3_O O=n1354_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_4_O I3=n1278_LUT4_I2_4_O O=n1354_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_5_O I3=n1278_LUT4_I2_5_O O=n1354_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_6_O I3=n1278_LUT4_I2_6_O O=n1354_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_7_O I3=n1278_LUT4_I2_7_O O=n1354_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_8_O I3=n1278_LUT4_I2_8_O O=n1354_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1278_LUT4_I3_9_O I3=n1278_LUT4_I2_9_O O=n1354_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=n1360(15) D=n1360_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(14) D=n1360_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(5) D=n1360_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(4) D=n1360_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(3) D=n1360_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(2) D=n1360_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(1) D=n1360_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(0) D=n1360_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(13) D=n1360_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(12) D=n1360_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(11) D=n1360_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(10) D=n1360_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(9) D=n1360_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(8) D=n1360_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(7) D=n1360_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1360(6) D=n1360_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4957.1-4962.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_O I3=n1315_LUT4_I2_O O=n1360_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_1_O I3=n1315_LUT4_I2_1_O O=n1360_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_10_O I3=n1315_LUT4_I2_10_O O=n1360_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_11_O I3=n1315_LUT4_I2_11_O O=n1360_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_12_O I3=n1315_LUT4_I2_12_O O=n1360_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_13_O I3=n1315_LUT4_I2_13_O O=n1360_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_14_O I3=n1315_LUT4_I2_14_O O=n1360_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_15_O I3=n1315_LUT4_I2_15_O O=n1360_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_2_O I3=n1315_LUT4_I2_2_O O=n1360_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_3_O I3=n1315_LUT4_I2_3_O O=n1360_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_4_O I3=n1315_LUT4_I2_4_O O=n1360_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_5_O I3=n1315_LUT4_I2_5_O O=n1360_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_6_O I3=n1315_LUT4_I2_6_O O=n1360_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_7_O I3=n1315_LUT4_I2_7_O O=n1360_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_8_O I3=n1315_LUT4_I2_8_O O=n1360_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1315_LUT4_I3_9_O I3=n1315_LUT4_I2_9_O O=n1360_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1366(7) I3=n2062 O=n1370_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1366(6) I3=n2062 O=n1370_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1366(5) I3=n2062 O=n1370_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1366(4) I3=n2062 O=n1370_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1366(3) I3=n2062 O=n1370_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1366(2) I3=n2062 O=n1370_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1366(1) I3=n2062 O=n1370_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1366(0) I3=n2062 O=n1370_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1366(7) D=n1366_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4963.1-4968.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1366(6) D=n1366_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4963.1-4968.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1366(5) D=n1366_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4963.1-4968.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1366(4) D=n1366_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4963.1-4968.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1366(3) D=n1366_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4963.1-4968.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1366(2) D=n1366_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4963.1-4968.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1366(1) D=n1366_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4963.1-4968.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1366(0) D=n1366_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4963.1-4968.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(15) I3=n2062 O=n1366_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(14) I3=n2062 O=n1366_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(13) I3=n2062 O=n1366_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(12) I3=n2062 O=n1366_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(11) I3=n2062 O=n1366_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(10) I3=n2062 O=n1366_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(9) I3=n2062 O=n1366_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(8) I3=n2062 O=n1366_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1370(7) D=n1370_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4969.1-4974.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1370(6) D=n1370_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4969.1-4974.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1370(5) D=n1370_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4969.1-4974.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1370(4) D=n1370_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4969.1-4974.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1370(3) D=n1370_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4969.1-4974.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1370(2) D=n1370_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4969.1-4974.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1370(1) D=n1370_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4969.1-4974.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1370(0) D=n1370_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4969.1-4974.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1374(7) I3=n2062 O=n1378_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1374(6) I3=n2062 O=n1378_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1374(5) I3=n2062 O=n1378_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1374(4) I3=n2062 O=n1378_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1374(3) I3=n2062 O=n1378_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1374(2) I3=n2062 O=n1378_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1374(1) I3=n2062 O=n1378_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1374(0) I3=n2062 O=n1378_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1374(7) D=n1374_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4975.1-4980.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1374(6) D=n1374_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4975.1-4980.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1374(5) D=n1374_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4975.1-4980.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1374(4) D=n1374_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4975.1-4980.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1374(3) D=n1374_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4975.1-4980.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1374(2) D=n1374_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4975.1-4980.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1374(1) D=n1374_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4975.1-4980.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1374(0) D=n1374_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4975.1-4980.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(7) I3=n2062 O=n1374_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(6) I3=n2062 O=n1374_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(5) I3=n2062 O=n1374_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(4) I3=n2062 O=n1374_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(3) I3=n2062 O=n1374_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(2) I3=n2062 O=n1374_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(1) I3=n2062 O=n1374_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1354(0) I3=n2062 O=n1374_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1378(7) D=n1378_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4981.1-4986.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1378(6) D=n1378_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4981.1-4986.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1378(5) D=n1378_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4981.1-4986.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1378(4) D=n1378_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4981.1-4986.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1378(3) D=n1378_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4981.1-4986.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1378(2) D=n1378_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4981.1-4986.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1378(1) D=n1378_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4981.1-4986.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1378(0) D=n1378_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4981.1-4986.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(15) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(14) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(5) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(4) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(3) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(2) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(1) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(0) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(13) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(12) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(11) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(10) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(9) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(8) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(7) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1381(6) D=n1348_LUT4_I3_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4987.1-5022.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1389(7) D=n1389_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5023.1-5028.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1389(6) D=n1389_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5023.1-5028.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1389(5) D=n1389_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5023.1-5028.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1389(4) D=n1389_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5023.1-5028.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1389(3) D=n1389_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5023.1-5028.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1389(2) D=n1389_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5023.1-5028.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1389(1) D=n1389_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5023.1-5028.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1389(0) D=n1389_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5023.1-5028.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n1389_ff_CQZ_D_LUT4_O_I3 O=n1389_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_1_I1 I2=n1389_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n1389_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_2_I2 I2=n1389_ff_CQZ_D_LUT4_O_2_I3 I3=n1389_ff_CQZ_D_LUT4_O_2_I1 O=n1389_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1389_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=n1389_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n1389_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1389_ff_CQZ_D_LUT4_O_2_I1 I2=n1389_ff_CQZ_D_LUT4_O_2_I2 I3=n1389_ff_CQZ_D_LUT4_O_2_I3 O=n1389_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 I2=n1360(12) I3=n1381(14) O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1381(13) I2=n1360(12) I3=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(13) I1=n1381(12) I2=n1360(14) I3=n1381(11) O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(13) I1=n1360(14) I2=n1381(11) I3=n1381(12) O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1360(14) I1=n1381(13) I2=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1360(13) I1=n1381(14) I2=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I3=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(12) I3=n1360(15) O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1360(15) I3=n1381(10) O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n1360(15) I1=n1381(11) I2=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(12) I3=n1360(14) O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(13) I3=n1360(13) O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I2=n1381(14) I3=n1360(12) O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(15) I3=n1360(11) O=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1360(13) I3=n1381(14) O=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n1360(15) I3=n1381(11) O=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(15) I3=n1360(12) O=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n1381(13) I3=n1360(15) O=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1360(14) I1=n1381(13) I2=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1389_ff_CQZ_D_LUT4_O_3_I3 O=n1389_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1389_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n1389_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=n1360(11) I3=n1381(14) O=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I2=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I3=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1389_ff_CQZ_D_LUT4_O_4_I3 O=n1389_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_5_I1 I1=n1389_ff_CQZ_D_LUT4_O_5_I3 I2=n1389_ff_CQZ_D_LUT4_O_5_I2 I3=n1389_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1389_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1389_ff_CQZ_D_LUT4_O_5_I1 I2=n1389_ff_CQZ_D_LUT4_O_5_I2 I3=n1389_ff_CQZ_D_LUT4_O_5_I3 O=n1389_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_5_I1 I1=n1389_ff_CQZ_D_LUT4_O_5_I3 I2=n1389_ff_CQZ_D_LUT4_O_5_I2 I3=n1389_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I3 I2=n1389_ff_CQZ_D_LUT4_O_6_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I1 O=n1389_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1360(10) I3=n1381(14) O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1381(13) I2=n1360(10) I3=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(11) I1=n1381(12) I2=n1360(12) I3=n1381(11) O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(11) I1=n1360(12) I2=n1381(11) I3=n1381(12) O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(15) I3=n1360(9) O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1360(11) I1=n1381(14) I2=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1381(13) I2=n1360(11) I3=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(12) I1=n1360(13) I2=n1381(11) I3=n1381(12) O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(15) I3=n1360(10) O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1360(15) I2=n1381(10) I3=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(9) I3=n1360(14) O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1381(13) I3=n1360(12) O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n2062 I1=n1389_ff_CQZ_D_LUT4_O_6_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I3 O=n1389_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n1381(14) I2=n1360(8) I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1381(13) I2=n1360(8) I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(9) I1=n1381(12) I2=n1360(10) I3=n1381(11) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(9) I1=n1360(10) I2=n1381(11) I3=n1381(12) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1381(10) I2=n1360(10) I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1381(8) I1=n1360(12) I2=n1360(11) I3=n1381(9) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1381(8) I1=n1360(11) I2=n1360(12) I3=n1381(9) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1381(13) I3=n1360(8) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1381(10) I3=n1360(11) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I2=n1381(14) I3=n1360(8) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1360(9) I1=n1381(14) I2=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I3=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1381(13) I3=n1360(9) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1381(10) I2=n1360(11) I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1381(8) I1=n1360(13) I2=n1360(12) I3=n1381(9) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1381(8) I1=n1360(12) I2=n1360(13) I3=n1381(9) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1381(10) I3=n1360(12) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1381(13) I3=n1360(10) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1381(8) I1=n1360(15) I2=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(10) I3=n1360(13) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1381(10) I2=n1360(12) I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1381(8) I1=n1360(14) I2=n1360(13) I3=n1381(9) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1381(8) I1=n1360(13) I2=n1360(14) I3=n1381(9) O=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=n1360(9) I3=n1381(14) O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1381(13) I2=n1360(9) I3=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(10) I1=n1381(12) I2=n1360(11) I3=n1381(11) O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(10) I1=n1360(11) I2=n1381(11) I3=n1381(12) O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(15) I3=n1360(8) O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1360(10) I1=n1381(14) I2=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1360(14) I1=n1381(10) I2=n1360(15) I3=n1381(9) O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1381(13) I3=n1360(11) O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1360(12) I1=n1381(12) I2=n1360(13) I3=n1381(11) O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1381(8) I3=n1360(15) O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1389_ff_CQZ_D_LUT4_O_7_I3 O=n1389_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I0 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1360(8) I3=n1381(8) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(10) I3=n1360(8) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(9) I3=n1360(9) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1360(10) I3=n1381(8) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1360(8) I1=n1381(11) I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1381(10) I3=n1360(10) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1381(8) I1=n1360(10) I2=n1360(11) I3=n1381(9) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(10) I3=n1360(9) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1381(8) I1=n1360(11) I2=n1360(10) I3=n1381(9) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(9) I1=n1381(11) I2=n1360(8) I3=n1381(12) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n1360(8) I3=n1381(11) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1360(9) I1=n1360(8) I2=n1381(11) I3=n1381(12) O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_2_I1 I1=n1389_ff_CQZ_D_LUT4_O_2_I3 I2=n1389_ff_CQZ_D_LUT4_O_2_I2 I3=n1389_ff_CQZ_D_LUT4_O_1_I2 O=n1389_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1389_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n1389_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1381(13) I2=n1360(15) I3=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1360(14) I1=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1381(14) O=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1360(14) I1=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1381(14) O=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n1381(13) I2=n1360(14) I3=n1389_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(15) I3=n1360(13) O=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(14) I1=n1381(15) I2=n1360(15) I3=n1381(14) O=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(14) I1=n1381(14) I2=n1360(15) I3=n1381(15) O=n1389_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n1019 I1=n133(0) I2=n129(6) I3=n142_LUT4_I3_I2 O=n2109_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt ff CQZ=n133(0) D=n142_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3577.1-3582.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1395(7) D=n1395_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5029.1-5034.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1395(6) D=n1395_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5029.1-5034.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1395(5) D=n1395_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5029.1-5034.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1395(4) D=n1395_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5029.1-5034.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1395(3) D=n1395_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5029.1-5034.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1395(2) D=n1395_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5029.1-5034.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1395(1) D=n1395_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5029.1-5034.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1395(0) D=n1395_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5029.1-5034.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n1395_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1395_ff_CQZ_D_LUT4_O_1_I3 O=n1395_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I1=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I3=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1395_ff_CQZ_D_LUT4_O_2_I3 O=n1395_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_3_I1 I1=n1395_ff_CQZ_D_LUT4_O_3_I3 I2=n1395_ff_CQZ_D_LUT4_O_3_I2 I3=n1395_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n1395_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1395_ff_CQZ_D_LUT4_O_3_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I3 O=n1395_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_3_I1 I1=n1395_ff_CQZ_D_LUT4_O_3_I3 I2=n1395_ff_CQZ_D_LUT4_O_3_I2 I3=n1395_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I1=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 I2=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I3=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 O=n1395_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=n1360(3) I3=n1381(6) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0 I2=n1381(6) I3=n1360(3) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1381(5) I1=n1360(3) I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(3) I3=n1360(5) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(4) I1=n1381(4) I2=n1360(5) I3=n1381(3) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(7) I3=n1360(2) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1381(5) I3=n1360(5) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1360(6) I1=n1381(4) I2=n1360(7) I3=n1381(3) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1360(7) I3=n1381(2) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(1) I3=n1360(6) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(4) I1=n1381(6) I2=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0 I3=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00111010 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n1381(0) I3=n1360(7) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1360(6) I1=n1381(2) I2=n1360(7) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(4) I1=n1381(5) I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1360(6) I1=n1381(1) I2=n1360(7) I3=n1381(2) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n1360(5) I1=n1381(4) I2=n1360(6) I3=n1381(3) O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 O=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=n1360(4) I3=n1381(6) O=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=n1381(5) I2=n1360(4) I3=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1381(4) I2=n1360(6) I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 O=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(7) I3=n1360(3) O=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(6) I1=n1381(5) I2=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1360(5) I1=n1381(6) I2=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(4) I3=n1360(7) O=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1395_ff_CQZ_D_LUT4_O_4_I3 O=n1395_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1395_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 I3=n1395_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 O=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 I3=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1381(7) I1=n1360(1) I2=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(6) I3=n1360(2) O=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1395_ff_CQZ_D_LUT4_O_5_I3 O=n1395_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_I0_O I1=n1395_ff_CQZ_D_LUT4_O_6_I3 I2=n1395_ff_CQZ_D_LUT4_O_6_I2 I3=n1395_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1395_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 I3=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_I0_O I2=n1395_ff_CQZ_D_LUT4_O_6_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I3 O=n1395_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1381(6) I2=n1360(0) I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1381(5) I2=n1360(0) I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(1) I1=n1381(4) I2=n1360(2) I3=n1381(3) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(1) I1=n1360(2) I2=n1381(3) I3=n1381(4) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 I2=n1381(7) I3=n1360(0) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1360(3) I1=n1381(4) I2=n1360(4) I3=n1381(3) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(5) I3=n1360(2) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1381(0) I1=n1360(7) I2=n1360(6) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(2) I3=n1360(5) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=n1381(2) I2=n1360(4) I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1381(0) I1=n1360(5) I2=n1360(6) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1381(2) I2=n1360(2) I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1381(0) I1=n1360(4) I2=n1360(3) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1381(0) I1=n1360(3) I2=n1360(4) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1381(5) I3=n1360(0) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=n1381(2) I3=n1360(3) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I2=n1381(6) I3=n1360(0) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1381(2) I3=n1360(4) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1381(0) I1=n1360(6) I2=n1360(5) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1381(2) I2=n1360(3) I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1381(0) I1=n1360(5) I2=n1360(4) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1381(0) I1=n1360(4) I2=n1360(5) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_I0_O I1=n1395_ff_CQZ_D_LUT4_O_6_I3 I2=n1395_ff_CQZ_D_LUT4_O_6_I2 I3=n1395_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1381(7) I1=n1360(0) I2=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(6) I3=n1360(1) O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(5) I3=n1360(1) O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(4) I3=n1360(2) O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(2) I1=n1381(4) I2=n1360(3) I3=n1381(3) O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1381(7) I3=n1360(1) O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(4) I3=n1360(3) O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=n1381(5) I3=n1360(3) O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_I0_O I3=n1395_ff_CQZ_D_LUT4_O_7_I3 O=n1395_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100000000 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000000000001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1381(3) I2=n1360(0) I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1381(2) I3=n1360(1) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(2) I3=n1360(0) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(1) I3=n1360(1) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(1) I1=n1381(0) I2=n1360(0) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1360(2) I3=n1381(0) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1360(2) I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=n1381(3) I3=n1360(0) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1360(1) I1=n1360(0) I2=n1381(3) I3=n1381(4) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1360(1) I1=n1381(3) I2=n1360(0) I3=n1381(4) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1381(2) I2=n1360(1) I3=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1381(0) I1=n1360(3) I2=n1360(2) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1381(0) I1=n1360(2) I2=n1360(3) I3=n1381(1) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1381(2) I3=n1360(2) O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1381(5) I2=n1360(7) I3=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1360(6) I1=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1381(6) O=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1360(6) I1=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1381(6) O=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n1381(5) I2=n1360(6) I3=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(7) I3=n1360(5) O=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(6) I1=n1381(7) I2=n1360(7) I3=n1381(6) O=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(6) I1=n1381(6) I2=n1360(7) I3=n1381(7) O=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=n1381(5) I3=n1360(7) O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n1360(5) I3=n1381(6) O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1395_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=n1381(5) I2=n1360(5) I3=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1381(3) I2=n1360(6) I3=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(7) I3=n1360(4) O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(6) I1=n1381(5) I2=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=n1395_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 O=n1395_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=n1400(7) D=n1400_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5035.1-5040.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1400(6) D=n1400_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5035.1-5040.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1400(5) D=n1400_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5035.1-5040.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1400(4) D=n1400_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5035.1-5040.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1400(3) D=n1400_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5035.1-5040.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1400(2) D=n1400_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5035.1-5040.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1400(1) D=n1400_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5035.1-5040.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1400(0) D=n1400_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5035.1-5040.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1400_ff_CQZ_D_LUT4_O_I1 I2=n1395(7) I3=n1389(7) O=n1400_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1400_ff_CQZ_D_LUT4_O_1_I1 I2=n1395(6) I3=n1389(6) O=n1400_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1389(5) I2=n1395(5) I3=n1400_ff_CQZ_D_LUT4_O_2_I1 O=n1400_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1400_ff_CQZ_D_LUT4_O_2_I1 I2=n1395(5) I3=n1389(5) O=n1400_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1389(4) I2=n1395(4) I3=n1400_ff_CQZ_D_LUT4_O_3_I1 O=n1400_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1400_ff_CQZ_D_LUT4_O_3_I1 I2=n1395(4) I3=n1389(4) O=n1400_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1389(3) I2=n1395(3) I3=n1400_ff_CQZ_D_LUT4_O_4_I1 O=n1400_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1400_ff_CQZ_D_LUT4_O_4_I1 I2=n1395(3) I3=n1389(3) O=n1400_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1389(2) I2=n1395(2) I3=n1400_ff_CQZ_D_LUT4_O_5_I1 O=n1400_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1400_ff_CQZ_D_LUT4_O_5_I1 I2=n1395(2) I3=n1389(2) O=n1400_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1395(1) I1=n1389(1) I2=n1389(0) I3=n1395(0) O=n1400_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1400_ff_CQZ_D_LUT4_O_6_I3 O=n1400_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1389(0) I1=n1395(0) I2=n1395(1) I3=n1389(1) O=n1400_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n1389(0) I2=n1395(0) I3=n2062 O=n1400_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1389(6) I2=n1395(6) I3=n1400_ff_CQZ_D_LUT4_O_1_I1 O=n1400_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=n1406(7) D=n1406_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5041.1-5046.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1406(6) D=n1406_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5041.1-5046.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1406(5) D=n1406_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5041.1-5046.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1406(4) D=n1406_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5041.1-5046.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1406(3) D=n1406_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5041.1-5046.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1406(2) D=n1406_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5041.1-5046.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1406(1) D=n1406_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5041.1-5046.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1406(0) D=n1406_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5041.1-5046.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n1406_ff_CQZ_D_LUT4_O_I3 O=n1406_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_1_I1 I2=n1406_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n1406_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_2_I2 I2=n1406_ff_CQZ_D_LUT4_O_2_I3 I3=n1406_ff_CQZ_D_LUT4_O_2_I1 O=n1406_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1406_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=n1406_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n1406_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1406_ff_CQZ_D_LUT4_O_2_I1 I2=n1406_ff_CQZ_D_LUT4_O_2_I2 I3=n1406_ff_CQZ_D_LUT4_O_2_I3 O=n1406_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 I2=n1360(12) I3=n1381(6) O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1381(5) I2=n1360(12) I3=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(13) I1=n1381(4) I2=n1360(14) I3=n1381(3) O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(13) I1=n1360(14) I2=n1381(3) I3=n1381(4) O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1360(14) I1=n1381(5) I2=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1360(13) I1=n1381(6) I2=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I3=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(4) I3=n1360(15) O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1360(15) I3=n1381(2) O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n1360(15) I1=n1381(3) I2=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(4) I3=n1360(14) O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(5) I3=n1360(13) O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I2=n1381(6) I3=n1360(12) O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(7) I3=n1360(11) O=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1360(13) I3=n1381(6) O=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n1360(15) I3=n1381(3) O=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(7) I3=n1360(12) O=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n1381(5) I3=n1360(15) O=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1360(14) I1=n1381(5) I2=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1406_ff_CQZ_D_LUT4_O_3_I3 O=n1406_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1406_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n1406_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=n1360(11) I3=n1381(6) O=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I2=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I3=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1406_ff_CQZ_D_LUT4_O_4_I3 O=n1406_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_5_I1 I1=n1406_ff_CQZ_D_LUT4_O_5_I3 I2=n1406_ff_CQZ_D_LUT4_O_5_I2 I3=n1406_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1406_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1406_ff_CQZ_D_LUT4_O_5_I1 I2=n1406_ff_CQZ_D_LUT4_O_5_I2 I3=n1406_ff_CQZ_D_LUT4_O_5_I3 O=n1406_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_5_I1 I1=n1406_ff_CQZ_D_LUT4_O_5_I3 I2=n1406_ff_CQZ_D_LUT4_O_5_I2 I3=n1406_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I3 I2=n1406_ff_CQZ_D_LUT4_O_6_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I1 O=n1406_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1360(10) I3=n1381(6) O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1381(5) I2=n1360(10) I3=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(11) I1=n1381(4) I2=n1360(12) I3=n1381(3) O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(11) I1=n1360(12) I2=n1381(3) I3=n1381(4) O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(7) I3=n1360(9) O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1360(11) I1=n1381(6) I2=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1381(5) I2=n1360(11) I3=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(12) I1=n1360(13) I2=n1381(3) I3=n1381(4) O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(7) I3=n1360(10) O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1360(15) I2=n1381(2) I3=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(1) I3=n1360(14) O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1381(5) I3=n1360(12) O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n2062 I1=n1406_ff_CQZ_D_LUT4_O_6_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I3 O=n1406_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n1381(6) I2=n1360(8) I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1381(5) I2=n1360(8) I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(9) I1=n1381(4) I2=n1360(10) I3=n1381(3) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(9) I1=n1360(10) I2=n1381(3) I3=n1381(4) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1381(2) I2=n1360(10) I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(11) I1=n1381(1) I2=n1360(12) I3=n1381(0) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(11) I1=n1360(12) I2=n1381(0) I3=n1381(1) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1381(5) I3=n1360(8) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1381(2) I3=n1360(11) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I2=n1381(6) I3=n1360(8) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1360(9) I1=n1381(6) I2=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I3=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1381(5) I3=n1360(9) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1381(2) I2=n1360(11) I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(12) I1=n1381(1) I2=n1360(13) I3=n1381(0) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(12) I1=n1360(13) I2=n1381(0) I3=n1381(1) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1381(2) I3=n1360(12) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1381(5) I3=n1360(10) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1360(15) I1=n1381(0) I2=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(2) I3=n1360(13) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1381(2) I2=n1360(12) I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(13) I1=n1381(1) I2=n1360(14) I3=n1381(0) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(13) I1=n1360(14) I2=n1381(0) I3=n1381(1) O=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=n1360(9) I3=n1381(6) O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1381(5) I2=n1360(9) I3=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(10) I1=n1381(4) I2=n1360(11) I3=n1381(3) O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(10) I1=n1360(11) I2=n1381(3) I3=n1381(4) O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(7) I3=n1360(8) O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1360(10) I1=n1381(6) I2=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1360(14) I1=n1381(2) I2=n1360(15) I3=n1381(1) O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1381(5) I3=n1360(11) O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1360(12) I1=n1381(4) I2=n1360(13) I3=n1381(3) O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1360(15) I3=n1381(0) O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1406_ff_CQZ_D_LUT4_O_7_I3 O=n1406_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I0 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1360(8) I3=n1381(0) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(2) I3=n1360(8) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(0) I3=n1360(10) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(1) I3=n1360(9) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1360(8) I1=n1381(3) I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1381(2) I3=n1360(10) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1360(10) I1=n1360(11) I2=n1381(0) I3=n1381(1) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(2) I3=n1360(9) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(10) I1=n1381(1) I2=n1360(11) I3=n1381(0) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(9) I1=n1381(3) I2=n1360(8) I3=n1381(4) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n1360(8) I3=n1381(3) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1360(9) I1=n1360(8) I2=n1381(3) I3=n1381(4) O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_2_I1 I1=n1406_ff_CQZ_D_LUT4_O_2_I3 I2=n1406_ff_CQZ_D_LUT4_O_2_I2 I3=n1406_ff_CQZ_D_LUT4_O_1_I2 O=n1406_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1406_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n1406_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1381(5) I2=n1360(15) I3=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1360(14) I1=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1381(6) O=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1360(14) I1=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1381(6) O=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n1381(5) I2=n1360(14) I3=n1406_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(7) I3=n1360(13) O=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(14) I1=n1381(7) I2=n1360(15) I3=n1381(6) O=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(14) I1=n1381(6) I2=n1360(15) I3=n1381(7) O=n1406_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt ff CQZ=n1412(7) D=n1412_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5047.1-5052.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1412(6) D=n1412_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5047.1-5052.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1412(5) D=n1412_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5047.1-5052.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1412(4) D=n1412_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5047.1-5052.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1412(3) D=n1412_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5047.1-5052.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1412(2) D=n1412_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5047.1-5052.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1412(1) D=n1412_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5047.1-5052.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1412(0) D=n1412_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5047.1-5052.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n1412_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1412_ff_CQZ_D_LUT4_O_1_I3 O=n1412_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I1=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I3=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1412_ff_CQZ_D_LUT4_O_2_I3 O=n1412_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_3_I1 I1=n1412_ff_CQZ_D_LUT4_O_3_I3 I2=n1412_ff_CQZ_D_LUT4_O_3_I2 I3=n1412_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n1412_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1412_ff_CQZ_D_LUT4_O_3_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I3 O=n1412_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_3_I1 I1=n1412_ff_CQZ_D_LUT4_O_3_I3 I2=n1412_ff_CQZ_D_LUT4_O_3_I2 I3=n1412_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I1=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I3=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1360(3) I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=n1381(14) O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1360(3) I1=n1360(4) I2=n1381(12) I3=n1381(13) O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(15) I3=n1360(2) O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1360(4) I1=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=n1381(14) O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1360(7) I2=n1381(11) I3=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(10) I3=n1360(6) O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(5) I1=n1381(13) I2=n1360(6) I3=n1381(12) O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1360(6) I1=n1381(11) I2=n1360(7) I3=n1381(10) O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1360(3) I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=n1381(14) O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1360(4) I1=n1381(13) I2=n1360(5) I3=n1381(12) O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1360(4) I1=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=n1381(14) O=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1360(4) I1=n1360(5) I2=n1381(12) I3=n1381(13) O=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(15) I3=n1360(3) O=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1360(6) I1=n1381(13) I2=n1360(7) I3=n1381(12) O=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(5) I1=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1381(14) O=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n1360(7) I3=n1381(11) O=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1412_ff_CQZ_D_LUT4_O_4_I3 O=n1412_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I1=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1412_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 I3=n1412_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 O=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1381(15) I1=n1360(1) I2=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(14) I3=n1360(2) O=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1412_ff_CQZ_D_LUT4_O_5_I3 O=n1412_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_6_I1 I1=n1412_ff_CQZ_D_LUT4_O_6_I3 I2=n1412_ff_CQZ_D_LUT4_O_6_I2 I3=n1412_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1412_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1412_ff_CQZ_D_LUT4_O_6_I1 I2=n1412_ff_CQZ_D_LUT4_O_6_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3 O=n1412_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_6_I1 I1=n1412_ff_CQZ_D_LUT4_O_6_I3 I2=n1412_ff_CQZ_D_LUT4_O_6_I2 I3=n1412_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1412_ff_CQZ_D_LUT4_O_7_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1 O=n1412_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1360(0) I1=n1381(15) I2=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(14) I3=n1360(1) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1381(8) I1=n1360(6) I2=n1360(2) I3=n1381(12) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1360(1) I2=n1381(14) I3=n1381(13) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=n1360(1) I1=n1381(14) I2=n1360(2) I3=n1381(12) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1381(15) I3=n1360(1) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1019 I1=n1360(2) I2=n1381(14) I3=n1381(13) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=n1360(2) I1=n1381(14) I2=n1360(3) I3=n1381(12) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1360(3) I1=n1381(13) I2=n1360(4) I3=n1381(12) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(11) I3=n1360(5) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(9) I3=n1360(7) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1381(9) I2=n1360(6) I3=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(4) I1=n1360(5) I2=n1381(10) I3=n1381(11) O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I2 I3=n2062 O=n1412_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1360(0) I2=n1381(14) I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1360(0) I2=n1381(13) I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1381(8) I1=n1360(5) I2=n1360(1) I3=n1381(12) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1381(8) I1=n1360(1) I2=n1360(5) I3=n1381(12) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 I2=n1360(0) I3=n1381(15) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1381(13) I3=n1360(2) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1381(8) I1=n1360(7) I2=n1360(3) I3=n1381(12) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1381(9) I3=n1360(6) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1360(4) I1=n1381(11) I2=n1360(5) I3=n1381(10) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=n1381(9) I2=n1360(5) I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(3) I1=n1360(4) I2=n1381(10) I3=n1381(11) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1381(9) I2=n1360(3) I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(1) I1=n1381(11) I2=n1360(2) I3=n1381(10) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(1) I1=n1360(2) I2=n1381(10) I3=n1381(11) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1360(0) I3=n1381(13) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=n1381(9) I3=n1360(4) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 I2=n1360(0) I3=n1381(14) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1381(9) I3=n1360(5) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1360(3) I1=n1381(11) I2=n1360(4) I3=n1381(10) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1381(9) I2=n1360(4) I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1360(2) I1=n1381(11) I2=n1360(3) I3=n1381(10) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(2) I1=n1360(3) I2=n1381(10) I3=n1381(11) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1381(13) I3=n1360(1) O=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 I1=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101100100010 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1381(8) I1=n1360(4) I2=n1381(12) I3=n1360(0) O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1381(8) I1=n1360(4) I2=n1381(12) I3=n1360(0) O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(0) I1=n1381(11) I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1381(9) I3=n1360(3) O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0 I1=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001100110010 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1360(3) I3=n1381(8) O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(1) I1=n1381(9) I2=n1381(10) I3=n1360(0) O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1381(10) I1=n1360(0) I2=n1360(2) I3=n1381(8) O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n1360(1) I1=n1381(9) I2=n1381(10) I3=n1360(0) O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1360(1) I1=n1381(10) I2=n1381(11) I3=n1360(0) O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(9) I3=n1360(2) O=n1412_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1381(13) I2=n1360(7) I3=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1360(6) I1=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1381(14) O=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1360(6) I1=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1381(14) O=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1360(6) I1=n1360(7) I2=n1381(12) I3=n1381(13) O=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(15) I3=n1360(5) O=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1360(6) I1=n1381(15) I2=n1360(7) I3=n1381(14) O=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1360(6) I1=n1381(14) I2=n1360(7) I3=n1381(15) O=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1360(5) I1=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1381(14) O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1360(5) I1=n1360(6) I2=n1381(12) I3=n1381(13) O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1381(15) I3=n1360(4) O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=n1381(13) I3=n1360(7) O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=n1412_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 O=n1412_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=n1417(7) D=n1417_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5053.1-5058.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1417(6) D=n1417_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5053.1-5058.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1417(5) D=n1417_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5053.1-5058.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1417(4) D=n1417_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5053.1-5058.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1417(3) D=n1417_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5053.1-5058.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1417(2) D=n1417_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5053.1-5058.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1417(1) D=n1417_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5053.1-5058.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1417(0) D=n1417_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5053.1-5058.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1417_ff_CQZ_D_LUT4_O_I1 I2=n1406(7) I3=n1412(7) O=n1417_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1417_ff_CQZ_D_LUT4_O_1_I1 I2=n1406(6) I3=n1412(6) O=n1417_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1412(5) I2=n1406(5) I3=n1417_ff_CQZ_D_LUT4_O_2_I1 O=n1417_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1417_ff_CQZ_D_LUT4_O_2_I1 I2=n1406(5) I3=n1412(5) O=n1417_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1412(4) I2=n1406(4) I3=n1417_ff_CQZ_D_LUT4_O_3_I1 O=n1417_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1417_ff_CQZ_D_LUT4_O_3_I1 I2=n1406(4) I3=n1412(4) O=n1417_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1412(3) I2=n1406(3) I3=n1417_ff_CQZ_D_LUT4_O_4_I1 O=n1417_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1417_ff_CQZ_D_LUT4_O_4_I1 I2=n1406(3) I3=n1412(3) O=n1417_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1412(2) I2=n1406(2) I3=n1417_ff_CQZ_D_LUT4_O_5_I1 O=n1417_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1417_ff_CQZ_D_LUT4_O_5_I1 I2=n1406(2) I3=n1412(2) O=n1417_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1406(1) I1=n1412(1) I2=n1406(0) I3=n1412(0) O=n1417_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1417_ff_CQZ_D_LUT4_O_6_I3 O=n1417_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1406(0) I1=n1412(0) I2=n1406(1) I3=n1412(1) O=n1417_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1412(0) I2=n1406(0) I3=n2062 O=n1417_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1412(6) I2=n1406(6) I3=n1417_ff_CQZ_D_LUT4_O_1_I1 O=n1417_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n1424(15) D=n1424_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(14) D=n1424_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(5) D=n1424_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(4) D=n1424_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(3) D=n1424_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(2) D=n1424_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(1) D=n1424_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(0) D=n1424_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(13) D=n1424_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(12) D=n1424_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(11) D=n1424_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(10) D=n1424_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(9) D=n1424_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(8) D=n1424_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(7) D=n1424_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1424(6) D=n1424_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5059.1-5064.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_I1 I2=n1400(7) I3=n1370(7) O=n1424_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_1_I1 I2=n1400(6) I3=n1370(6) O=n1424_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_10_I1 I2=n1417(4) I3=n1378(4) O=n1424_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1378(3) I2=n1417(3) I3=n1424_ff_CQZ_D_LUT4_O_11_I1 O=n1424_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_11_I1 I2=n1417(3) I3=n1378(3) O=n1424_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1378(2) I2=n1417(2) I3=n1424_ff_CQZ_D_LUT4_O_12_I1 O=n1424_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_12_I1 I2=n1417(2) I3=n1378(2) O=n1424_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1417(1) I1=n1378(1) I2=n1378(0) I3=n1417(0) O=n1424_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1424_ff_CQZ_D_LUT4_O_13_I3 O=n1424_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1417(0) I1=n1378(0) I2=n1417(1) I3=n1378(1) O=n1424_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1370(0) I2=n1400(0) I3=n2062 O=n1424_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1378(0) I2=n1417(0) I3=n2062 O=n1424_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1370(5) I2=n1400(5) I3=n1424_ff_CQZ_D_LUT4_O_2_I1 O=n1424_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_2_I1 I2=n1400(5) I3=n1370(5) O=n1424_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1370(4) I2=n1400(4) I3=n1424_ff_CQZ_D_LUT4_O_3_I1 O=n1424_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_3_I1 I2=n1400(4) I3=n1370(4) O=n1424_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1370(3) I2=n1400(3) I3=n1424_ff_CQZ_D_LUT4_O_4_I1 O=n1424_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_4_I1 I2=n1400(3) I3=n1370(3) O=n1424_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1370(2) I2=n1400(2) I3=n1424_ff_CQZ_D_LUT4_O_5_I1 O=n1424_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_5_I1 I2=n1400(2) I3=n1370(2) O=n1424_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1400(1) I1=n1370(1) I2=n1370(0) I3=n1400(0) O=n1424_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1424_ff_CQZ_D_LUT4_O_6_I3 O=n1424_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1400(0) I1=n1370(0) I2=n1400(1) I3=n1370(1) O=n1424_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_7_I1 I2=n1417(7) I3=n1378(7) O=n1424_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1378(6) I2=n1417(6) I3=n1424_ff_CQZ_D_LUT4_O_8_I1 O=n1424_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_8_I1 I2=n1417(6) I3=n1378(6) O=n1424_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1378(5) I2=n1417(5) I3=n1424_ff_CQZ_D_LUT4_O_9_I1 O=n1424_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1424_ff_CQZ_D_LUT4_O_9_I1 I2=n1417(5) I3=n1378(5) O=n1424_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1378(4) I2=n1417(4) I3=n1424_ff_CQZ_D_LUT4_O_10_I1 O=n1424_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n1370(6) I2=n1400(6) I3=n1424_ff_CQZ_D_LUT4_O_1_I1 O=n1424_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n129(6) I2=n142_LUT4_I3_I2 I3=n142 O=n231_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=n1019 I1=n51_LUT4_I3_O I2=n129(6) I3=n142_LUT4_I3_I2 O=n142_LUT4_I3_I2_LUT4_I3_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n142_LUT4_I3_I2_LUT4_O_I3 I1=n129(4) I2=n129(5) I3=n51_LUT4_I3_O O=n142_LUT4_I3_I2_LUT4_I3_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1019 I1=n51_LUT4_I3_O I2=n129(4) I3=n142_LUT4_I3_I2_LUT4_O_I3 O=n142_LUT4_I3_I2_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n51_LUT4_I3_O I3=n142_LUT4_I3_I2_LUT4_I3_O_LUT4_O_2_I3 O=n142_LUT4_I3_I2_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n129(0) I1=n129(1) I2=n129(2) I3=n129(3) O=n142_LUT4_I3_I2_LUT4_I3_O_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n129(0) I1=n129(1) I2=n129(2) I3=n51_LUT4_I3_O O=n142_LUT4_I3_I2_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1019 I1=n51_LUT4_I3_O I2=n129(1) I3=n129(0) O=n142_LUT4_I3_I2_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n51_LUT4_I3_O I3=n129(0) O=n142_LUT4_I3_I2_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n129(5) I2=n129(4) I3=n142_LUT4_I3_I2_LUT4_O_I3 O=n142_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n129(0) I1=n129(1) I2=n129(2) I3=n129(3) O=n142_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=n142 D=n142_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3583.1-3588.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(15) D=n1431_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(14) D=n1431_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(5) D=n1431_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(4) D=n1431_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(3) D=n1431_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(2) D=n1431_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(1) D=n1431_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(0) D=n1424_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(13) D=n1431_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(12) D=n1431_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(11) D=n1431_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(10) D=n1431_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(9) D=n1431_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(8) D=n1424_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(7) D=n1431_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1431(6) D=n1431_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5065.1-5070.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_I1 I2=n1400(7) I3=n1370(7) O=n1431_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_1_I1 I2=n1400(6) I3=n1370(6) O=n1431_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_10_I1 I2=n1417(4) I3=n1378(4) O=n1431_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1378(3) I2=n1417(3) I3=n1431_ff_CQZ_D_LUT4_O_11_I1 O=n1431_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_11_I1 I2=n1417(3) I3=n1378(3) O=n1431_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1378(2) I2=n1417(2) I3=n1431_ff_CQZ_D_LUT4_O_12_I1 O=n1431_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_12_I1 I2=n1417(2) I3=n1378(2) O=n1431_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1417(1) I1=n1378(1) I2=n1378(0) I3=n1417(0) O=n1431_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1431_ff_CQZ_D_LUT4_O_13_I3 O=n1431_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1378(0) I1=n1417(0) I2=n1417(1) I3=n1378(1) O=n1431_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n1370(5) I2=n1400(5) I3=n1431_ff_CQZ_D_LUT4_O_2_I1 O=n1431_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_2_I1 I2=n1400(5) I3=n1370(5) O=n1431_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1370(4) I2=n1400(4) I3=n1431_ff_CQZ_D_LUT4_O_3_I1 O=n1431_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_3_I1 I2=n1400(4) I3=n1370(4) O=n1431_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1370(3) I2=n1400(3) I3=n1431_ff_CQZ_D_LUT4_O_4_I1 O=n1431_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_4_I1 I2=n1400(3) I3=n1370(3) O=n1431_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1370(2) I2=n1400(2) I3=n1431_ff_CQZ_D_LUT4_O_5_I1 O=n1431_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_5_I1 I2=n1400(2) I3=n1370(2) O=n1431_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1400(1) I1=n1370(1) I2=n1370(0) I3=n1400(0) O=n1431_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1431_ff_CQZ_D_LUT4_O_6_I3 O=n1431_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1370(0) I1=n1400(0) I2=n1400(1) I3=n1370(1) O=n1431_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_7_I1 I2=n1417(7) I3=n1378(7) O=n1431_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1378(6) I2=n1417(6) I3=n1431_ff_CQZ_D_LUT4_O_8_I1 O=n1431_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_8_I1 I2=n1417(6) I3=n1378(6) O=n1431_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1378(5) I2=n1417(5) I3=n1431_ff_CQZ_D_LUT4_O_9_I1 O=n1431_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1431_ff_CQZ_D_LUT4_O_9_I1 I2=n1417(5) I3=n1378(5) O=n1431_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1378(4) I2=n1417(4) I3=n1431_ff_CQZ_D_LUT4_O_10_I1 O=n1431_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1370(6) I2=n1400(6) I3=n1431_ff_CQZ_D_LUT4_O_1_I1 O=n1431_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1436 I3=n2062 O=n1440_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1436 D=n1436_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5071.1-5076.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1440 I3=n2062 O=n1444_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1440 D=n1440_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5077.1-5082.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1444 I3=n2062 O=n1448_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1444 D=n1444_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5083.1-5088.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1448 O=n1448_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1448_LUT4_I3_O I2=n1488(4) I3=n1448_LUT4_I3_O_LUT4_I1_I3 O=n1448_LUT4_I3_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1448_LUT4_I3_O I2=n1488(1) I3=n1488(0) O=n1448_LUT4_I3_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1488(0) I1=n1488(1) I2=n1488(2) I3=n1488(3) O=n1448_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1448_LUT4_I3_O I3=n1448_LUT4_I3_O_LUT4_I2_I3 O=n1448_LUT4_I3_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1448_LUT4_I3_O I3=n1488(0) O=n1448_LUT4_I3_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1488(0) I1=n1488(1) I2=n1488(2) I3=n1488(3) O=n1448_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n1448_LUT4_I3_O_LUT4_I1_I3 I1=n1488(4) I2=n1488(5) I3=n1448_LUT4_I3_O O=n1448_LUT4_I3_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1488(0) I1=n1488(1) I2=n1488(2) I3=n1448_LUT4_I3_O O=n1448_LUT4_I3_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n1448 D=n1448_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5089.1-5094.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1335(0) I1=n1335(1) I2=n1335(2) I3=n1259_LUT4_I3_O O=n1466_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1335(2) I1=n1335(0) I2=n1335(1) I3=n1335(3) O=n1466_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n1019 I1=n1335(1) I2=n1335(0) I3=n1466_LUT4_I2_I3 O=n1348_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(3) I3=n1335(2) O=n1466_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1259_LUT4_I3_O I2=n1335(1) I3=n1335(0) O=n1466_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1259_LUT4_I3_O I3=n1335(0) O=n1466_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1335(0) D=n1466_LUT4_I3_O(0) QCK=$iopadmap$clock_c QEN=n2079 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4933.1-4938.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1470 I3=n2062 O=n1474_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1470 D=n1470_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5119.1-5124.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1335(0) I3=n2062 O=n1470_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1474 I3=n2062 O=n1478_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1474 D=n1474_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5125.1-5130.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1478 I3=n2062 O=n1482_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1478 D=n1478_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5131.1-5136.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1482 I2=n2059 I3=n1527(0) O=n1482_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1482 I2=n2059 I3=n1527(0) O=n1482_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n1482 I3=n1490(0) O=n1482_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=n1482 D=n1482_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5137.1-5142.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1488(5) D=n1448_LUT4_I3_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5143.1-5148.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1488(4) D=n1448_LUT4_I3_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5143.1-5148.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1488(3) D=n1448_LUT4_I3_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5143.1-5148.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1488(2) D=n1448_LUT4_I3_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5143.1-5148.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1488(1) D=n1448_LUT4_I3_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5143.1-5148.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1488(0) D=n1448_LUT4_I3_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5143.1-5148.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(15) D=n148_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(14) D=n148_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(5) D=n148_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(4) D=n148_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(3) D=n148_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(2) D=n148_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(1) D=n148_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(0) D=n148_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(13) D=n148_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(12) D=n148_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(11) D=n148_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(10) D=n148_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(9) D=n148_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(8) D=n148_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(7) D=n148_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n148(6) D=n148_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3589.1-3594.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_O I3=n72_LUT4_I2_O O=n148_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_1_O I3=n72_LUT4_I2_1_O O=n148_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_10_O I3=n72_LUT4_I2_10_O O=n148_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_11_O I3=n72_LUT4_I2_11_O O=n148_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_12_O I3=n72_LUT4_I2_12_O O=n148_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_13_O I3=n72_LUT4_I2_13_O O=n148_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_14_O I3=n72_LUT4_I2_14_O O=n148_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_15_O I3=n72_LUT4_I2_15_O O=n148_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_2_O I3=n72_LUT4_I2_2_O O=n148_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_3_O I3=n72_LUT4_I2_3_O O=n148_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_4_O I3=n72_LUT4_I2_4_O O=n148_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_5_O I3=n72_LUT4_I2_5_O O=n148_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_6_O I3=n72_LUT4_I2_6_O O=n148_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_7_O I3=n72_LUT4_I2_7_O O=n148_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_8_O I3=n72_LUT4_I2_8_O O=n148_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n72_LUT4_I3_9_O I3=n72_LUT4_I2_9_O O=n148_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1490(0) I2=n2059 I3=n1482 O=n1495_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n1490(0) D=n1495_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5149.1-5154.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1448 I2=n1490(0) I3=n2062 O=n1495_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1500 I3=n2073_LUT4_O_I3 O=n1589_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1500 O=n1500_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1500_LUT4_I3_O I2=n1576(4) I3=n1589_LUT4_I3_I1 O=n1707_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1500_LUT4_I3_O I3=n1500_LUT4_I3_O_LUT4_I2_I3 O=n1707_LUT4_I3_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1589_LUT4_I3_I1 I1=n1576(5) I2=n1576(4) I3=n1576(6) O=n1500_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n1589_LUT4_I3_I1 I1=n1576(4) I2=n1576(5) I3=n1500_LUT4_I3_O O=n1707_LUT4_I3_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n1500 D=n1500_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5155.1-5160.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1448 I3=n2062 O=n1500_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1511(31) D=n1424(15) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(30) D=n1424(14) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(21) D=n1424(5) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(20) D=n1424(4) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(19) D=n1424(3) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(18) D=n1424(2) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(17) D=n1424(1) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(16) D=n1424(0) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(15) D=n1431(15) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(14) D=n1431(14) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(13) D=n1431(13) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(12) D=n1431(12) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(29) D=n1424(13) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(11) D=n1431(11) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(10) D=n1431(10) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(9) D=n1431(9) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(8) D=n1431(8) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(7) D=n1431(7) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(6) D=n1431(6) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(5) D=n1431(5) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(4) D=n1431(4) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(3) D=n1431(3) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(2) D=n1431(2) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(28) D=n1424(12) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(1) D=n1431(1) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(0) D=n1431(0) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(27) D=n1424(11) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(26) D=n1424(10) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(25) D=n1424(9) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(24) D=n1424(8) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(23) D=n1424(7) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1511(22) D=n1424(6) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5161.1-5165.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(31) D=n1424(15) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(30) D=n1424(14) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(21) D=n1424(5) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(20) D=n1424(4) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(19) D=n1424(3) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(18) D=n1424(2) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(17) D=n1424(1) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(16) D=n1424(0) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(15) D=n1431(15) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(14) D=n1431(14) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(13) D=n1431(13) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(12) D=n1431(12) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(29) D=n1424(13) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(11) D=n1431(11) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(10) D=n1431(10) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(9) D=n1431(9) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(8) D=n1431(8) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(7) D=n1431(7) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(6) D=n1431(6) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(5) D=n1431(5) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(4) D=n1431(4) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(3) D=n1431(3) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(2) D=n1431(2) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(28) D=n1424(12) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(1) D=n1431(1) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(0) D=n1431(0) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(27) D=n1424(11) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(26) D=n1424(10) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(25) D=n1424(9) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(24) D=n1424(8) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(23) D=n1424(7) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1515(22) D=n1424(6) QCK=$iopadmap$clock_c QEN=n1495_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5171.1-5175.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1515(15) I1=n1511(15) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(14) I1=n1511(14) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(5) I1=n1511(5) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(4) I1=n1511(4) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(3) I1=n1511(3) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(2) I1=n1511(2) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(1) I1=n1511(1) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1511(0) I1=n1515(0) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1515(13) I1=n1511(13) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(12) I1=n1511(12) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(11) I1=n1511(11) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(10) I1=n1511(10) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(9) I1=n1511(9) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(8) I1=n1511(8) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(7) I1=n1511(7) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(6) I1=n1511(6) I2=n1519 I3=n1560(0) O=n1519_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1515(31) I1=n1511(31) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(30) I1=n1511(30) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(21) I1=n1511(21) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(20) I1=n1511(20) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(19) I1=n1511(19) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(18) I1=n1511(18) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(17) I1=n1511(17) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(16) I1=n1511(16) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(29) I1=n1511(29) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(28) I1=n1511(28) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(27) I1=n1511(27) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(26) I1=n1511(26) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(25) I1=n1511(25) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(24) I1=n1511(24) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(23) I1=n1511(23) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1515(22) I1=n1511(22) I2=n1560(0) I3=n1519 O=n1519_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n1519 D=n1519_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5181.1-5186.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1490(0) O=n1519_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n1527(0) D=n1532_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5193.1-5198.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1527(0) I2=n1448 I3=n2062 O=n1532_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=n1548(31) D=n1424(15) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(30) D=n1424(14) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(21) D=n1424(5) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(20) D=n1424(4) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(19) D=n1424(3) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(18) D=n1424(2) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(17) D=n1424(1) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(16) D=n1424(0) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(15) D=n1431(15) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(14) D=n1431(14) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(13) D=n1431(13) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(12) D=n1431(12) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(29) D=n1424(13) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(11) D=n1431(11) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(10) D=n1431(10) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(9) D=n1431(9) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(8) D=n1431(8) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(7) D=n1431(7) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(6) D=n1431(6) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(5) D=n1431(5) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(4) D=n1431(4) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(3) D=n1431(3) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(2) D=n1431(2) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(28) D=n1424(12) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(1) D=n1431(1) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(0) D=n1431(0) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(27) D=n1424(11) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(26) D=n1424(10) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(25) D=n1424(9) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(24) D=n1424(8) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(23) D=n1424(7) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1548(22) D=n1424(6) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5199.1-5203.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(15) D=n154_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(14) D=n154_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(5) D=n154_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(4) D=n154_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(3) D=n154_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(2) D=n154_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(1) D=n154_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(0) D=n154_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(13) D=n154_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(12) D=n154_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(11) D=n154_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(10) D=n154_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(9) D=n154_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(8) D=n154_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(7) D=n154_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n154(6) D=n154_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3595.1-3600.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_O I3=n109_LUT4_I2_O O=n154_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_1_O I3=n109_LUT4_I2_1_O O=n154_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_10_O I3=n109_LUT4_I2_10_O O=n154_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_11_O I3=n109_LUT4_I2_11_O O=n154_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_12_O I3=n109_LUT4_I2_12_O O=n154_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_13_O I3=n109_LUT4_I2_13_O O=n154_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_14_O I3=n109_LUT4_I2_14_O O=n154_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_15_O I3=n109_LUT4_I2_15_O O=n154_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_2_O I3=n109_LUT4_I2_2_O O=n154_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_3_O I3=n109_LUT4_I2_3_O O=n154_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_4_O I3=n109_LUT4_I2_4_O O=n154_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_5_O I3=n109_LUT4_I2_5_O O=n154_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_6_O I3=n109_LUT4_I2_6_O O=n154_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_7_O I3=n109_LUT4_I2_7_O O=n154_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_8_O I3=n109_LUT4_I2_8_O O=n154_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n109_LUT4_I3_9_O I3=n109_LUT4_I2_9_O O=n154_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=n1552(31) D=n1424(15) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(30) D=n1424(14) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(21) D=n1424(5) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(20) D=n1424(4) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(19) D=n1424(3) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(18) D=n1424(2) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(17) D=n1424(1) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(16) D=n1424(0) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(15) D=n1431(15) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(14) D=n1431(14) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(13) D=n1431(13) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(12) D=n1431(12) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(29) D=n1424(13) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(11) D=n1431(11) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(10) D=n1431(10) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(9) D=n1431(9) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(8) D=n1431(8) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(7) D=n1431(7) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(6) D=n1431(6) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(5) D=n1431(5) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(4) D=n1431(4) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(3) D=n1431(3) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(2) D=n1431(2) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(28) D=n1424(12) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(1) D=n1431(1) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(0) D=n1431(0) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(27) D=n1424(11) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(26) D=n1424(10) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(25) D=n1424(9) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(24) D=n1424(8) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(23) D=n1424(7) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1552(22) D=n1424(6) QCK=$iopadmap$clock_c QEN=n1482_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5209.1-5213.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1552(15) I1=n1548(15) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(14) I1=n1548(14) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(5) I1=n1548(5) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(4) I1=n1548(4) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(3) I1=n1548(3) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(2) I1=n1548(2) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(1) I1=n1548(1) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1548(0) I1=n1552(0) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1552(13) I1=n1548(13) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(12) I1=n1548(12) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(11) I1=n1548(11) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(10) I1=n1548(10) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(9) I1=n1548(9) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(8) I1=n1548(8) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(7) I1=n1548(7) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(6) I1=n1548(6) I2=n1556 I3=n1560(0) O=n1556_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1552(31) I1=n1548(31) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(30) I1=n1548(30) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(21) I1=n1548(21) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(20) I1=n1548(20) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(19) I1=n1548(19) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(18) I1=n1548(18) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(17) I1=n1548(17) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(16) I1=n1548(16) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(29) I1=n1548(29) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(28) I1=n1548(28) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(27) I1=n1548(27) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(26) I1=n1548(26) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(25) I1=n1548(25) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(24) I1=n1548(24) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(23) I1=n1548(23) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1552(22) I1=n1548(22) I2=n1560(0) I3=n1556 O=n1556_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n1556 D=n1556_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5219.1-5224.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1527(0) O=n1556_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n1560(0) D=n1565_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5225.1-5230.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1500_LUT4_I3_O I3=n1565_ff_CQZ_D_LUT4_O_I3 O=n1565_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1488(1) I1=n1488(0) I2=n1565_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1560(0) O=n1565_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=n1488(2) I1=n1488(3) I2=n1488(4) I3=n1488(5) O=n1565_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=n1576(6) D=n1707_LUT4_I3_O(6) QCK=$iopadmap$clock_c QEN=n2073 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5231.1-5236.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1576(5) D=n1707_LUT4_I3_O(5) QCK=$iopadmap$clock_c QEN=n2073 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5231.1-5236.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1576(4) D=n1707_LUT4_I3_O(4) QCK=$iopadmap$clock_c QEN=n2073 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5231.1-5236.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1576(3) D=n1707_LUT4_I3_O(3) QCK=$iopadmap$clock_c QEN=n2073 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5231.1-5236.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1576(2) D=n1707_LUT4_I3_O(2) QCK=$iopadmap$clock_c QEN=n2073 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5231.1-5236.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1576(1) D=n1707_LUT4_I3_O(1) QCK=$iopadmap$clock_c QEN=n2073 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5231.1-5236.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1580(0) I2=n1589_LUT4_I3_I1 I3=n1589_LUT4_I3_I2 O=n2073_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt ff CQZ=n1580(0) D=n1589_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5237.1-5242.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1589_LUT4_I3_I1 I2=n1589_LUT4_I3_I2 I3=n1589 O=n1677_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2 I1=n1576(2) I2=n1589_LUT4_I3_I2_LUT4_I0_I2 I3=n1576(1) O=n1589_LUT4_I3_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111010 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=n1576(3) I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I2_I0 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(4) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(2) I3=n1576(1) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(2) I3=n1576(1) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1576(1) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I0 I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(1) I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I3 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 I2=n1576(4) I3=n1576(3) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I0 I1=n1576(2) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I0 I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I3=n1707_LUT4_I1_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(6) I3=n1576(5) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I0 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(5) I3=n1576(6) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I2=n1576(1) I3=n1576(2) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0 I1=n1576(6) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001011111111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(3) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_10_I1 I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I0 I2=n1576(1) I3=n1576(2) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101000100010011 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I0 I1=n1589_LUT4_I3_I2_LUT4_O_I3 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010011111111 +.subckt LUT4 I0=n1019 I1=n1576(4) I2=n1707_LUT4_I1_2_I3 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1576(3) I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 I3=n1576(2) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I3_LUT4_O_I1 I2=n1707_LUT4_I1_I0 I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I2 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I3 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 I3=n1589_LUT4_I3_I2_LUT4_I2_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I0 I1=n1589_LUT4_I3_I2_LUT4_I2_I0 I2=n1576(1) I3=n1576(2) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011000000 +.subckt LUT4 I0=n1576(6) I1=n1576(5) I2=n1576(4) I3=n1707_LUT4_I1_2_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000000100000000 +.subckt LUT4 I0=n1707_LUT4_I1_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_O_I3 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(4) I3=n1576(3) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I1=n1576(2) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I1 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=n1576(2) I1=n1576(5) I2=n1576(4) I3=n1576(3) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I0 I1=n1576(1) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I0 I1=n1576(6) I2=n1576(5) I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_I2 I1=n1576(1) I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 I3=n1576(2) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010111001111 +.subckt LUT4 I0=n1576(2) I1=n1589_LUT4_I3_I2_LUT4_I2_I0 I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I0 I3=n1576(1) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I3 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I0 I1=n1576(2) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I0 I3=n1576(1) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010111001111 +.subckt LUT4 I0=n1019 I1=n1576(4) I2=n1576(3) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1576(2) I1=n1576(4) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1576(3) I1=n1576(1) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I0 I1=n1576(1) I2=n1576(2) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111101 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 I2=n1576(1) I3=n1707_LUT4_I1_2_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_O_I3 I2=n1576(4) I3=n1707_LUT4_I1_2_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_O_I3 I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=n1576(3) I1=n1576(2) I2=n1576(1) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I1 I3=n1707_LUT4_I1_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 I1=n1589_LUT4_I3_I2_LUT4_I2_I0 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 I1=n1589_LUT4_I3_I2_LUT4_I0_I2 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_I2 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_O_I3 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_I3_O O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011111111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_I2 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_I3_O O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1576(4) I1=n1707_LUT4_I1_2_I3 I2=n1576(5) I3=n1576(6) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_I2 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1 I2=n1576(2) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011111111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I1 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I3 O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(2) I3=n1576(1) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(4) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I2 I3=n1576(3) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_O_I3 I3=n1576(4) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I3_LUT4_O_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(4) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 I1=n1707_LUT4_I1_2_I3 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I0 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_I3_O O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001011111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(5) I3=n1576(6) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1576(3) I1=n1576(1) I2=n1576(2) I3=n1576(4) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=n1576(3) I1=n1576(1) I2=n1576(2) I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000100000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I1 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I2 I2=n1576(3) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I3_LUT4_O_I0 I1=n1576(3) I2=n1576(1) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100000000 +.subckt LUT4 I0=n1576(1) I1=n1589_LUT4_I3_I2_LUT4_I0_I2 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I2 I3=n1576(2) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111111111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I2=n1589_LUT4_I3_I2_LUT4_O_I3 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=n1019 I1=n1576(1) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=n1576(5) I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I0_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I0_LUT4_O_I2 I3=n1576(6) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=n1576(2) I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I3 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 I2=n1707_LUT4_I1_2_I3 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I3_LUT4_O_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=n1576(2) I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 I2=n1576(1) I3=n1576(3) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111001100111111 +.subckt LUT4 I0=n1707_LUT4_I1_2_I3 I1=n1576(1) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_I2 I2=n1576(1) I3=n1576(2) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I2 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I2=n1589_LUT4_I3_I2_LUT4_O_I3 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I0 I1=n1576(6) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010011111111 +.subckt LUT4 I0=n1576(5) I1=n1576(1) I2=n1576(4) I3=n1576(3) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111001111111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I2_LUT4_O_I0 I1=n1576(1) I2=n1576(4) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1019 I1=n1576(2) I2=n1576(1) I3=n1576(3) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000011 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I1 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_O_I3 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 I2=n1576(3) I3=n1576(4) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I3 I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I0 I2=n1576(2) I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=n1576(2) I1=n1576(3) I2=n1576(1) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_I3_O I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=n1576(5) I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I0_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I0_LUT4_O_I2 I3=n1576(6) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=n1576(3) I1=n1576(4) I2=n1576(2) I3=n1576(1) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101011101100 +.subckt LUT4 I0=n1576(1) I1=n1576(3) I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_I1_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101001101 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I1=n1576(1) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I1=n1576(1) I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1576(1) I1=n1576(2) I2=n1576(3) I3=n1576(4) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_I2 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=n1019 I1=n1576(2) I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 I3=n1589_LUT4_I3_I2_LUT4_I2_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I0 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I2 I3=n1576(4) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000111110011 +.subckt LUT4 I0=n1576(3) I1=n1576(4) I2=n1707_LUT4_I1_I0 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 I2=n1576(2) I3=n1576(5) O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(3) I3=n1707_LUT4_I1_I0 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1576(1) I1=n1589_LUT4_I3_I2_LUT4_I0_I2 I2=n1576(2) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_I3_O O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000011011111 +.subckt LUT4 I0=n1576(2) I1=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I1 I2=n1576(3) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I3_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I2 I1=n1576(3) I2=n1576(2) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_I0 I1=n1576(3) I2=n1589_LUT4_I3_I2 I3=n1576(1) O=n1589_LUT4_I3_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010111001111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I0 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0 I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1 I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2 I3=n1589_LUT4_I3_I2_LUT4_I2_O O=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=n1576(1) I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 I2=n1576(2) I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=n1576(4) O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(3) I3=n1576(4) O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1576(3) I1=n1576(2) I2=n1576(1) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(4) I3=n1576(3) O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I0 I1=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I0_LUT4_O_I3 I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=n1019 I1=n1576(4) I2=n1576(3) I3=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I0 I3=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 O=n1589_LUT4_I3_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(4) I3=n1589_LUT4_I3_I2_LUT4_O_I3 O=n1589_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(5) I3=n1576(6) O=n1589_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=n1589 D=n1589_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5243.1-5248.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(15) D=n1595_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(14) D=n1595_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(5) D=n1595_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(4) D=n1595_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(3) D=n1595_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(2) D=n1595_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(1) D=n1595_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(0) D=n1595_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(13) D=n1595_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(12) D=n1595_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(11) D=n1595_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(10) D=n1595_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(9) D=n1595_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(8) D=n1595_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(7) D=n1595_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1595(6) D=n1595_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5249.1-5254.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_O I3=n1519_LUT4_I2_O O=n1595_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_1_O I3=n1519_LUT4_I2_1_O O=n1595_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_10_O I3=n1519_LUT4_I2_10_O O=n1595_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_11_O I3=n1519_LUT4_I2_11_O O=n1595_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_12_O I3=n1519_LUT4_I2_12_O O=n1595_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_13_O I3=n1519_LUT4_I2_13_O O=n1595_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_14_O I3=n1519_LUT4_I2_14_O O=n1595_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_15_O I3=n1519_LUT4_I2_15_O O=n1595_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_2_O I3=n1519_LUT4_I2_2_O O=n1595_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_3_O I3=n1519_LUT4_I2_3_O O=n1595_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_4_O I3=n1519_LUT4_I2_4_O O=n1595_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_5_O I3=n1519_LUT4_I2_5_O O=n1595_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_6_O I3=n1519_LUT4_I2_6_O O=n1595_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_7_O I3=n1519_LUT4_I2_7_O O=n1595_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_8_O I3=n1519_LUT4_I2_8_O O=n1595_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1519_LUT4_I3_9_O I3=n1519_LUT4_I2_9_O O=n1595_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=n1601(15) D=n1601_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(14) D=n1601_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(5) D=n1601_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(4) D=n1601_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(3) D=n1601_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(2) D=n1601_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(1) D=n1601_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(0) D=n1601_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(13) D=n1601_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(12) D=n1601_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(11) D=n1601_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(10) D=n1601_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(9) D=n1601_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(8) D=n1601_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(7) D=n1601_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1601(6) D=n1601_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5255.1-5260.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_O I3=n1556_LUT4_I2_O O=n1601_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_1_O I3=n1556_LUT4_I2_1_O O=n1601_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_10_O I3=n1556_LUT4_I2_10_O O=n1601_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_11_O I3=n1556_LUT4_I2_11_O O=n1601_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_12_O I3=n1556_LUT4_I2_12_O O=n1601_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_13_O I3=n1556_LUT4_I2_13_O O=n1601_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_14_O I3=n1556_LUT4_I2_14_O O=n1601_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_15_O I3=n1556_LUT4_I2_15_O O=n1601_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_2_O I3=n1556_LUT4_I2_2_O O=n1601_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_3_O I3=n1556_LUT4_I2_3_O O=n1601_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_4_O I3=n1556_LUT4_I2_4_O O=n1601_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_5_O I3=n1556_LUT4_I2_5_O O=n1601_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_6_O I3=n1556_LUT4_I2_6_O O=n1601_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_7_O I3=n1556_LUT4_I2_7_O O=n1601_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_8_O I3=n1556_LUT4_I2_8_O O=n1601_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1556_LUT4_I3_9_O I3=n1556_LUT4_I2_9_O O=n1601_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1607(7) I3=n2062 O=n1611_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1607(6) I3=n2062 O=n1611_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1607(5) I3=n2062 O=n1611_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1607(4) I3=n2062 O=n1611_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1607(3) I3=n2062 O=n1611_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1607(2) I3=n2062 O=n1611_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1607(1) I3=n2062 O=n1611_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1607(0) I3=n2062 O=n1611_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1607(7) D=n1607_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5261.1-5266.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1607(6) D=n1607_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5261.1-5266.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1607(5) D=n1607_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5261.1-5266.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1607(4) D=n1607_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5261.1-5266.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1607(3) D=n1607_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5261.1-5266.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1607(2) D=n1607_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5261.1-5266.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1607(1) D=n1607_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5261.1-5266.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1607(0) D=n1607_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5261.1-5266.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(15) I3=n2062 O=n1607_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(14) I3=n2062 O=n1607_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(13) I3=n2062 O=n1607_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(12) I3=n2062 O=n1607_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(11) I3=n2062 O=n1607_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(10) I3=n2062 O=n1607_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(9) I3=n2062 O=n1607_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(8) I3=n2062 O=n1607_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1611(7) D=n1611_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5267.1-5272.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1611(6) D=n1611_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5267.1-5272.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1611(5) D=n1611_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5267.1-5272.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1611(4) D=n1611_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5267.1-5272.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1611(3) D=n1611_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5267.1-5272.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1611(2) D=n1611_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5267.1-5272.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1611(1) D=n1611_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5267.1-5272.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1611(0) D=n1611_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5267.1-5272.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1615(7) I3=n2062 O=n1619_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1615(6) I3=n2062 O=n1619_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1615(5) I3=n2062 O=n1619_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1615(4) I3=n2062 O=n1619_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1615(3) I3=n2062 O=n1619_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1615(2) I3=n2062 O=n1619_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1615(1) I3=n2062 O=n1619_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1615(0) I3=n2062 O=n1619_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1615(7) D=n1615_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5273.1-5278.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1615(6) D=n1615_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5273.1-5278.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1615(5) D=n1615_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5273.1-5278.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1615(4) D=n1615_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5273.1-5278.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1615(3) D=n1615_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5273.1-5278.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1615(2) D=n1615_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5273.1-5278.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1615(1) D=n1615_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5273.1-5278.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1615(0) D=n1615_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5273.1-5278.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(7) I3=n2062 O=n1615_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(6) I3=n2062 O=n1615_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(5) I3=n2062 O=n1615_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(4) I3=n2062 O=n1615_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(3) I3=n2062 O=n1615_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(2) I3=n2062 O=n1615_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(1) I3=n2062 O=n1615_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1595(0) I3=n2062 O=n1615_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1619(7) D=n1619_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5279.1-5284.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1619(6) D=n1619_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5279.1-5284.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1619(5) D=n1619_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5279.1-5284.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1619(4) D=n1619_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5279.1-5284.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1619(3) D=n1619_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5279.1-5284.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1619(2) D=n1619_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5279.1-5284.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1619(1) D=n1619_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5279.1-5284.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1619(0) D=n1619_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5279.1-5284.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n161(7) I3=n2062 O=n165_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n161(6) I3=n2062 O=n165_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n161(5) I3=n2062 O=n165_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n161(4) I3=n2062 O=n165_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n161(3) I3=n2062 O=n165_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n161(2) I3=n2062 O=n165_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n161(1) I3=n2062 O=n165_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n161(0) I3=n2062 O=n165_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n161(7) D=n161_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3601.1-3606.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n161(6) D=n161_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3601.1-3606.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n161(5) D=n161_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3601.1-3606.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n161(4) D=n161_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3601.1-3606.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n161(3) D=n161_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3601.1-3606.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n161(2) D=n161_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3601.1-3606.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n161(1) D=n161_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3601.1-3606.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n161(0) D=n161_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3601.1-3606.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(15) I3=n2062 O=n161_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(14) I3=n2062 O=n161_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(13) I3=n2062 O=n161_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(12) I3=n2062 O=n161_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(11) I3=n2062 O=n161_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(10) I3=n2062 O=n161_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(9) I3=n2062 O=n161_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(8) I3=n2062 O=n161_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1622(15) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(14) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(5) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(4) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(3) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(2) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(1) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(0) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(13) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(12) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(11) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(10) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(9) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(8) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(7) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1622(6) D=n1589_LUT4_I3_I2_LUT4_I0_O_LUT4_I1_O(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5285.1-5352.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1630(7) D=n1630_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5353.1-5358.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1630(6) D=n1630_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5353.1-5358.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1630(5) D=n1630_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5353.1-5358.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1630(4) D=n1630_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5353.1-5358.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1630(3) D=n1630_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5353.1-5358.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1630(2) D=n1630_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5353.1-5358.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1630(1) D=n1630_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5353.1-5358.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1630(0) D=n1630_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5353.1-5358.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n1630_ff_CQZ_D_LUT4_O_I3 O=n1630_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_1_I1 I2=n1630_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n1630_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_2_I2 I2=n1630_ff_CQZ_D_LUT4_O_2_I3 I3=n1630_ff_CQZ_D_LUT4_O_2_I1 O=n1630_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1630_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=n1630_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n1630_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1630_ff_CQZ_D_LUT4_O_2_I1 I2=n1630_ff_CQZ_D_LUT4_O_2_I2 I3=n1630_ff_CQZ_D_LUT4_O_2_I3 O=n1630_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 I2=n1601(12) I3=n1622(14) O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1622(13) I2=n1601(12) I3=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(13) I1=n1622(12) I2=n1601(14) I3=n1622(11) O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(13) I1=n1601(14) I2=n1622(11) I3=n1622(12) O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1601(14) I1=n1622(13) I2=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1601(13) I1=n1622(14) I2=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I3=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(12) I3=n1601(15) O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1601(15) I3=n1622(10) O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n1601(15) I1=n1622(11) I2=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(12) I3=n1601(14) O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(13) I3=n1601(13) O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I2=n1622(14) I3=n1601(12) O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(15) I3=n1601(11) O=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1601(13) I3=n1622(14) O=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n1601(15) I3=n1622(11) O=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(15) I3=n1601(12) O=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n1622(13) I3=n1601(15) O=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(14) I1=n1622(13) I2=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1630_ff_CQZ_D_LUT4_O_3_I3 O=n1630_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1630_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n1630_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=n1601(11) I3=n1622(14) O=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I2=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I3=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1630_ff_CQZ_D_LUT4_O_4_I3 O=n1630_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_5_I1 I1=n1630_ff_CQZ_D_LUT4_O_5_I3 I2=n1630_ff_CQZ_D_LUT4_O_5_I2 I3=n1630_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1630_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1630_ff_CQZ_D_LUT4_O_5_I1 I2=n1630_ff_CQZ_D_LUT4_O_5_I2 I3=n1630_ff_CQZ_D_LUT4_O_5_I3 O=n1630_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_5_I1 I1=n1630_ff_CQZ_D_LUT4_O_5_I3 I2=n1630_ff_CQZ_D_LUT4_O_5_I2 I3=n1630_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I3 I2=n1630_ff_CQZ_D_LUT4_O_6_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I1 O=n1630_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1601(10) I3=n1622(14) O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1622(13) I2=n1601(10) I3=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(11) I1=n1622(12) I2=n1601(12) I3=n1622(11) O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(11) I1=n1601(12) I2=n1622(11) I3=n1622(12) O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(15) I3=n1601(9) O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1601(11) I1=n1622(14) I2=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1622(13) I2=n1601(11) I3=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(12) I1=n1601(13) I2=n1622(11) I3=n1622(12) O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(15) I3=n1601(10) O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1601(15) I2=n1622(10) I3=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(9) I3=n1601(14) O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1622(13) I3=n1601(12) O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n2062 I1=n1630_ff_CQZ_D_LUT4_O_6_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I3 O=n1630_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n1622(14) I2=n1601(8) I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1622(13) I2=n1601(8) I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(9) I1=n1622(12) I2=n1601(10) I3=n1622(11) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(9) I1=n1601(10) I2=n1622(11) I3=n1622(12) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1622(10) I2=n1601(10) I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1622(8) I1=n1601(12) I2=n1601(11) I3=n1622(9) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1622(8) I1=n1601(11) I2=n1601(12) I3=n1622(9) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1622(13) I3=n1601(8) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1622(10) I3=n1601(11) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I2=n1622(14) I3=n1601(8) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1601(9) I1=n1622(14) I2=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I3=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1622(13) I3=n1601(9) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1622(10) I2=n1601(11) I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1622(8) I1=n1601(13) I2=n1601(12) I3=n1622(9) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1622(8) I1=n1601(12) I2=n1601(13) I3=n1622(9) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1622(10) I3=n1601(12) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1622(13) I3=n1601(10) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1622(8) I1=n1601(15) I2=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(10) I3=n1601(13) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1622(10) I2=n1601(12) I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1622(8) I1=n1601(14) I2=n1601(13) I3=n1622(9) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1622(8) I1=n1601(13) I2=n1601(14) I3=n1622(9) O=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=n1601(9) I3=n1622(14) O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1622(13) I2=n1601(9) I3=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(10) I1=n1622(12) I2=n1601(11) I3=n1622(11) O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(10) I1=n1601(11) I2=n1622(11) I3=n1622(12) O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(15) I3=n1601(8) O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1601(10) I1=n1622(14) I2=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1601(14) I1=n1622(10) I2=n1601(15) I3=n1622(9) O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1622(13) I3=n1601(11) O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(12) I1=n1622(12) I2=n1601(13) I3=n1622(11) O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1622(8) I3=n1601(15) O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1630_ff_CQZ_D_LUT4_O_7_I3 O=n1630_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I0 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1601(8) I3=n1622(8) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(10) I3=n1601(8) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(9) I3=n1601(9) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1601(10) I3=n1622(8) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1601(8) I1=n1622(11) I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1622(10) I3=n1601(10) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1622(8) I1=n1601(10) I2=n1601(11) I3=n1622(9) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(10) I3=n1601(9) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1622(8) I1=n1601(11) I2=n1601(10) I3=n1622(9) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(9) I1=n1622(11) I2=n1601(8) I3=n1622(12) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n1601(8) I3=n1622(11) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1601(9) I1=n1601(8) I2=n1622(11) I3=n1622(12) O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_2_I1 I1=n1630_ff_CQZ_D_LUT4_O_2_I3 I2=n1630_ff_CQZ_D_LUT4_O_2_I2 I3=n1630_ff_CQZ_D_LUT4_O_1_I2 O=n1630_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1630_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n1630_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1622(13) I2=n1601(15) I3=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1601(14) I1=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1622(14) O=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1601(14) I1=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1622(14) O=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n1622(13) I2=n1601(14) I3=n1630_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(15) I3=n1601(13) O=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1601(14) I1=n1622(15) I2=n1601(15) I3=n1622(14) O=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(14) I1=n1622(14) I2=n1601(15) I3=n1622(15) O=n1630_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt ff CQZ=n1636(7) D=n1636_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5359.1-5364.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1636(6) D=n1636_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5359.1-5364.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1636(5) D=n1636_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5359.1-5364.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1636(4) D=n1636_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5359.1-5364.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1636(3) D=n1636_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5359.1-5364.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1636(2) D=n1636_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5359.1-5364.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1636(1) D=n1636_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5359.1-5364.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1636(0) D=n1636_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5359.1-5364.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n1636_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_1_I0 I1=n1636_ff_CQZ_D_LUT4_O_1_I1 I2=n2062 I3=n1636_ff_CQZ_D_LUT4_O_1_I3 O=n1636_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_3_I1 I1=n1636_ff_CQZ_D_LUT4_O_3_I3 I2=n1636_ff_CQZ_D_LUT4_O_3_I2 I3=n1636_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_2_I3 I1=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I3=n1636_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I2=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I3=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=n1636_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I0 I1=n1601(7) I2=n1622(7) I3=n1636_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(6) I3=n1601(6) O=n1636_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1601(7) I1=n1622(6) I2=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n2062 I1=n1636_ff_CQZ_D_LUT4_O_2_I1 I2=n1636_ff_CQZ_D_LUT4_O_2_I2 I3=n1636_ff_CQZ_D_LUT4_O_2_I3 O=n1636_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2 I2=n1636_ff_CQZ_D_LUT4_O_3_I3 I3=n1636_ff_CQZ_D_LUT4_O_3_I1 O=n1636_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_2_I3 I3=n1636_ff_CQZ_D_LUT4_O_2_I2 O=n1636_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I2=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=n1636_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1601(7) I1=n1622(6) I2=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 I2=n1601(5) I3=n1622(7) O=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(7) I3=n1601(6) O=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(5) I3=n1601(7) O=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I0 I2=n1622(7) I3=n1601(5) O=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1622(5) I2=n1601(6) I3=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(4) I1=n1622(7) I2=n1601(5) I3=n1622(6) O=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(4) I1=n1601(5) I2=n1622(7) I3=n1622(6) O=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n2062 I1=n1636_ff_CQZ_D_LUT4_O_3_I1 I2=n1636_ff_CQZ_D_LUT4_O_3_I2 I3=n1636_ff_CQZ_D_LUT4_O_3_I3 O=n1636_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I1=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I3=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n1622(2) I2=n1601(7) I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(5) I1=n1622(4) I2=n1601(6) I3=n1622(3) O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(5) I1=n1601(6) I2=n1622(4) I3=n1622(3) O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1601(6) I1=n1622(4) I2=n1601(7) I3=n1622(3) O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1622(5) I3=n1601(5) O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(3) I1=n1622(7) I2=n1601(4) I3=n1622(6) O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1622(5) I2=n1601(4) I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(2) I1=n1601(3) I2=n1622(7) I3=n1622(6) O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1601(6) I1=n1601(7) I2=n1622(4) I3=n1622(3) O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1601(7) I1=n1622(4) I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1601(7) I3=n1622(4) O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1622(5) I2=n1601(5) I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(3) I1=n1601(4) I2=n1622(7) I3=n1622(6) O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1622(5) I3=n1601(6) O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I2=n1636_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=n1636_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1636_ff_CQZ_D_LUT4_O_4_I3 O=n1636_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_5_I1 I1=n1636_ff_CQZ_D_LUT4_O_5_I3 I2=n1636_ff_CQZ_D_LUT4_O_5_I2 I3=n1636_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n1636_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1636_ff_CQZ_D_LUT4_O_5_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I3 O=n1636_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_5_I1 I1=n1636_ff_CQZ_D_LUT4_O_5_I3 I2=n1636_ff_CQZ_D_LUT4_O_5_I2 I3=n1636_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n1636_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n1601(7) I3=n1622(0) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(2) I3=n1601(4) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1601(2) I1=n1622(4) I2=n1601(3) I3=n1622(3) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(1) I1=n1622(5) I2=n1601(0) I3=n1622(6) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(2) I1=n1622(5) I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1601(1) I1=n1601(0) I2=n1622(6) I3=n1622(5) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1601(1) I1=n1622(6) I2=n1601(0) I3=n1622(7) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1622(2) I3=n1601(5) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(3) I1=n1622(4) I2=n1601(4) I3=n1622(3) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(7) I1=n1622(0) I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(1) I3=n1601(6) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(3) I3=n1601(3) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1622(2) I3=n1601(6) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(2) I1=n1622(6) I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(7) I3=n1601(1) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(5) I3=n1601(3) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n1622(5) I2=n1601(2) I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(1) I1=n1601(0) I2=n1622(7) I3=n1622(6) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n1622(5) I3=n1601(2) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I2=n1622(1) I3=n1601(7) O=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1622(2) I2=n1601(6) I3=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(4) I1=n1622(4) I2=n1601(5) I3=n1622(3) O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(4) I1=n1601(5) I2=n1622(4) I3=n1622(3) O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=n1622(2) I3=n1601(7) O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1622(5) I3=n1601(4) O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(2) I1=n1622(7) I2=n1601(3) I3=n1622(6) O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n1601(2) I3=n1622(6) O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I2=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1622(1) I2=n1601(7) I3=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n1622(2) I2=n1601(5) I3=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1622(4) I2=n1601(4) I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1636_ff_CQZ_D_LUT4_O_6_I3 O=n1636_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(1) I3=n1601(5) O=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1636_ff_CQZ_D_LUT4_O_7_I3 O=n1636_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1601(1) I1=n1622(2) I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1622(0) I1=n1601(3) I2=n1601(2) I3=n1622(1) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(3) I3=n1601(0) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000001110101 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=n1622(2) I2=n1601(0) I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(1) I1=n1622(1) I2=n1622(0) I3=n1601(2) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(1) I1=n1622(0) I2=n1601(2) I3=n1622(1) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1622(2) I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n1601(1) I1=n1622(0) I2=n1601(0) I3=n1622(1) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1601(1) I1=n1622(2) I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1622(0) I1=n1601(5) I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n1601(0) I1=n1622(5) I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1601(5) I1=n1622(0) I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(1) I3=n1601(4) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(2) I3=n1601(2) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(3) I3=n1601(1) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1601(1) I1=n1622(3) I2=n1601(0) I3=n1622(4) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1601(0) I3=n1622(5) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(2) I3=n1601(3) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1601(1) I1=n1622(4) I2=n1601(2) I3=n1622(3) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(4) I3=n1601(1) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1601(6) I3=n1622(0) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1622(0) I1=n1601(4) I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1622(0) I3=n1601(4) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1601(1) I1=n1601(0) I2=n1622(3) I3=n1622(2) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1601(2) I2=n1622(0) I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(1) I3=n1601(3) O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1622(0) I1=n1601(5) I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I1=n1636_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I3=n1636_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 I3=n1636_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 O=n1636_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=n1641(7) D=n1641_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5365.1-5370.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1641(6) D=n1641_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5365.1-5370.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1641(5) D=n1641_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5365.1-5370.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1641(4) D=n1641_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5365.1-5370.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1641(3) D=n1641_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5365.1-5370.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1641(2) D=n1641_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5365.1-5370.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1641(1) D=n1641_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5365.1-5370.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1641(0) D=n1641_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5365.1-5370.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1641_ff_CQZ_D_LUT4_O_I1 I2=n1636(7) I3=n1630(7) O=n1641_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1641_ff_CQZ_D_LUT4_O_1_I1 I2=n1636(6) I3=n1630(6) O=n1641_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1630(5) I2=n1636(5) I3=n1641_ff_CQZ_D_LUT4_O_2_I1 O=n1641_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1641_ff_CQZ_D_LUT4_O_2_I1 I2=n1636(5) I3=n1630(5) O=n1641_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1630(4) I2=n1636(4) I3=n1641_ff_CQZ_D_LUT4_O_3_I1 O=n1641_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1641_ff_CQZ_D_LUT4_O_3_I1 I2=n1636(4) I3=n1630(4) O=n1641_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1630(3) I2=n1636(3) I3=n1641_ff_CQZ_D_LUT4_O_4_I1 O=n1641_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1641_ff_CQZ_D_LUT4_O_4_I1 I2=n1636(3) I3=n1630(3) O=n1641_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1630(2) I2=n1636(2) I3=n1641_ff_CQZ_D_LUT4_O_5_I1 O=n1641_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1641_ff_CQZ_D_LUT4_O_5_I1 I2=n1636(2) I3=n1630(2) O=n1641_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1636(1) I1=n1630(1) I2=n1630(0) I3=n1636(0) O=n1641_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1641_ff_CQZ_D_LUT4_O_6_I3 O=n1641_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1630(0) I1=n1636(0) I2=n1636(1) I3=n1630(1) O=n1641_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n1630(0) I2=n1636(0) I3=n2062 O=n1641_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1630(6) I2=n1636(6) I3=n1641_ff_CQZ_D_LUT4_O_1_I1 O=n1641_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=n1647(7) D=n1647_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5371.1-5376.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1647(6) D=n1647_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5371.1-5376.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1647(5) D=n1647_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5371.1-5376.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1647(4) D=n1647_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5371.1-5376.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1647(3) D=n1647_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5371.1-5376.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1647(2) D=n1647_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5371.1-5376.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1647(1) D=n1647_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5371.1-5376.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1647(0) D=n1647_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5371.1-5376.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_I0 I1=n1647_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n1647_ff_CQZ_D_LUT4_O_I3 O=n1647_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_1_I1 I2=n1647_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n1647_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_2_I2 I2=n1647_ff_CQZ_D_LUT4_O_2_I3 I3=n1647_ff_CQZ_D_LUT4_O_2_I1 O=n1647_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1647_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=n1647_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n1647_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1647_ff_CQZ_D_LUT4_O_2_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I2 I3=n1647_ff_CQZ_D_LUT4_O_2_I3 O=n1647_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1601(12) I1=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1601(12) I1=n1601(13) I2=n1622(5) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(7) I3=n1601(11) O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1601(14) I1=n1622(5) I2=n1601(15) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(13) I1=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2 I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1601(15) I3=n1622(3) O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1601(12) I1=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1601(15) I2=n1622(3) I3=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(2) I3=n1601(14) O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1601(13) I1=n1622(5) I2=n1601(14) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1601(13) I1=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2 I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1601(13) I1=n1601(14) I2=n1622(5) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(7) I3=n1601(12) O=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n1622(5) I3=n1601(15) O=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1647_ff_CQZ_D_LUT4_O_3_I3 O=n1647_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1647_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n1647_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1601(11) I1=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1647_ff_CQZ_D_LUT4_O_4_I3 O=n1647_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_5_I1 I1=n1647_ff_CQZ_D_LUT4_O_5_I3 I2=n1647_ff_CQZ_D_LUT4_O_5_I2 I3=n1647_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1647_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1647_ff_CQZ_D_LUT4_O_5_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I3 O=n1647_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_5_I1 I1=n1647_ff_CQZ_D_LUT4_O_5_I3 I2=n1647_ff_CQZ_D_LUT4_O_5_I2 I3=n1647_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n1647_ff_CQZ_D_LUT4_O_7_I2 I2=n1647_ff_CQZ_D_LUT4_O_7_I1 I3=n1647_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0 I1=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 I2=n1601(9) I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1601(10) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1601(14) I3=n1622(0) O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(5) I3=n1601(9) O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1601(8) I3=n1622(7) O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1601(10) I1=n1622(6) I2=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1601(11) I1=n1622(5) I2=n1601(12) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(15) I1=n1622(1) I2=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(3) I3=n1601(13) O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1622(1) I2=n1601(14) I3=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1622(2) I2=n1601(12) I3=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1601(10) I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1622(5) I2=n1601(10) I3=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1622(0) I1=n1601(15) I2=n1601(11) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1622(0) I1=n1601(11) I2=n1601(15) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(7) I3=n1601(9) O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1601(11) I1=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1601(11) I1=n1601(12) I2=n1622(5) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(7) I3=n1601(10) O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1601(12) I1=n1622(5) I2=n1601(13) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(14) I1=n1622(3) I2=n1601(15) I3=n1622(2) O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n1647_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=n1601(15) I3=n1622(1) O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1647_ff_CQZ_D_LUT4_O_6_I3 O=n1647_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_7_I2 I1=n1647_ff_CQZ_D_LUT4_O_7_I1 I2=n1647_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2 I3=n2062 O=n1647_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1601(8) I2=n1622(6) I3=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1601(9) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1601(13) I3=n1622(0) O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1601(8) I3=n1622(5) O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1601(9) I1=n1622(6) I2=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0 I3=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1622(5) I3=n1601(10) O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1622(1) I3=n1601(14) O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(12) I1=n1622(3) I2=n1601(13) I3=n1622(2) O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=n1622(1) I2=n1601(13) I3=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(11) I1=n1601(12) I2=n1622(3) I3=n1622(2) O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 I2=n1601(8) I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1622(1) I3=n1601(13) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(11) I1=n1622(3) I2=n1601(12) I3=n1622(2) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I1=n1622(1) I2=n1601(12) I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(10) I1=n1601(11) I2=n1622(3) I3=n1622(2) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1601(10) I1=n1622(4) I2=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=n1647_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n1622(1) I2=n1601(11) I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(9) I1=n1601(10) I2=n1622(3) I3=n1622(2) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1601(9) I1=n1622(4) I2=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=n1647_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n1622(1) I3=n1601(12) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(10) I1=n1622(3) I2=n1601(11) I3=n1622(2) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1622(0) I1=n1601(12) I2=n1622(4) I3=n1601(8) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=n1622(1) I2=n1601(10) I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(9) I1=n1622(2) I2=n1622(3) I3=n1601(8) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(9) I1=n1622(3) I2=n1622(2) I3=n1601(8) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1622(1) I3=n1601(11) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(9) I1=n1622(3) I2=n1601(10) I3=n1622(2) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1622(0) I1=n1601(12) I2=n1622(4) I3=n1601(8) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001100110010 +.subckt LUT4 I0=n1019 I1=n1601(11) I2=n1622(0) I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1601(11) I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n1019 I1=n1622(0) I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1601(9) I1=n1622(1) I2=n1622(2) I3=n1601(8) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1019 I1=n1601(10) I2=n1601(8) I3=n1622(2) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1601(10) I1=n1622(1) I2=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1601(10) I3=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n1601(9) I1=n1622(2) I2=n1622(1) I3=n1601(8) O=n1647_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_2_I1 I1=n1647_ff_CQZ_D_LUT4_O_2_I3 I2=n1647_ff_CQZ_D_LUT4_O_2_I2 I3=n1647_ff_CQZ_D_LUT4_O_1_I2 O=n1647_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1647_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n1647_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1622(5) I2=n1601(15) I3=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1601(14) I1=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1601(14) I1=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1601(14) I1=n1601(15) I2=n1622(5) I3=n1622(4) O=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(7) I3=n1601(13) O=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1601(14) I1=n1622(7) I2=n1601(15) I3=n1622(6) O=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(14) I1=n1622(6) I2=n1622(7) I3=n1601(15) O=n1647_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt ff CQZ=n1653(7) D=n1653_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5377.1-5382.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1653(6) D=n1653_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5377.1-5382.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1653(5) D=n1653_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5377.1-5382.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1653(4) D=n1653_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5377.1-5382.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1653(3) D=n1653_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5377.1-5382.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1653(2) D=n1653_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5377.1-5382.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1653(1) D=n1653_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5377.1-5382.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1653(0) D=n1653_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5377.1-5382.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n1653_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1653_ff_CQZ_D_LUT4_O_1_I3 O=n1653_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I1=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I3=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1653_ff_CQZ_D_LUT4_O_2_I3 O=n1653_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_3_I1 I1=n1653_ff_CQZ_D_LUT4_O_3_I3 I2=n1653_ff_CQZ_D_LUT4_O_3_I2 I3=n1653_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n1653_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1653_ff_CQZ_D_LUT4_O_3_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I3 O=n1653_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_3_I1 I1=n1653_ff_CQZ_D_LUT4_O_3_I3 I2=n1653_ff_CQZ_D_LUT4_O_3_I2 I3=n1653_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I1=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I3=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1601(3) I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=n1622(14) O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1601(3) I1=n1601(4) I2=n1622(12) I3=n1622(13) O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(15) I3=n1601(2) O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1601(4) I1=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=n1622(14) O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1601(7) I2=n1622(11) I3=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(10) I3=n1601(6) O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1601(5) I1=n1622(13) I2=n1601(6) I3=n1622(12) O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1601(6) I1=n1622(11) I2=n1601(7) I3=n1622(10) O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1601(3) I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=n1622(14) O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1601(4) I1=n1622(13) I2=n1601(5) I3=n1622(12) O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1601(4) I1=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=n1622(14) O=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1601(4) I1=n1601(5) I2=n1622(12) I3=n1622(13) O=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(15) I3=n1601(3) O=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1601(6) I1=n1622(13) I2=n1601(7) I3=n1622(12) O=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(5) I1=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1622(14) O=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n1601(7) I3=n1622(11) O=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1653_ff_CQZ_D_LUT4_O_4_I3 O=n1653_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I1=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1653_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 I3=n1653_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 O=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1622(15) I1=n1601(1) I2=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(14) I3=n1601(2) O=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1653_ff_CQZ_D_LUT4_O_5_I3 O=n1653_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_6_I1 I1=n1653_ff_CQZ_D_LUT4_O_6_I3 I2=n1653_ff_CQZ_D_LUT4_O_6_I2 I3=n1653_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1653_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1653_ff_CQZ_D_LUT4_O_6_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3 O=n1653_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_6_I1 I1=n1653_ff_CQZ_D_LUT4_O_6_I3 I2=n1653_ff_CQZ_D_LUT4_O_6_I2 I3=n1653_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1622(14) I2=n1601(0) I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1622(13) I2=n1601(0) I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(1) I1=n1622(12) I2=n1601(5) I3=n1622(8) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(1) I1=n1601(5) I2=n1622(8) I3=n1622(12) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 I2=n1622(15) I3=n1601(0) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1622(13) I3=n1601(2) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(3) I1=n1622(12) I2=n1601(7) I3=n1622(8) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1622(9) I3=n1601(6) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(4) I1=n1622(11) I2=n1601(5) I3=n1622(10) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=n1622(9) I2=n1601(5) I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(3) I1=n1601(4) I2=n1622(10) I3=n1622(11) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1622(9) I3=n1601(5) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(3) I1=n1622(11) I2=n1601(4) I3=n1622(10) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n1622(9) I2=n1601(4) I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(2) I1=n1601(3) I2=n1622(10) I3=n1622(11) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1622(13) I3=n1601(1) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I2=n1622(14) I3=n1601(0) O=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1622(15) I1=n1601(0) I2=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(14) I3=n1601(1) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1601(2) I1=n1622(12) I2=n1601(6) I3=n1622(8) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1601(1) I2=n1622(14) I3=n1622(13) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=n1601(1) I1=n1622(14) I2=n1601(2) I3=n1622(12) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1622(15) I3=n1601(1) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1019 I1=n1601(2) I2=n1622(14) I3=n1622(13) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=n1601(2) I1=n1622(14) I2=n1601(3) I3=n1622(12) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1601(3) I1=n1622(13) I2=n1601(4) I3=n1622(12) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(11) I3=n1601(5) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(9) I3=n1601(7) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1622(9) I2=n1601(6) I3=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(4) I1=n1601(5) I2=n1622(10) I3=n1622(11) O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1653_ff_CQZ_D_LUT4_O_7_I3 O=n1653_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I2=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010011111100 +.subckt LUT4 I0=n1601(1) I1=n1601(0) I2=n1622(10) I3=n1622(11) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=n1601(2) I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=n1019 I1=n1601(2) I2=n1601(0) I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1622(9) I1=n1601(1) I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1622(8) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=n1019 I1=n1622(10) I2=n1601(0) I3=n1601(2) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1601(2) I1=n1622(9) I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1601(1) I1=n1601(0) I2=n1622(9) I3=n1622(10) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(8) I3=n1601(3) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1622(9) I3=n1601(4) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(2) I1=n1622(11) I2=n1601(3) I3=n1622(10) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1622(9) I1=n1601(3) I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(10) I3=n1601(2) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1601(1) I1=n1622(11) I2=n1601(2) I3=n1622(10) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1622(13) I3=n1601(0) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1601(4) I1=n1622(8) I2=n1601(0) I3=n1622(12) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1622(9) I2=n1601(2) I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1601(1) I1=n1622(10) I2=n1601(0) I3=n1622(11) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n1622(9) I3=n1601(3) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1601(4) I1=n1622(8) I2=n1601(0) I3=n1622(12) O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 I3=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1622(13) I2=n1601(7) I3=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1601(6) I1=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1622(14) O=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1601(6) I1=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1622(14) O=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1601(6) I1=n1601(7) I2=n1622(12) I3=n1622(13) O=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(15) I3=n1601(5) O=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1601(6) I1=n1622(15) I2=n1601(7) I3=n1622(14) O=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1601(6) I1=n1622(14) I2=n1601(7) I3=n1622(15) O=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1601(5) I1=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1622(14) O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1601(5) I1=n1601(6) I2=n1622(12) I3=n1622(13) O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1622(15) I3=n1601(4) O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=n1622(13) I3=n1601(7) O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=n1653_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 O=n1653_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=n1658(7) D=n1658_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5383.1-5388.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1658(6) D=n1658_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5383.1-5388.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1658(5) D=n1658_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5383.1-5388.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1658(4) D=n1658_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5383.1-5388.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1658(3) D=n1658_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5383.1-5388.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1658(2) D=n1658_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5383.1-5388.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1658(1) D=n1658_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5383.1-5388.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1658(0) D=n1658_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5383.1-5388.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1658_ff_CQZ_D_LUT4_O_I1 I2=n1647(7) I3=n1653(7) O=n1658_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1658_ff_CQZ_D_LUT4_O_1_I1 I2=n1647(6) I3=n1653(6) O=n1658_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1653(5) I2=n1647(5) I3=n1658_ff_CQZ_D_LUT4_O_2_I1 O=n1658_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1658_ff_CQZ_D_LUT4_O_2_I1 I2=n1647(5) I3=n1653(5) O=n1658_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1653(4) I2=n1647(4) I3=n1658_ff_CQZ_D_LUT4_O_3_I1 O=n1658_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1658_ff_CQZ_D_LUT4_O_3_I1 I2=n1647(4) I3=n1653(4) O=n1658_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1653(3) I2=n1647(3) I3=n1658_ff_CQZ_D_LUT4_O_4_I1 O=n1658_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1658_ff_CQZ_D_LUT4_O_4_I1 I2=n1647(3) I3=n1653(3) O=n1658_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1653(2) I2=n1647(2) I3=n1658_ff_CQZ_D_LUT4_O_5_I1 O=n1658_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1658_ff_CQZ_D_LUT4_O_5_I1 I2=n1647(2) I3=n1653(2) O=n1658_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1647(1) I1=n1653(1) I2=n1647(0) I3=n1653(0) O=n1658_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1658_ff_CQZ_D_LUT4_O_6_I3 O=n1658_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1647(0) I1=n1653(0) I2=n1647(1) I3=n1653(1) O=n1658_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1653(0) I2=n1647(0) I3=n2062 O=n1658_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1653(6) I2=n1647(6) I3=n1658_ff_CQZ_D_LUT4_O_1_I1 O=n1658_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n165(7) D=n165_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3607.1-3612.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n165(6) D=n165_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3607.1-3612.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n165(5) D=n165_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3607.1-3612.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n165(4) D=n165_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3607.1-3612.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n165(3) D=n165_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3607.1-3612.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n165(2) D=n165_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3607.1-3612.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n165(1) D=n165_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3607.1-3612.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n165(0) D=n165_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3607.1-3612.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(15) D=n1665_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(14) D=n1665_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(5) D=n1665_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(4) D=n1665_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(3) D=n1665_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(2) D=n1665_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(1) D=n1665_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(0) D=n1665_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(13) D=n1665_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(12) D=n1665_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(11) D=n1665_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(10) D=n1665_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(9) D=n1665_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(8) D=n1665_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(7) D=n1665_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1665(6) D=n1665_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5389.1-5394.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_I1 I2=n1641(7) I3=n1611(7) O=n1665_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_1_I1 I2=n1641(6) I3=n1611(6) O=n1665_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_10_I1 I2=n1658(4) I3=n1619(4) O=n1665_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1619(3) I2=n1658(3) I3=n1665_ff_CQZ_D_LUT4_O_11_I1 O=n1665_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_11_I1 I2=n1658(3) I3=n1619(3) O=n1665_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1619(2) I2=n1658(2) I3=n1665_ff_CQZ_D_LUT4_O_12_I1 O=n1665_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_12_I1 I2=n1658(2) I3=n1619(2) O=n1665_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1658(1) I1=n1619(1) I2=n1619(0) I3=n1658(0) O=n1665_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1665_ff_CQZ_D_LUT4_O_13_I3 O=n1665_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1658(0) I1=n1619(0) I2=n1658(1) I3=n1619(1) O=n1665_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1611(0) I2=n1641(0) I3=n2062 O=n1665_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1619(0) I2=n1658(0) I3=n2062 O=n1665_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1611(5) I2=n1641(5) I3=n1665_ff_CQZ_D_LUT4_O_2_I1 O=n1665_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_2_I1 I2=n1641(5) I3=n1611(5) O=n1665_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1611(4) I2=n1641(4) I3=n1665_ff_CQZ_D_LUT4_O_3_I1 O=n1665_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_3_I1 I2=n1641(4) I3=n1611(4) O=n1665_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1611(3) I2=n1641(3) I3=n1665_ff_CQZ_D_LUT4_O_4_I1 O=n1665_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_4_I1 I2=n1641(3) I3=n1611(3) O=n1665_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1611(2) I2=n1641(2) I3=n1665_ff_CQZ_D_LUT4_O_5_I1 O=n1665_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_5_I1 I2=n1641(2) I3=n1611(2) O=n1665_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1641(1) I1=n1611(1) I2=n1611(0) I3=n1641(0) O=n1665_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1665_ff_CQZ_D_LUT4_O_6_I3 O=n1665_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1641(0) I1=n1611(0) I2=n1641(1) I3=n1611(1) O=n1665_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_7_I1 I2=n1658(7) I3=n1619(7) O=n1665_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1619(6) I2=n1658(6) I3=n1665_ff_CQZ_D_LUT4_O_8_I1 O=n1665_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_8_I1 I2=n1658(6) I3=n1619(6) O=n1665_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1619(5) I2=n1658(5) I3=n1665_ff_CQZ_D_LUT4_O_9_I1 O=n1665_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1665_ff_CQZ_D_LUT4_O_9_I1 I2=n1658(5) I3=n1619(5) O=n1665_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1619(4) I2=n1658(4) I3=n1665_ff_CQZ_D_LUT4_O_10_I1 O=n1665_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n1611(6) I2=n1641(6) I3=n1665_ff_CQZ_D_LUT4_O_1_I1 O=n1665_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n1672(15) D=n1672_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(14) D=n1672_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(5) D=n1672_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(4) D=n1672_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(3) D=n1672_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(2) D=n1672_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(1) D=n1672_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(0) D=n1665_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(13) D=n1672_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(12) D=n1672_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(11) D=n1672_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(10) D=n1672_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(9) D=n1672_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(8) D=n1665_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(7) D=n1672_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1672(6) D=n1672_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5395.1-5400.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_I1 I2=n1641(7) I3=n1611(7) O=n1672_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_1_I1 I2=n1641(6) I3=n1611(6) O=n1672_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_10_I1 I2=n1658(4) I3=n1619(4) O=n1672_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1619(3) I2=n1658(3) I3=n1672_ff_CQZ_D_LUT4_O_11_I1 O=n1672_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_11_I1 I2=n1658(3) I3=n1619(3) O=n1672_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1619(2) I2=n1658(2) I3=n1672_ff_CQZ_D_LUT4_O_12_I1 O=n1672_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_12_I1 I2=n1658(2) I3=n1619(2) O=n1672_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1658(1) I1=n1619(1) I2=n1619(0) I3=n1658(0) O=n1672_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1672_ff_CQZ_D_LUT4_O_13_I3 O=n1672_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1619(0) I1=n1658(0) I2=n1658(1) I3=n1619(1) O=n1672_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n1611(5) I2=n1641(5) I3=n1672_ff_CQZ_D_LUT4_O_2_I1 O=n1672_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_2_I1 I2=n1641(5) I3=n1611(5) O=n1672_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1611(4) I2=n1641(4) I3=n1672_ff_CQZ_D_LUT4_O_3_I1 O=n1672_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_3_I1 I2=n1641(4) I3=n1611(4) O=n1672_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1611(3) I2=n1641(3) I3=n1672_ff_CQZ_D_LUT4_O_4_I1 O=n1672_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_4_I1 I2=n1641(3) I3=n1611(3) O=n1672_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1611(2) I2=n1641(2) I3=n1672_ff_CQZ_D_LUT4_O_5_I1 O=n1672_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_5_I1 I2=n1641(2) I3=n1611(2) O=n1672_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1641(1) I1=n1611(1) I2=n1611(0) I3=n1641(0) O=n1672_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1672_ff_CQZ_D_LUT4_O_6_I3 O=n1672_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1611(0) I1=n1641(0) I2=n1641(1) I3=n1611(1) O=n1672_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_7_I1 I2=n1658(7) I3=n1619(7) O=n1672_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1619(6) I2=n1658(6) I3=n1672_ff_CQZ_D_LUT4_O_8_I1 O=n1672_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_8_I1 I2=n1658(6) I3=n1619(6) O=n1672_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1619(5) I2=n1658(5) I3=n1672_ff_CQZ_D_LUT4_O_9_I1 O=n1672_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1672_ff_CQZ_D_LUT4_O_9_I1 I2=n1658(5) I3=n1619(5) O=n1672_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1619(4) I2=n1658(4) I3=n1672_ff_CQZ_D_LUT4_O_10_I1 O=n1672_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1611(6) I2=n1641(6) I3=n1672_ff_CQZ_D_LUT4_O_1_I1 O=n1672_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1677 I3=n2062 O=n1681_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1677 D=n1677_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5401.1-5406.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1681 I3=n2062 O=n1685_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1681 D=n1681_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5407.1-5412.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1685 I3=n2062 O=n1689_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1685 D=n1685_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5413.1-5418.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1689 O=n1689_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1689_LUT4_I3_O I2=n1729(4) I3=n1689_LUT4_I3_O_LUT4_I1_I3 O=n1689_LUT4_I3_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1689_LUT4_I3_O I2=n1729(1) I3=n1729(0) O=n1689_LUT4_I3_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1729(0) I1=n1729(1) I2=n1729(2) I3=n1729(3) O=n1689_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1689_LUT4_I3_O I3=n1689_LUT4_I3_O_LUT4_I2_I3 O=n1689_LUT4_I3_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1689_LUT4_I3_O I3=n1729(0) O=n1689_LUT4_I3_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1729(0) I1=n1729(1) I2=n1729(2) I3=n1729(3) O=n1689_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n1689_LUT4_I3_O_LUT4_I1_I3 I1=n1729(4) I2=n1729(5) I3=n1689_LUT4_I3_O O=n1689_LUT4_I3_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1729(0) I1=n1729(1) I2=n1729(2) I3=n1689_LUT4_I3_O O=n1689_LUT4_I3_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n1689 D=n1689_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5419.1-5424.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n169(7) I3=n2062 O=n173_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n169(6) I3=n2062 O=n173_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n169(5) I3=n2062 O=n173_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n169(4) I3=n2062 O=n173_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n169(3) I3=n2062 O=n173_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n169(2) I3=n2062 O=n173_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n169(1) I3=n2062 O=n173_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n169(0) I3=n2062 O=n173_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n169(7) D=n169_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3613.1-3618.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n169(6) D=n169_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3613.1-3618.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n169(5) D=n169_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3613.1-3618.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n169(4) D=n169_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3613.1-3618.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n169(3) D=n169_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3613.1-3618.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n169(2) D=n169_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3613.1-3618.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n169(1) D=n169_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3613.1-3618.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n169(0) D=n169_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3613.1-3618.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(7) I3=n2062 O=n169_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(6) I3=n2062 O=n169_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(5) I3=n2062 O=n169_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(4) I3=n2062 O=n169_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(3) I3=n2062 O=n169_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(2) I3=n2062 O=n169_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(1) I3=n2062 O=n169_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n148(0) I3=n2062 O=n169_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1707_LUT4_I1_I0 I1=n1576(0) I2=n1576(3) I3=n1500_LUT4_I3_O O=n1707_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1576(1) I1=n1576(0) I2=n1576(2) I3=n1500_LUT4_I3_O O=n1707_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1019 I1=n1576(0) I2=n1576(1) I3=n1707_LUT4_I1_2_I3 O=n1589_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(2) I3=n1576(3) O=n1707_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(2) I3=n1576(1) O=n1707_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1500_LUT4_I3_O I2=n1576(0) I3=n1576(1) O=n1707_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1500_LUT4_I3_O I3=n1576(0) O=n1707_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1576(0) D=n1707_LUT4_I3_O(0) QCK=$iopadmap$clock_c QEN=n2073 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5231.1-5236.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1711 I3=n2062 O=n1715_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1711 D=n1711_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5449.1-5454.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1576(0) I3=n2062 O=n1711_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1715 I3=n2062 O=n1719_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1715 D=n1715_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5455.1-5460.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1719 I3=n2062 O=n1723_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1719 D=n1719_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5461.1-5466.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1723 I2=n2059 I3=n1768(0) O=n1723_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1723 I2=n2059 I3=n1768(0) O=n1723_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n1723 I3=n1731(0) O=n1723_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=n1723 D=n1723_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5467.1-5472.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1729(5) D=n1689_LUT4_I3_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5473.1-5478.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1729(4) D=n1689_LUT4_I3_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5473.1-5478.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1729(3) D=n1689_LUT4_I3_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5473.1-5478.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1729(2) D=n1689_LUT4_I3_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5473.1-5478.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1729(1) D=n1689_LUT4_I3_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5473.1-5478.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1729(0) D=n1689_LUT4_I3_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5473.1-5478.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1731(0) I2=n2059 I3=n1723 O=n1736_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n1731(0) D=n1736_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5479.1-5484.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1689 I2=n1731(0) I3=n2062 O=n1736_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=n173(7) D=n173_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3619.1-3624.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n173(6) D=n173_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3619.1-3624.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n173(5) D=n173_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3619.1-3624.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n173(4) D=n173_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3619.1-3624.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n173(3) D=n173_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3619.1-3624.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n173(2) D=n173_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3619.1-3624.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n173(1) D=n173_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3619.1-3624.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n173(0) D=n173_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3619.1-3624.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n1741 I3=n2067_LUT4_O_I3 O=n1830_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1741 O=n1741_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O I2=n1817(4) I3=n1830_LUT4_I3_I2 O=n1741_LUT4_I3_O_LUT4_I1_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O I2=n1817(3) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3 O=n1741_LUT4_I3_O_LUT4_I1_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 I2=n1817(3) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(0) I3=n1817(1) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 I3=n1817(4) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0 I1=n1741_LUT4_I3_O_LUT4_I3_1_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(2) I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_I3_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I2 I2=n1830_LUT4_I3_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_2_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_O_I0 I1=n1817(2) I2=n1817(3) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(1) I3=n1817(0) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O I1=n1741_LUT4_I3_O_LUT4_I1_2_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=n1817(3) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1817(1) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_I3_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(3) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1817(5) I2=n1817(6) I3=n1817(4) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(4) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1817(1) I2=n1817(3) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1817(6) I2=n1817(4) I3=n1817(5) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1817(1) I1=n1817(3) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1817(5) I2=n1817(4) I3=n1817(6) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n1817(0) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 I3=n1817(1) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=n1817(3) I1=n1817(0) I2=n1817(1) I3=n1830_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I0 I1=n1817(0) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(3) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_2_I3 I2=n1817(3) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I3_1_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(3) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1817(6) I2=n1817(5) I3=n1817(4) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1817(0) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 I2=n1817(1) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 I1=n1817(2) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I0 I3=n1817(1) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010100111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111111111 +.subckt LUT4 I0=n1019 I1=n1817(4) I2=n1817(5) I3=n1817(6) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1817(2) I1=n1817(3) I2=n1817(0) I3=n1817(1) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000110110100 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n1817(0) I1=n1817(2) I2=n1817(1) I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0_LUT4_O_I1_LUT4_O_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I0_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_I3 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I3_1_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(3) I3=n1830_LUT4_I3_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I2 I1=n1817(3) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I3=n1830_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I2 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000001 +.subckt LUT4 I0=n1817(4) I1=n1817(3) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=n1817(3) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111111 +.subckt LUT4 I0=n1019 I1=n1817(3) I2=n1817(2) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_O_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 I2=n1830_LUT4_I3_I2_LUT4_O_I3 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I2 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I1=n1830_LUT4_I3_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I3=n1817(1) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=n1830_LUT4_I3_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 I2=n1817(3) I3=n1830_LUT4_I3_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I1_LUT4_O_I2 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 I2=n1830_LUT4_I3_I2_LUT4_O_I3 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I3 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=n1817(2) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I0_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=n1830_LUT4_I3_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111111111 +.subckt LUT4 I0=n1817(2) I1=n1817(0) I2=n1817(1) I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101111110100 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=n1817(1) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I1_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2_LUT4_O_I0_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 I2=n1830_LUT4_I3_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_O_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000011111111 +.subckt LUT4 I0=n1830_LUT4_I3_I2 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1817(1) I1=n1817(3) I2=n1817(2) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110000000000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I1_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(3) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_I3_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011111111 +.subckt LUT4 I0=n1817(0) I1=n1817(3) I2=n1817(1) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110011001101 +.subckt LUT4 I0=n1817(3) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000011111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_I3_I0 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I2 I3=n1817(6) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I2 I3=n1817(6) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110011110101 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(3) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1 I2=n1817(0) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1019 I1=n1817(3) I2=n1817(0) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1817(1) I1=n1817(2) I2=n1817(0) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I3_1_I2 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=n1817(3) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 I2=n1817(2) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101111111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I1_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I1_LUT4_O_I1 I2=n1817(5) I3=n1817(4) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=n1817(3) I1=n1817(2) I2=n1741_LUT4_I3_O_LUT4_I3_1_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110100000000 +.subckt LUT4 I0=n1817(0) I1=n1817(1) I2=n1817(3) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101111010100 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_7_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n1817(3) I1=n1817(2) I2=n1817(1) I3=n1830_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100000000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_7_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=n1817(1) I1=n1817(3) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I0_LUT4_O_I2 I3=n1830_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010001000 +.subckt LUT4 I0=n1817(2) I1=n1817(1) I2=n1817(3) I3=n1817(0) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110011110110000 +.subckt LUT4 I0=n1817(5) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2 I3=n1817(6) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111110110000 +.subckt LUT4 I0=n1817(3) I1=n1741_LUT4_I3_O_LUT4_I3_1_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2 I2=n1817(1) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=n1019 I1=n1817(0) I2=n1817(1) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=n1019 I1=n1817(0) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00111010 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3 I2=n1817(4) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I3_1_I2 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1817(1) I1=n1817(2) I2=n1817(0) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110001100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=n1019 I1=n1817(1) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I0 I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1817(2) I1=n1817(1) I2=n1817(3) I3=n1817(0) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=n1817(2) I1=n1817(1) I2=n1817(0) I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(5) I3=n1817(6) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1830_LUT4_I3_I2_LUT4_O_I3 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I1_LUT4_O_I2 I3=n1817(4) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000111110000 +.subckt LUT4 I0=n1019 I1=n1817(3) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I3_1_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1817(2) I1=n1817(0) I2=n1817(3) I3=n1817(1) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=n1817(1) I1=n1817(0) I2=n1817(2) I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001000000000 +.subckt LUT4 I0=n1817(3) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 I2=n1817(2) I3=n1830_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_7_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1817(3) I2=n1817(0) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I0_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I0_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 I2=n1817(3) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1019 I1=n1817(1) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I3=n1817(0) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I1_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I3_1_I2 I1=n1817(2) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_2_I3 I1=n1817(2) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001111111111111 +.subckt LUT4 I0=n1817(0) I1=n1817(3) I2=n1817(2) I3=n1817(1) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110000100011 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_7_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I1_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0_LUT4_O_I1_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I3=n1817(0) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I1 I1=n1817(3) I2=n1817(0) I3=n1830_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=n1817(3) I1=n1741_LUT4_I3_O_LUT4_I3_1_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I1_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I3=n1817(0) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100000111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=n1817(4) I1=n1817(3) I2=n1817(1) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n1817(3) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I2=n1817(0) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I3_1_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1817(0) I1=n1817(2) I2=n1817(1) I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100010000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 I1=n1817(1) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_3_I3_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000011111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001011111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=n1817(3) I1=n1817(0) I2=n1817(1) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I3_1_I2 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 I2=n1817(4) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111111010 +.subckt LUT4 I0=n1019 I1=n1817(3) I2=n1817(1) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1817(6) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=n1817(1) I1=n1817(3) I2=n1817(0) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001110000101111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I3_1_I2 I1=n1817(2) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_I3_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I3_1_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110011111010 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=n1817(2) I1=n1817(3) I2=n1817(0) I3=n1817(1) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111100110001 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I3=n1741_LUT4_I3_O_LUT4_I1_2_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1817(3) I1=n1817(1) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I3_LUT4_O_I1 I3=n1830_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_7_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_7_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I3=n1830_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1817(3) I1=n1817(2) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2 I3=n1817(6) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_7_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100010001000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(2) I3=n1741_LUT4_I3_O_LUT4_I1_2_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(3) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I1 I2=n1817(6) I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 I1=n1817(1) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I2 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I2 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_11_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_2_I3 I1=n1817(2) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_8_I2_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_9_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111110110000 +.subckt LUT4 I0=n1817(2) I1=n1817(1) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_I0 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1830_LUT4_I3_I2 I1=n1817(4) I2=n1817(6) I3=n1817(5) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=n1817(4) I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_I3_I0 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_4_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011111111 +.subckt LUT4 I0=n1019 I1=n1817(3) I2=n1817(2) I3=n1817(1) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_O_I0 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_14_I1 I1=n1817(5) I2=n1817(4) I3=n1817(6) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_O_I3 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 I1=n1741_LUT4_I3_O_LUT4_I1_2_I3 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111110010 +.subckt LUT4 I0=n1830_LUT4_I3_I2_LUT4_O_I3 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_1_I1_LUT4_O_I2 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1817(3) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=n1019 I1=n1817(1) I2=n1817(0) I3=n1817(2) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I2_LUT4_I3_I0 I1=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=n1019 I1=n1817(1) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_I0_LUT4_I3_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1817(2) I1=n1817(3) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=n1830_LUT4_I3_I1 I1=n1817(0) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I3=n1817(1) O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111100010101 +.subckt LUT4 I0=n1817(0) I1=n1817(1) I2=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I3=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 O=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(2) I3=n1741_LUT4_I3_O_LUT4_I1_2_I3 O=n1741_LUT4_I3_O_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1741_LUT4_I3_O I2=n1817(2) I3=n1741_LUT4_I3_O_LUT4_I1_2_I3 O=n1741_LUT4_I3_O_LUT4_I1_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(1) I3=n1817(0) O=n1741_LUT4_I3_O_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O I3=n1741_LUT4_I3_O_LUT4_I2_I3 O=n1741_LUT4_I3_O_LUT4_I1_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O I3=n1817(0) O=n1741_LUT4_I3_O_LUT4_I1_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1830_LUT4_I3_I2 I1=n1817(4) I2=n1817(5) I3=n1817(6) O=n1741_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n1830_LUT4_I3_I2 I1=n1817(4) I2=n1817(5) I3=n1741_LUT4_I3_O O=n1741_LUT4_I3_O_LUT4_I1_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O_LUT4_I3_1_I2 I3=n1741_LUT4_I3_O O=n1741_LUT4_I3_O_LUT4_I1_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(1) I3=n1817(0) O=n1741_LUT4_I3_O_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=n1741 D=n1741_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5485.1-5490.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1689 I3=n2062 O=n1741_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1752(31) D=n1665(15) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(30) D=n1665(14) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(21) D=n1665(5) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(20) D=n1665(4) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(19) D=n1665(3) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(18) D=n1665(2) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(17) D=n1665(1) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(16) D=n1665(0) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(15) D=n1672(15) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(14) D=n1672(14) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(13) D=n1672(13) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(12) D=n1672(12) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(29) D=n1665(13) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(11) D=n1672(11) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(10) D=n1672(10) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(9) D=n1672(9) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(8) D=n1672(8) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(7) D=n1672(7) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(6) D=n1672(6) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(5) D=n1672(5) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(4) D=n1672(4) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(3) D=n1672(3) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(2) D=n1672(2) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(28) D=n1665(12) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(1) D=n1672(1) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(0) D=n1672(0) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(27) D=n1665(11) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(26) D=n1665(10) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(25) D=n1665(9) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(24) D=n1665(8) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(23) D=n1665(7) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1752(22) D=n1665(6) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5491.1-5495.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(31) D=n1665(15) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(30) D=n1665(14) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(21) D=n1665(5) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(20) D=n1665(4) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(19) D=n1665(3) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(18) D=n1665(2) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(17) D=n1665(1) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(16) D=n1665(0) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(15) D=n1672(15) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(14) D=n1672(14) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(13) D=n1672(13) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(12) D=n1672(12) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(29) D=n1665(13) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(11) D=n1672(11) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(10) D=n1672(10) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(9) D=n1672(9) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(8) D=n1672(8) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(7) D=n1672(7) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(6) D=n1672(6) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(5) D=n1672(5) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(4) D=n1672(4) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(3) D=n1672(3) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(2) D=n1672(2) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(28) D=n1665(12) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(1) D=n1672(1) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(0) D=n1672(0) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(27) D=n1665(11) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(26) D=n1665(10) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(25) D=n1665(9) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(24) D=n1665(8) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(23) D=n1665(7) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1756(22) D=n1665(6) QCK=$iopadmap$clock_c QEN=n1736_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5501.1-5505.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1756(15) I1=n1752(15) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(14) I1=n1752(14) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(5) I1=n1752(5) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(4) I1=n1752(4) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(3) I1=n1752(3) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(2) I1=n1752(2) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(1) I1=n1752(1) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1752(0) I1=n1756(0) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1756(13) I1=n1752(13) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(12) I1=n1752(12) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(11) I1=n1752(11) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(10) I1=n1752(10) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(9) I1=n1752(9) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(8) I1=n1752(8) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(7) I1=n1752(7) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(6) I1=n1752(6) I2=n1760 I3=n1801(0) O=n1760_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1756(31) I1=n1752(31) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(30) I1=n1752(30) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(21) I1=n1752(21) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(20) I1=n1752(20) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(19) I1=n1752(19) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(18) I1=n1752(18) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(17) I1=n1752(17) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(16) I1=n1752(16) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(29) I1=n1752(29) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(28) I1=n1752(28) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(27) I1=n1752(27) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(26) I1=n1752(26) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(25) I1=n1752(25) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(24) I1=n1752(24) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(23) I1=n1752(23) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1756(22) I1=n1752(22) I2=n1801(0) I3=n1760 O=n1760_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n1760 D=n1760_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5511.1-5516.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1731(0) O=n1760_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n1768(0) D=n1773_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5523.1-5528.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1768(0) I2=n1689 I3=n2062 O=n1773_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=n1789(31) D=n1665(15) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(30) D=n1665(14) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(21) D=n1665(5) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(20) D=n1665(4) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(19) D=n1665(3) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(18) D=n1665(2) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(17) D=n1665(1) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(16) D=n1665(0) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(15) D=n1672(15) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(14) D=n1672(14) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(13) D=n1672(13) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(12) D=n1672(12) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(29) D=n1665(13) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(11) D=n1672(11) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(10) D=n1672(10) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(9) D=n1672(9) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(8) D=n1672(8) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(7) D=n1672(7) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(6) D=n1672(6) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(5) D=n1672(5) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(4) D=n1672(4) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(3) D=n1672(3) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(2) D=n1672(2) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(28) D=n1665(12) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(1) D=n1672(1) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(0) D=n1672(0) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(27) D=n1665(11) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(26) D=n1665(10) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(25) D=n1665(9) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(24) D=n1665(8) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(23) D=n1665(7) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1789(22) D=n1665(6) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5529.1-5533.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(31) D=n1665(15) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(30) D=n1665(14) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(21) D=n1665(5) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(20) D=n1665(4) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(19) D=n1665(3) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(18) D=n1665(2) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(17) D=n1665(1) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(16) D=n1665(0) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(15) D=n1672(15) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(14) D=n1672(14) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(13) D=n1672(13) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(12) D=n1672(12) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(29) D=n1665(13) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(11) D=n1672(11) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(10) D=n1672(10) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(9) D=n1672(9) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(8) D=n1672(8) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(7) D=n1672(7) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(6) D=n1672(6) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(5) D=n1672(5) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(4) D=n1672(4) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(3) D=n1672(3) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(2) D=n1672(2) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(28) D=n1665(12) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(1) D=n1672(1) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(0) D=n1672(0) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(27) D=n1665(11) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(26) D=n1665(10) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(25) D=n1665(9) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(24) D=n1665(8) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(23) D=n1665(7) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1793(22) D=n1665(6) QCK=$iopadmap$clock_c QEN=n1723_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5539.1-5543.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1793(15) I1=n1789(15) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(14) I1=n1789(14) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(5) I1=n1789(5) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(4) I1=n1789(4) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(3) I1=n1789(3) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(2) I1=n1789(2) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(1) I1=n1789(1) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1789(0) I1=n1793(0) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n1793(13) I1=n1789(13) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(12) I1=n1789(12) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(11) I1=n1789(11) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(10) I1=n1789(10) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(9) I1=n1789(9) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(8) I1=n1789(8) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(7) I1=n1789(7) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(6) I1=n1789(6) I2=n1797 I3=n1801(0) O=n1797_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n1793(31) I1=n1789(31) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(30) I1=n1789(30) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(21) I1=n1789(21) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(20) I1=n1789(20) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(19) I1=n1789(19) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(18) I1=n1789(18) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(17) I1=n1789(17) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(16) I1=n1789(16) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(29) I1=n1789(29) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(28) I1=n1789(28) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(27) I1=n1789(27) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(26) I1=n1789(26) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(25) I1=n1789(25) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(24) I1=n1789(24) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(23) I1=n1789(23) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n1793(22) I1=n1789(22) I2=n1801(0) I3=n1797 O=n1797_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n1797 D=n1797_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5549.1-5554.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1768(0) O=n1797_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n1801(0) D=n1806_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5555.1-5560.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1741_LUT4_I3_O I3=n1806_ff_CQZ_D_LUT4_O_I3 O=n1806_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1729(1) I1=n1729(0) I2=n1806_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1801(0) O=n1806_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=n1729(2) I1=n1729(3) I2=n1729(4) I3=n1729(5) O=n1806_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=n1817(6) D=n1741_LUT4_I3_O_LUT4_I1_O(6) QCK=$iopadmap$clock_c QEN=n2067 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5561.1-5566.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1817(5) D=n1741_LUT4_I3_O_LUT4_I1_O(5) QCK=$iopadmap$clock_c QEN=n2067 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5561.1-5566.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1817(4) D=n1741_LUT4_I3_O_LUT4_I1_O(4) QCK=$iopadmap$clock_c QEN=n2067 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5561.1-5566.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1817(3) D=n1741_LUT4_I3_O_LUT4_I1_O(3) QCK=$iopadmap$clock_c QEN=n2067 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5561.1-5566.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1817(2) D=n1741_LUT4_I3_O_LUT4_I1_O(2) QCK=$iopadmap$clock_c QEN=n2067 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5561.1-5566.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1817(1) D=n1741_LUT4_I3_O_LUT4_I1_O(1) QCK=$iopadmap$clock_c QEN=n2067 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5561.1-5566.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1821(0) I2=n1830_LUT4_I3_I1 I3=n1830_LUT4_I3_I2 O=n2067_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt ff CQZ=n1821(0) D=n1830_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5567.1-5572.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1830_LUT4_I3_I1 I2=n1830_LUT4_I3_I2 I3=n1830 O=n1918_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=n1019 I1=n1817(5) I2=n1817(4) I3=n1817(6) O=n1830_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1817(3) I2=n1817(0) I3=n1830_LUT4_I3_I2_LUT4_O_I3 O=n1830_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(1) I3=n1817(2) O=n1830_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=n1830 D=n1830_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5573.1-5578.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(15) D=n1836_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(14) D=n1836_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(5) D=n1836_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(4) D=n1836_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(3) D=n1836_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(2) D=n1836_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(1) D=n1836_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(0) D=n1836_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(13) D=n1836_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(12) D=n1836_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(11) D=n1836_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(10) D=n1836_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(9) D=n1836_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(8) D=n1836_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(7) D=n1836_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1836(6) D=n1836_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5579.1-5584.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_O I3=n1760_LUT4_I2_O O=n1836_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_1_O I3=n1760_LUT4_I2_1_O O=n1836_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_10_O I3=n1760_LUT4_I2_10_O O=n1836_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_11_O I3=n1760_LUT4_I2_11_O O=n1836_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_12_O I3=n1760_LUT4_I2_12_O O=n1836_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_13_O I3=n1760_LUT4_I2_13_O O=n1836_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_14_O I3=n1760_LUT4_I2_14_O O=n1836_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_15_O I3=n1760_LUT4_I2_15_O O=n1836_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_2_O I3=n1760_LUT4_I2_2_O O=n1836_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_3_O I3=n1760_LUT4_I2_3_O O=n1836_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_4_O I3=n1760_LUT4_I2_4_O O=n1836_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_5_O I3=n1760_LUT4_I2_5_O O=n1836_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_6_O I3=n1760_LUT4_I2_6_O O=n1836_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_7_O I3=n1760_LUT4_I2_7_O O=n1836_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_8_O I3=n1760_LUT4_I2_8_O O=n1836_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1760_LUT4_I3_9_O I3=n1760_LUT4_I2_9_O O=n1836_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=n1842(15) D=n1842_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(14) D=n1842_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(5) D=n1842_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(4) D=n1842_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(3) D=n1842_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(2) D=n1842_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(1) D=n1842_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(0) D=n1842_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(13) D=n1842_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(12) D=n1842_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(11) D=n1842_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(10) D=n1842_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(9) D=n1842_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(8) D=n1842_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(7) D=n1842_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1842(6) D=n1842_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5585.1-5590.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_O I3=n1797_LUT4_I2_O O=n1842_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_1_O I3=n1797_LUT4_I2_1_O O=n1842_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_10_O I3=n1797_LUT4_I2_10_O O=n1842_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_11_O I3=n1797_LUT4_I2_11_O O=n1842_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_12_O I3=n1797_LUT4_I2_12_O O=n1842_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_13_O I3=n1797_LUT4_I2_13_O O=n1842_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_14_O I3=n1797_LUT4_I2_14_O O=n1842_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_15_O I3=n1797_LUT4_I2_15_O O=n1842_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_2_O I3=n1797_LUT4_I2_2_O O=n1842_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_3_O I3=n1797_LUT4_I2_3_O O=n1842_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_4_O I3=n1797_LUT4_I2_4_O O=n1842_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_5_O I3=n1797_LUT4_I2_5_O O=n1842_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_6_O I3=n1797_LUT4_I2_6_O O=n1842_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_7_O I3=n1797_LUT4_I2_7_O O=n1842_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_8_O I3=n1797_LUT4_I2_8_O O=n1842_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1797_LUT4_I3_9_O I3=n1797_LUT4_I2_9_O O=n1842_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1848(7) I3=n2062 O=n1852_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1848(6) I3=n2062 O=n1852_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1848(5) I3=n2062 O=n1852_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1848(4) I3=n2062 O=n1852_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1848(3) I3=n2062 O=n1852_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1848(2) I3=n2062 O=n1852_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1848(1) I3=n2062 O=n1852_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1848(0) I3=n2062 O=n1852_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1848(7) D=n1848_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5591.1-5596.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1848(6) D=n1848_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5591.1-5596.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1848(5) D=n1848_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5591.1-5596.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1848(4) D=n1848_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5591.1-5596.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1848(3) D=n1848_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5591.1-5596.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1848(2) D=n1848_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5591.1-5596.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1848(1) D=n1848_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5591.1-5596.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1848(0) D=n1848_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5591.1-5596.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(15) I3=n2062 O=n1848_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(14) I3=n2062 O=n1848_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(13) I3=n2062 O=n1848_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(12) I3=n2062 O=n1848_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(11) I3=n2062 O=n1848_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(10) I3=n2062 O=n1848_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(9) I3=n2062 O=n1848_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(8) I3=n2062 O=n1848_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184(7) I3=n2062 O=n195_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184(6) I3=n2062 O=n195_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184(5) I3=n2062 O=n195_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184(4) I3=n2062 O=n195_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184(3) I3=n2062 O=n195_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184(2) I3=n2062 O=n195_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184(1) I3=n2062 O=n195_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184(0) I3=n2062 O=n195_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n184(7) D=n184_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3631.1-3636.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n184(6) D=n184_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3631.1-3636.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n184(5) D=n184_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3631.1-3636.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n184(4) D=n184_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3631.1-3636.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n184(3) D=n184_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3631.1-3636.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n184(2) D=n184_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3631.1-3636.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n184(1) D=n184_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3631.1-3636.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n184(0) D=n184_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3631.1-3636.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n184_ff_CQZ_D_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_I3 O=n184_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n184_ff_CQZ_D_LUT4_O_1_I3 O=n184_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_2_I1 I1=n184_ff_CQZ_D_LUT4_O_2_I3 I2=n184_ff_CQZ_D_LUT4_O_2_I2 I3=n184_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n2062 I1=n184_ff_CQZ_D_LUT4_O_2_I1 I2=n184_ff_CQZ_D_LUT4_O_2_I2 I3=n184_ff_CQZ_D_LUT4_O_2_I3 O=n184_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n184_ff_CQZ_D_LUT4_O_3_I2 I2=n184_ff_CQZ_D_LUT4_O_3_I3 I3=n184_ff_CQZ_D_LUT4_O_3_I1 O=n184_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 I3=n184_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 O=n184_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n154(15) I1=n154(14) I2=n154(12) I3=n154(13) O=n184_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111101010001 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I2=n154(15) I3=n184_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=n2062 I1=n184_ff_CQZ_D_LUT4_O_3_I1 I2=n184_ff_CQZ_D_LUT4_O_3_I2 I3=n184_ff_CQZ_D_LUT4_O_3_I3 O=n184_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I1=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I3=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n154(14) I1=n154(15) I2=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I3=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 O=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I2=n154(14) I3=n154(15) O=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I1=n154(14) I2=n154(15) I3=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I2=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n154(13) I1=n154(14) I2=n154(15) I3=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 I1=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I2=n154(14) I3=n154(15) O=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=n154(15) I2=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I3=n184_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 I3=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 O=n184_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n154(14) I1=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I2=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 I3=n154(15) O=n184_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000110000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n184_ff_CQZ_D_LUT4_O_4_I3 O=n184_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I1=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I0 I1=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I2=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I3=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=n154(13) I1=n154(14) I2=n154(15) I3=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=n1019 I1=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n184_ff_CQZ_D_LUT4_O_5_I3 O=n184_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_6_I1 I1=n184_ff_CQZ_D_LUT4_O_6_I3 I2=n184_ff_CQZ_D_LUT4_O_6_I2 I3=n184_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n184_ff_CQZ_D_LUT4_O_6_I1 I2=n184_ff_CQZ_D_LUT4_O_6_I2 I3=n184_ff_CQZ_D_LUT4_O_6_I3 O=n184_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_6_I1 I1=n184_ff_CQZ_D_LUT4_O_6_I3 I2=n184_ff_CQZ_D_LUT4_O_6_I2 I3=n184_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n184_ff_CQZ_D_LUT4_O_7_I2 I2=n184_ff_CQZ_D_LUT4_O_7_I3 I3=n184_ff_CQZ_D_LUT4_O_7_I1 O=n184_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n154(15) I2=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I0 I1=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 O=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n154(14) I2=n154(13) I3=n154(12) O=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n154(15) I2=n154(14) I3=n154(13) O=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I3=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 O=n184_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I0 I1=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I2=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I3=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n2062 I1=n184_ff_CQZ_D_LUT4_O_7_I1 I2=n184_ff_CQZ_D_LUT4_O_7_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I3 O=n184_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 I1=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n154(14) I3=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 I1=n154(13) I2=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I3=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 O=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n154(13) I1=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0 I2=n154(8) I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 O=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=n1019 I1=n154(11) I2=n154(10) I3=n154(9) O=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n154(8) I1=n154(9) I2=n154(10) I3=n154(11) O=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011101111111 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 I1=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=n154(12) I3=n154(11) O=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101000110000 +.subckt LUT4 I0=n1019 I1=n154(10) I2=n154(9) I3=n154(8) O=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n154(10) I2=n154(9) I3=n154(8) O=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 I1=n154(14) I2=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0 I1=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 I2=n184_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n154(8) O=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=n1019 I1=n154(9) I2=n154(8) I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n154(12) I2=n154(11) I3=n154(10) O=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n154(11) I2=n154(10) I3=n154(9) O=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n154(12) I2=n154(11) I3=n154(10) O=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n154(8) I1=n154(9) I2=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n154(10) O=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n154(13) I2=n154(12) I3=n154(11) O=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n154(9) I2=n154(8) I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n154(15) I2=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I0 I1=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n154(8) I2=n154(9) I3=n154(10) O=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111010101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 O=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n154(10) I2=n154(9) I3=n154(8) O=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n154(13) I2=n154(12) I3=n154(11) O=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n154(14) I2=n154(13) I3=n154(12) O=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I2=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n154(14) I1=n154(13) I2=n154(15) I3=n184_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I3=n184_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 O=n184_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n184_ff_CQZ_D_LUT4_O_2_I1 I1=n184_ff_CQZ_D_LUT4_O_2_I3 I2=n184_ff_CQZ_D_LUT4_O_2_I2 I3=n184_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n184_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n184_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n184_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n154(12) I1=n154(13) I2=n154(15) I3=n154(14) O=n184_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000111001111 +.subckt ff CQZ=n1852(7) D=n1852_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5597.1-5602.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1852(6) D=n1852_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5597.1-5602.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1852(5) D=n1852_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5597.1-5602.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1852(4) D=n1852_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5597.1-5602.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1852(3) D=n1852_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5597.1-5602.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1852(2) D=n1852_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5597.1-5602.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1852(1) D=n1852_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5597.1-5602.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1852(0) D=n1852_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5597.1-5602.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1856(7) I3=n2062 O=n1860_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1856(6) I3=n2062 O=n1860_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1856(5) I3=n2062 O=n1860_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1856(4) I3=n2062 O=n1860_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1856(3) I3=n2062 O=n1860_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1856(2) I3=n2062 O=n1860_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1856(1) I3=n2062 O=n1860_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1856(0) I3=n2062 O=n1860_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1856(7) D=n1856_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5603.1-5608.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1856(6) D=n1856_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5603.1-5608.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1856(5) D=n1856_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5603.1-5608.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1856(4) D=n1856_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5603.1-5608.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1856(3) D=n1856_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5603.1-5608.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1856(2) D=n1856_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5603.1-5608.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1856(1) D=n1856_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5603.1-5608.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1856(0) D=n1856_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5603.1-5608.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(7) I3=n2062 O=n1856_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(6) I3=n2062 O=n1856_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(5) I3=n2062 O=n1856_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(4) I3=n2062 O=n1856_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(3) I3=n2062 O=n1856_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(2) I3=n2062 O=n1856_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(1) I3=n2062 O=n1856_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1836(0) I3=n2062 O=n1856_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1860(7) D=n1860_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5609.1-5614.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1860(6) D=n1860_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5609.1-5614.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1860(5) D=n1860_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5609.1-5614.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1860(4) D=n1860_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5609.1-5614.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1860(3) D=n1860_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5609.1-5614.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1860(2) D=n1860_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5609.1-5614.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1860(1) D=n1860_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5609.1-5614.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1860(0) D=n1860_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5609.1-5614.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(15) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(14) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(5) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(4) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(3) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(2) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(1) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(0) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(13) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(12) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(11) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(10) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(9) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(8) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(7) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1863(6) D=n1741_LUT4_I3_O_LUT4_I1_1_I3_LUT4_I0_O_LUT4_I2_O_LUT4_I3_O_LUT4_I2_O(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5615.1-5746.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1871(7) D=n1871_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5747.1-5752.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1871(6) D=n1871_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5747.1-5752.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1871(5) D=n1871_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5747.1-5752.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1871(4) D=n1871_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5747.1-5752.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1871(3) D=n1871_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5747.1-5752.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1871(2) D=n1871_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5747.1-5752.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1871(1) D=n1871_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5747.1-5752.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1871(0) D=n1871_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5747.1-5752.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n1871_ff_CQZ_D_LUT4_O_I3 O=n1871_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_1_I1 I2=n1871_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n1871_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_2_I2 I2=n1871_ff_CQZ_D_LUT4_O_2_I3 I3=n1871_ff_CQZ_D_LUT4_O_2_I1 O=n1871_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1871_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=n1871_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n1871_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1871_ff_CQZ_D_LUT4_O_2_I1 I2=n1871_ff_CQZ_D_LUT4_O_2_I2 I3=n1871_ff_CQZ_D_LUT4_O_2_I3 O=n1871_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 I2=n1842(12) I3=n1863(14) O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1863(13) I2=n1842(12) I3=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(13) I1=n1863(12) I2=n1842(14) I3=n1863(11) O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(13) I1=n1842(14) I2=n1863(11) I3=n1863(12) O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1842(14) I1=n1863(13) I2=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1842(13) I1=n1863(14) I2=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I3=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(12) I3=n1842(15) O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1842(15) I3=n1863(10) O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n1842(15) I1=n1863(11) I2=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(12) I3=n1842(14) O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(13) I3=n1842(13) O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I2=n1863(14) I3=n1842(12) O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(15) I3=n1842(11) O=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1842(13) I3=n1863(14) O=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n1842(15) I3=n1863(11) O=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(15) I3=n1842(12) O=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n1863(13) I3=n1842(15) O=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1842(14) I1=n1863(13) I2=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1871_ff_CQZ_D_LUT4_O_3_I3 O=n1871_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1871_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n1871_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=n1842(11) I3=n1863(14) O=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I2=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I3=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1871_ff_CQZ_D_LUT4_O_4_I3 O=n1871_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_5_I1 I1=n1871_ff_CQZ_D_LUT4_O_5_I3 I2=n1871_ff_CQZ_D_LUT4_O_5_I2 I3=n1871_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1871_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1871_ff_CQZ_D_LUT4_O_5_I1 I2=n1871_ff_CQZ_D_LUT4_O_5_I2 I3=n1871_ff_CQZ_D_LUT4_O_5_I3 O=n1871_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_5_I1 I1=n1871_ff_CQZ_D_LUT4_O_5_I3 I2=n1871_ff_CQZ_D_LUT4_O_5_I2 I3=n1871_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I3 I2=n1871_ff_CQZ_D_LUT4_O_6_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I1 O=n1871_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1842(10) I3=n1863(14) O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1863(13) I2=n1842(10) I3=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(11) I1=n1863(12) I2=n1842(12) I3=n1863(11) O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(11) I1=n1842(12) I2=n1863(11) I3=n1863(12) O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(15) I3=n1842(9) O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(11) I1=n1863(14) I2=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1863(13) I2=n1842(11) I3=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(12) I1=n1842(13) I2=n1863(11) I3=n1863(12) O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(15) I3=n1842(10) O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1842(15) I2=n1863(10) I3=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(9) I3=n1842(14) O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1863(13) I3=n1842(12) O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n2062 I1=n1871_ff_CQZ_D_LUT4_O_6_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I3 O=n1871_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n1863(14) I2=n1842(8) I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1863(13) I2=n1842(8) I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(9) I1=n1863(12) I2=n1842(10) I3=n1863(11) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(9) I1=n1842(10) I2=n1863(11) I3=n1863(12) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1863(10) I2=n1842(10) I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1863(8) I1=n1842(12) I2=n1842(11) I3=n1863(9) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1863(8) I1=n1842(11) I2=n1842(12) I3=n1863(9) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1863(13) I3=n1842(8) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1863(10) I3=n1842(11) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I2=n1863(14) I3=n1842(8) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(9) I1=n1863(14) I2=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I3=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1863(13) I3=n1842(9) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1863(10) I2=n1842(11) I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1863(8) I1=n1842(13) I2=n1842(12) I3=n1863(9) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1863(8) I1=n1842(12) I2=n1842(13) I3=n1863(9) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1863(10) I3=n1842(12) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1863(13) I3=n1842(10) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1863(8) I1=n1842(15) I2=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(10) I3=n1842(13) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1863(10) I2=n1842(12) I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1863(8) I1=n1842(14) I2=n1842(13) I3=n1863(9) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1863(8) I1=n1842(13) I2=n1842(14) I3=n1863(9) O=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=n1842(9) I3=n1863(14) O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1863(13) I2=n1842(9) I3=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(10) I1=n1863(12) I2=n1842(11) I3=n1863(11) O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(10) I1=n1842(11) I2=n1863(11) I3=n1863(12) O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(15) I3=n1842(8) O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(10) I1=n1863(14) I2=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1842(14) I1=n1863(10) I2=n1842(15) I3=n1863(9) O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1863(13) I3=n1842(11) O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1842(12) I1=n1863(12) I2=n1842(13) I3=n1863(11) O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1863(8) I3=n1842(15) O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1871_ff_CQZ_D_LUT4_O_7_I3 O=n1871_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I0 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1842(8) I3=n1863(8) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(10) I3=n1842(8) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(9) I3=n1842(9) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1842(10) I3=n1863(8) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1842(8) I1=n1863(11) I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1863(10) I3=n1842(10) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1863(8) I1=n1842(10) I2=n1842(11) I3=n1863(9) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(10) I3=n1842(9) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1863(8) I1=n1842(11) I2=n1842(10) I3=n1863(9) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(9) I1=n1863(11) I2=n1842(8) I3=n1863(12) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n1842(8) I3=n1863(11) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1842(9) I1=n1842(8) I2=n1863(11) I3=n1863(12) O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_2_I1 I1=n1871_ff_CQZ_D_LUT4_O_2_I3 I2=n1871_ff_CQZ_D_LUT4_O_2_I2 I3=n1871_ff_CQZ_D_LUT4_O_1_I2 O=n1871_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1871_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n1871_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1863(13) I2=n1842(15) I3=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1842(14) I1=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1863(14) O=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1842(14) I1=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1863(14) O=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n1863(13) I2=n1842(14) I3=n1871_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(15) I3=n1842(13) O=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1842(14) I1=n1863(15) I2=n1842(15) I3=n1863(14) O=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(14) I1=n1863(14) I2=n1842(15) I3=n1863(15) O=n1871_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt ff CQZ=n1877(7) D=n1877_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5753.1-5758.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1877(6) D=n1877_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5753.1-5758.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1877(5) D=n1877_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5753.1-5758.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1877(4) D=n1877_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5753.1-5758.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1877(3) D=n1877_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5753.1-5758.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1877(2) D=n1877_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5753.1-5758.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1877(1) D=n1877_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5753.1-5758.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1877(0) D=n1877_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5753.1-5758.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n1877_ff_CQZ_D_LUT4_O_I3 O=n1877_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n2062 I1=n1877_ff_CQZ_D_LUT4_O_1_I1 I2=n1877_ff_CQZ_D_LUT4_O_1_I2 I3=n1877_ff_CQZ_D_LUT4_O_1_I3 O=n1877_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_2_I2 I2=n1877_ff_CQZ_D_LUT4_O_2_I3 I3=n1877_ff_CQZ_D_LUT4_O_2_I1 O=n1877_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1877_ff_CQZ_D_LUT4_O_1_I3 I3=n1877_ff_CQZ_D_LUT4_O_1_I2 O=n1877_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n1877_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1877_ff_CQZ_D_LUT4_O_2_I1 I2=n1877_ff_CQZ_D_LUT4_O_2_I2 I3=n1877_ff_CQZ_D_LUT4_O_2_I3 O=n1877_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 I2=n1842(4) I3=n1863(6) O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1863(5) I2=n1842(4) I3=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(5) I1=n1863(4) I2=n1842(6) I3=n1863(3) O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(5) I1=n1842(6) I2=n1863(3) I3=n1863(4) O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1842(6) I1=n1863(5) I2=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1842(5) I1=n1863(6) I2=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I3=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(4) I3=n1842(7) O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1842(7) I3=n1863(2) O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n1842(7) I1=n1863(3) I2=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(4) I3=n1842(6) O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(5) I3=n1842(5) O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I2=n1863(6) I3=n1842(4) O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(3) O=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1842(5) I3=n1863(6) O=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n1842(7) I3=n1863(3) O=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(4) O=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n1863(5) I3=n1842(7) O=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1842(6) I1=n1863(5) I2=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1877_ff_CQZ_D_LUT4_O_3_I3 O=n1877_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1877_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n1877_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=n1842(3) I3=n1863(6) O=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I2=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I3=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1877_ff_CQZ_D_LUT4_O_4_I3 O=n1877_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I1 I1=n1877_ff_CQZ_D_LUT4_O_5_I3 I2=n1877_ff_CQZ_D_LUT4_O_5_I2 I3=n1877_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1877_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1877_ff_CQZ_D_LUT4_O_5_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I3 O=n1877_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I1 I1=n1877_ff_CQZ_D_LUT4_O_5_I3 I2=n1877_ff_CQZ_D_LUT4_O_5_I2 I3=n1877_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n1877_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n1877_ff_CQZ_D_LUT4_O_7_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I1 O=n1877_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n1842(1) I3=n1863(6) O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1863(5) I2=n1842(1) I3=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(2) I1=n1863(4) I2=n1842(3) I3=n1863(3) O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(2) I1=n1842(3) I2=n1863(3) I3=n1863(4) O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(0) O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(2) I1=n1863(6) I2=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1842(6) I1=n1863(2) I2=n1842(7) I3=n1863(1) O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1863(5) I3=n1842(3) O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1842(4) I1=n1863(4) I2=n1842(5) I3=n1863(3) O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1863(0) I3=n1842(7) O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1842(2) I3=n1863(6) O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1863(5) I2=n1842(2) I3=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(3) I1=n1863(4) I2=n1842(4) I3=n1863(3) O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(3) I1=n1842(4) I2=n1863(3) I3=n1863(4) O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(1) O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(3) I1=n1863(6) I2=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1863(5) I2=n1842(3) I3=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(4) I1=n1842(5) I2=n1863(3) I3=n1863(4) O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(2) O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1842(7) I2=n1863(2) I3=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(1) I3=n1842(6) O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1863(5) I3=n1842(4) O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1877_ff_CQZ_D_LUT4_O_6_I3 O=n1877_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I2 I1=n1877_ff_CQZ_D_LUT4_O_7_I1 I2=n1877_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2 I3=n2062 O=n1877_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1842(1) I1=n1842(0) I2=n1863(3) I3=n1863(4) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011100000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1863(0) I1=n1842(0) I2=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1863(2) I3=n1842(2) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=n1863(2) I2=n1842(1) I3=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1863(0) I1=n1842(3) I2=n1842(2) I3=n1863(1) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1863(0) I1=n1842(2) I2=n1842(3) I3=n1863(1) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1842(1) I1=n1863(3) I2=n1842(0) I3=n1863(4) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1863(3) I2=n1842(0) I3=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I2=n1863(2) I3=n1842(1) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n1863(3) I3=n1842(0) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1863(0) I3=n1842(2) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1863(0) I3=n1842(2) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(2) I3=n1842(0) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(1) I3=n1842(1) O=n1877_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1863(6) I2=n1842(0) I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1863(5) I2=n1842(0) I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(1) I1=n1863(4) I2=n1842(2) I3=n1863(3) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(1) I1=n1842(2) I2=n1863(3) I3=n1863(4) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1863(2) I2=n1842(2) I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1863(0) I1=n1842(4) I2=n1842(3) I3=n1863(1) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1863(0) I1=n1842(3) I2=n1842(4) I3=n1863(1) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1863(5) I3=n1842(0) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1863(2) I3=n1842(3) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 I2=n1863(6) I3=n1842(0) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(1) I1=n1863(6) I2=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I3=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1863(5) I3=n1842(1) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1863(2) I2=n1842(3) I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1863(0) I1=n1842(5) I2=n1842(4) I3=n1863(1) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1863(0) I1=n1842(4) I2=n1842(5) I3=n1863(1) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1863(2) I3=n1842(4) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1863(5) I3=n1842(2) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1863(0) I1=n1842(7) I2=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(2) I3=n1842(5) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1863(2) I2=n1842(4) I3=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1863(0) I1=n1842(6) I2=n1842(5) I3=n1863(1) O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1842(5) I2=n1863(0) I3=n1877_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=n1877_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_2_I1 I1=n1877_ff_CQZ_D_LUT4_O_2_I3 I2=n1877_ff_CQZ_D_LUT4_O_2_I2 I3=n1877_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1877_ff_CQZ_D_LUT4_O_1_I2 I3=n1877_ff_CQZ_D_LUT4_O_1_I3 O=n1877_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1863(5) I2=n1842(7) I3=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1842(6) I1=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1863(6) O=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1842(6) I1=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1863(6) O=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n1863(5) I2=n1842(6) I3=n1877_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(5) O=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1842(6) I1=n1863(7) I2=n1842(7) I3=n1863(6) O=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(6) I1=n1863(6) I2=n1842(7) I3=n1863(7) O=n1877_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt ff CQZ=n1882(7) D=n1882_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5759.1-5764.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1882(6) D=n1882_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5759.1-5764.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1882(5) D=n1882_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5759.1-5764.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1882(4) D=n1882_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5759.1-5764.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1882(3) D=n1882_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5759.1-5764.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1882(2) D=n1882_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5759.1-5764.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1882(1) D=n1882_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5759.1-5764.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1882(0) D=n1882_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5759.1-5764.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1882_ff_CQZ_D_LUT4_O_I1 I2=n1877(7) I3=n1871(7) O=n1882_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1882_ff_CQZ_D_LUT4_O_1_I1 I2=n1877(6) I3=n1871(6) O=n1882_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1871(5) I2=n1877(5) I3=n1882_ff_CQZ_D_LUT4_O_2_I1 O=n1882_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1882_ff_CQZ_D_LUT4_O_2_I1 I2=n1877(5) I3=n1871(5) O=n1882_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1871(4) I2=n1877(4) I3=n1882_ff_CQZ_D_LUT4_O_3_I1 O=n1882_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1882_ff_CQZ_D_LUT4_O_3_I1 I2=n1877(4) I3=n1871(4) O=n1882_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1871(3) I2=n1877(3) I3=n1882_ff_CQZ_D_LUT4_O_4_I1 O=n1882_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1882_ff_CQZ_D_LUT4_O_4_I1 I2=n1877(3) I3=n1871(3) O=n1882_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1871(2) I2=n1877(2) I3=n1882_ff_CQZ_D_LUT4_O_5_I1 O=n1882_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1882_ff_CQZ_D_LUT4_O_5_I1 I2=n1877(2) I3=n1871(2) O=n1882_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1877(1) I1=n1871(1) I2=n1871(0) I3=n1877(0) O=n1882_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1882_ff_CQZ_D_LUT4_O_6_I3 O=n1882_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1871(0) I1=n1877(0) I2=n1877(1) I3=n1871(1) O=n1882_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n1871(0) I2=n1877(0) I3=n2062 O=n1882_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1871(6) I2=n1877(6) I3=n1882_ff_CQZ_D_LUT4_O_1_I1 O=n1882_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=n1888(7) D=n1888_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5765.1-5770.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1888(6) D=n1888_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5765.1-5770.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1888(5) D=n1888_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5765.1-5770.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1888(4) D=n1888_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5765.1-5770.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1888(3) D=n1888_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5765.1-5770.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1888(2) D=n1888_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5765.1-5770.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1888(1) D=n1888_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5765.1-5770.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1888(0) D=n1888_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5765.1-5770.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n1888_ff_CQZ_D_LUT4_O_I3 O=n1888_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_1_I1 I2=n1888_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n1888_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_2_I2 I2=n1888_ff_CQZ_D_LUT4_O_2_I3 I3=n1888_ff_CQZ_D_LUT4_O_2_I1 O=n1888_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1888_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=n1888_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n1888_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1888_ff_CQZ_D_LUT4_O_2_I1 I2=n1888_ff_CQZ_D_LUT4_O_2_I2 I3=n1888_ff_CQZ_D_LUT4_O_2_I3 O=n1888_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 I2=n1842(12) I3=n1863(6) O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1863(5) I2=n1842(12) I3=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(13) I1=n1863(4) I2=n1842(14) I3=n1863(3) O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(13) I1=n1842(14) I2=n1863(3) I3=n1863(4) O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1842(14) I1=n1863(5) I2=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1842(13) I1=n1863(6) I2=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I3=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(4) I3=n1842(15) O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1842(15) I3=n1863(2) O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n1842(15) I1=n1863(3) I2=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(4) I3=n1842(14) O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(5) I3=n1842(13) O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I2=n1863(6) I3=n1842(12) O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(11) O=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n1842(13) I3=n1863(6) O=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n1842(15) I3=n1863(3) O=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(12) O=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n1863(5) I3=n1842(15) O=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1842(14) I1=n1863(5) I2=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1888_ff_CQZ_D_LUT4_O_3_I3 O=n1888_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1888_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n1888_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=n1842(11) I3=n1863(6) O=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I2=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I3=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1888_ff_CQZ_D_LUT4_O_4_I3 O=n1888_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_5_I1 I1=n1888_ff_CQZ_D_LUT4_O_5_I3 I2=n1888_ff_CQZ_D_LUT4_O_5_I2 I3=n1888_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1888_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1888_ff_CQZ_D_LUT4_O_5_I1 I2=n1888_ff_CQZ_D_LUT4_O_5_I2 I3=n1888_ff_CQZ_D_LUT4_O_5_I3 O=n1888_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_5_I1 I1=n1888_ff_CQZ_D_LUT4_O_5_I3 I2=n1888_ff_CQZ_D_LUT4_O_5_I2 I3=n1888_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I3 I2=n1888_ff_CQZ_D_LUT4_O_6_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I1 O=n1888_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n1842(10) I3=n1863(6) O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1863(5) I2=n1842(10) I3=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(11) I1=n1863(4) I2=n1842(12) I3=n1863(3) O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(11) I1=n1842(12) I2=n1863(3) I3=n1863(4) O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(9) O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(11) I1=n1863(6) I2=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1863(5) I2=n1842(11) I3=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(12) I1=n1842(13) I2=n1863(3) I3=n1863(4) O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(10) O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1842(15) I2=n1863(2) I3=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(1) I3=n1842(14) O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1863(5) I3=n1842(12) O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n2062 I1=n1888_ff_CQZ_D_LUT4_O_6_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I3 O=n1888_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n1863(6) I2=n1842(8) I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1863(5) I2=n1842(8) I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(9) I1=n1863(4) I2=n1842(10) I3=n1863(3) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(9) I1=n1842(10) I2=n1863(3) I3=n1863(4) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1863(2) I2=n1842(10) I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(11) I1=n1863(1) I2=n1842(12) I3=n1863(0) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(11) I1=n1842(12) I2=n1863(0) I3=n1863(1) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1863(5) I3=n1842(8) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1863(2) I3=n1842(11) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I2=n1863(6) I3=n1842(8) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(9) I1=n1863(6) I2=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I3=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1863(5) I3=n1842(9) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1863(2) I2=n1842(11) I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(12) I1=n1863(1) I2=n1842(13) I3=n1863(0) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(12) I1=n1842(13) I2=n1863(0) I3=n1863(1) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n1863(2) I3=n1842(12) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n1863(5) I3=n1842(10) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1842(15) I1=n1863(0) I2=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(2) I3=n1842(13) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n1863(2) I2=n1842(12) I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(13) I1=n1863(1) I2=n1842(14) I3=n1863(0) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(13) I1=n1842(14) I2=n1863(0) I3=n1863(1) O=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=n1842(9) I3=n1863(6) O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n1863(5) I2=n1842(9) I3=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(10) I1=n1863(4) I2=n1842(11) I3=n1863(3) O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(10) I1=n1842(11) I2=n1863(3) I3=n1863(4) O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(8) O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(10) I1=n1863(6) I2=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1842(14) I1=n1863(2) I2=n1842(15) I3=n1863(1) O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1863(5) I3=n1842(11) O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1842(12) I1=n1863(4) I2=n1842(13) I3=n1863(3) O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1842(15) I3=n1863(0) O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1888_ff_CQZ_D_LUT4_O_7_I3 O=n1888_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I0 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1842(8) I3=n1863(0) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(2) I3=n1842(8) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(0) I3=n1842(10) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(1) I3=n1842(9) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1842(8) I1=n1863(3) I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1863(2) I3=n1842(10) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1842(10) I1=n1842(11) I2=n1863(0) I3=n1863(1) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(2) I3=n1842(9) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1842(10) I1=n1863(1) I2=n1842(11) I3=n1863(0) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(9) I1=n1863(3) I2=n1842(8) I3=n1863(4) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n1842(8) I3=n1863(3) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1842(9) I1=n1842(8) I2=n1863(3) I3=n1863(4) O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_2_I1 I1=n1888_ff_CQZ_D_LUT4_O_2_I3 I2=n1888_ff_CQZ_D_LUT4_O_2_I2 I3=n1888_ff_CQZ_D_LUT4_O_1_I2 O=n1888_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1888_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n1888_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1863(5) I2=n1842(15) I3=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1842(14) I1=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1863(6) O=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1842(14) I1=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1863(6) O=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n1863(5) I2=n1842(14) I3=n1888_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(7) I3=n1842(13) O=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1842(14) I1=n1863(7) I2=n1842(15) I3=n1863(6) O=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(14) I1=n1863(6) I2=n1842(15) I3=n1863(7) O=n1888_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt ff CQZ=n1894(7) D=n1894_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5771.1-5776.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1894(6) D=n1894_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5771.1-5776.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1894(5) D=n1894_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5771.1-5776.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1894(4) D=n1894_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5771.1-5776.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1894(3) D=n1894_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5771.1-5776.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1894(2) D=n1894_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5771.1-5776.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1894(1) D=n1894_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5771.1-5776.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1894(0) D=n1894_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5771.1-5776.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n1894_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1894_ff_CQZ_D_LUT4_O_1_I3 O=n1894_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I1=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I3=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1894_ff_CQZ_D_LUT4_O_2_I3 O=n1894_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_3_I1 I1=n1894_ff_CQZ_D_LUT4_O_3_I3 I2=n1894_ff_CQZ_D_LUT4_O_3_I2 I3=n1894_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n1894_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n1894_ff_CQZ_D_LUT4_O_3_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I3 O=n1894_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_3_I1 I1=n1894_ff_CQZ_D_LUT4_O_3_I3 I2=n1894_ff_CQZ_D_LUT4_O_3_I2 I3=n1894_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I1=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I3=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1842(3) I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=n1863(14) O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1842(3) I1=n1842(4) I2=n1863(12) I3=n1863(13) O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(15) I3=n1842(2) O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(4) I1=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=n1863(14) O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1842(7) I2=n1863(11) I3=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(10) I3=n1842(6) O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1842(5) I1=n1863(13) I2=n1842(6) I3=n1863(12) O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1842(6) I1=n1863(11) I2=n1842(7) I3=n1863(10) O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1842(3) I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=n1863(14) O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1842(4) I1=n1863(13) I2=n1842(5) I3=n1863(12) O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1842(4) I1=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=n1863(14) O=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1842(4) I1=n1842(5) I2=n1863(12) I3=n1863(13) O=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(15) I3=n1842(3) O=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1842(6) I1=n1863(13) I2=n1842(7) I3=n1863(12) O=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(5) I1=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1863(14) O=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n1842(7) I3=n1863(11) O=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1894_ff_CQZ_D_LUT4_O_4_I3 O=n1894_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I1=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1894_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 I3=n1894_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 O=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1863(15) I1=n1842(1) I2=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(14) I3=n1842(2) O=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1894_ff_CQZ_D_LUT4_O_5_I3 O=n1894_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_6_I1 I1=n1894_ff_CQZ_D_LUT4_O_6_I3 I2=n1894_ff_CQZ_D_LUT4_O_6_I2 I3=n1894_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1894_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n1894_ff_CQZ_D_LUT4_O_6_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3 O=n1894_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_6_I1 I1=n1894_ff_CQZ_D_LUT4_O_6_I3 I2=n1894_ff_CQZ_D_LUT4_O_6_I2 I3=n1894_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I1=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I2=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1842(0) I2=n1863(14) I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n1842(0) I2=n1863(13) I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1863(8) I1=n1842(5) I2=n1842(1) I3=n1863(12) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1863(8) I1=n1842(1) I2=n1842(5) I3=n1863(12) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 I2=n1842(0) I3=n1863(15) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1863(13) I3=n1842(2) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1863(8) I1=n1842(7) I2=n1842(3) I3=n1863(12) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1863(9) I3=n1842(6) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1842(4) I1=n1863(11) I2=n1842(5) I3=n1863(10) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=n1863(9) I2=n1842(5) I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(3) I1=n1842(4) I2=n1863(10) I3=n1863(11) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n1863(9) I2=n1842(3) I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(1) I1=n1863(11) I2=n1842(2) I3=n1863(10) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(1) I1=n1842(2) I2=n1863(10) I3=n1863(11) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n1842(0) I3=n1863(13) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=n1863(9) I3=n1842(4) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I2=n1842(0) I3=n1863(14) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1863(9) I3=n1842(5) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1842(3) I1=n1863(11) I2=n1842(4) I3=n1863(10) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n1863(9) I2=n1842(4) I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(2) I1=n1863(11) I2=n1842(3) I3=n1863(10) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(2) I1=n1842(3) I2=n1863(10) I3=n1863(11) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1863(13) I3=n1842(1) O=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1842(0) I1=n1863(15) I2=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(14) I3=n1842(1) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1863(8) I1=n1842(6) I2=n1842(2) I3=n1863(12) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1842(1) I2=n1863(14) I3=n1863(13) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=n1842(1) I1=n1863(14) I2=n1842(2) I3=n1863(12) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1863(15) I3=n1842(1) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1019 I1=n1842(2) I2=n1863(14) I3=n1863(13) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=n1842(2) I1=n1863(14) I2=n1842(3) I3=n1863(12) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1842(3) I1=n1863(13) I2=n1842(4) I3=n1863(12) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(11) I3=n1842(5) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(9) I3=n1842(7) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n1863(9) I2=n1842(6) I3=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(4) I1=n1842(5) I2=n1863(10) I3=n1863(11) O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1894_ff_CQZ_D_LUT4_O_7_I3 O=n1894_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011110001 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1842(3) I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=n1842(1) I1=n1863(9) I2=n1863(10) I3=n1842(0) O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n1842(2) I1=n1863(9) I2=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1863(10) I1=n1842(0) I2=n1842(2) I3=n1863(8) O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=n1842(3) I1=n1863(8) I2=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1842(1) I1=n1863(9) I2=n1863(10) I3=n1842(0) O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1863(8) I1=n1842(4) I2=n1863(12) I3=n1842(0) O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1863(8) I1=n1842(4) I2=n1863(12) I3=n1842(0) O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n1863(9) I3=n1842(3) O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n1863(9) I2=n1842(2) I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1842(1) I1=n1863(10) I2=n1863(11) I3=n1842(0) O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(1) I1=n1863(10) I2=n1863(11) I3=n1842(0) O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I1=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I2=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n1863(13) I2=n1842(7) I3=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1842(6) I1=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1863(14) O=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n1842(6) I1=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n1863(14) O=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1842(6) I1=n1842(7) I2=n1863(12) I3=n1863(13) O=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(15) I3=n1842(5) O=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1842(6) I1=n1863(15) I2=n1842(7) I3=n1863(14) O=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1842(6) I1=n1863(14) I2=n1842(7) I3=n1863(15) O=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1842(5) I1=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n1863(14) O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1842(5) I1=n1842(6) I2=n1863(12) I3=n1863(13) O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1863(15) I3=n1842(4) O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=n1863(13) I3=n1842(7) O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=n1894_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 O=n1894_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=n1899(7) D=n1899_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5777.1-5782.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1899(6) D=n1899_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5777.1-5782.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1899(5) D=n1899_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5777.1-5782.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1899(4) D=n1899_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5777.1-5782.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1899(3) D=n1899_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5777.1-5782.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1899(2) D=n1899_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5777.1-5782.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1899(1) D=n1899_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5777.1-5782.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1899(0) D=n1899_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5777.1-5782.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1899_ff_CQZ_D_LUT4_O_I1 I2=n1888(7) I3=n1894(7) O=n1899_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1899_ff_CQZ_D_LUT4_O_1_I1 I2=n1888(6) I3=n1894(6) O=n1899_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1894(5) I2=n1888(5) I3=n1899_ff_CQZ_D_LUT4_O_2_I1 O=n1899_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1899_ff_CQZ_D_LUT4_O_2_I1 I2=n1888(5) I3=n1894(5) O=n1899_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1894(4) I2=n1888(4) I3=n1899_ff_CQZ_D_LUT4_O_3_I1 O=n1899_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1899_ff_CQZ_D_LUT4_O_3_I1 I2=n1888(4) I3=n1894(4) O=n1899_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1894(3) I2=n1888(3) I3=n1899_ff_CQZ_D_LUT4_O_4_I1 O=n1899_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1899_ff_CQZ_D_LUT4_O_4_I1 I2=n1888(3) I3=n1894(3) O=n1899_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1894(2) I2=n1888(2) I3=n1899_ff_CQZ_D_LUT4_O_5_I1 O=n1899_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1899_ff_CQZ_D_LUT4_O_5_I1 I2=n1888(2) I3=n1894(2) O=n1899_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1888(1) I1=n1894(1) I2=n1888(0) I3=n1894(0) O=n1899_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1899_ff_CQZ_D_LUT4_O_6_I3 O=n1899_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1888(0) I1=n1894(0) I2=n1888(1) I3=n1894(1) O=n1899_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1894(0) I2=n1888(0) I3=n2062 O=n1899_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1894(6) I2=n1888(6) I3=n1899_ff_CQZ_D_LUT4_O_1_I1 O=n1899_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n1906(15) D=n1906_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(14) D=n1906_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(5) D=n1906_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(4) D=n1906_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(3) D=n1906_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(2) D=n1906_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(1) D=n1906_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(0) D=n1906_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(13) D=n1906_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(12) D=n1906_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(11) D=n1906_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(10) D=n1906_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(9) D=n1906_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(8) D=n1906_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(7) D=n1906_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1906(6) D=n1906_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5783.1-5788.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_I1 I2=n1882(7) I3=n1852(7) O=n1906_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_1_I1 I2=n1882(6) I3=n1852(6) O=n1906_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_10_I1 I2=n1899(4) I3=n1860(4) O=n1906_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1860(3) I2=n1899(3) I3=n1906_ff_CQZ_D_LUT4_O_11_I1 O=n1906_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_11_I1 I2=n1899(3) I3=n1860(3) O=n1906_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1860(2) I2=n1899(2) I3=n1906_ff_CQZ_D_LUT4_O_12_I1 O=n1906_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_12_I1 I2=n1899(2) I3=n1860(2) O=n1906_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1899(1) I1=n1860(1) I2=n1860(0) I3=n1899(0) O=n1906_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1906_ff_CQZ_D_LUT4_O_13_I3 O=n1906_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1899(0) I1=n1860(0) I2=n1899(1) I3=n1860(1) O=n1906_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1852(0) I2=n1882(0) I3=n2062 O=n1906_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1860(0) I2=n1899(0) I3=n2062 O=n1906_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1852(5) I2=n1882(5) I3=n1906_ff_CQZ_D_LUT4_O_2_I1 O=n1906_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_2_I1 I2=n1882(5) I3=n1852(5) O=n1906_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1852(4) I2=n1882(4) I3=n1906_ff_CQZ_D_LUT4_O_3_I1 O=n1906_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_3_I1 I2=n1882(4) I3=n1852(4) O=n1906_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1852(3) I2=n1882(3) I3=n1906_ff_CQZ_D_LUT4_O_4_I1 O=n1906_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_4_I1 I2=n1882(3) I3=n1852(3) O=n1906_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1852(2) I2=n1882(2) I3=n1906_ff_CQZ_D_LUT4_O_5_I1 O=n1906_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_5_I1 I2=n1882(2) I3=n1852(2) O=n1906_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1882(1) I1=n1852(1) I2=n1852(0) I3=n1882(0) O=n1906_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1906_ff_CQZ_D_LUT4_O_6_I3 O=n1906_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1882(0) I1=n1852(0) I2=n1882(1) I3=n1852(1) O=n1906_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_7_I1 I2=n1899(7) I3=n1860(7) O=n1906_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1860(6) I2=n1899(6) I3=n1906_ff_CQZ_D_LUT4_O_8_I1 O=n1906_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_8_I1 I2=n1899(6) I3=n1860(6) O=n1906_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1860(5) I2=n1899(5) I3=n1906_ff_CQZ_D_LUT4_O_9_I1 O=n1906_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n1906_ff_CQZ_D_LUT4_O_9_I1 I2=n1899(5) I3=n1860(5) O=n1906_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n1860(4) I2=n1899(4) I3=n1906_ff_CQZ_D_LUT4_O_10_I1 O=n1906_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n1852(6) I2=n1882(6) I3=n1906_ff_CQZ_D_LUT4_O_1_I1 O=n1906_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n1913(15) D=n1913_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(14) D=n1913_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(5) D=n1913_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(4) D=n1913_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(3) D=n1913_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(2) D=n1913_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(1) D=n1913_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(0) D=n1906_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(13) D=n1913_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(12) D=n1913_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(11) D=n1913_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(10) D=n1913_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(9) D=n1913_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(8) D=n1906_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(7) D=n1913_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1913(6) D=n1913_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5789.1-5794.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_I1 I2=n1882(7) I3=n1852(7) O=n1913_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_1_I1 I2=n1882(6) I3=n1852(6) O=n1913_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_10_I1 I2=n1899(4) I3=n1860(4) O=n1913_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1860(3) I2=n1899(3) I3=n1913_ff_CQZ_D_LUT4_O_11_I1 O=n1913_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_11_I1 I2=n1899(3) I3=n1860(3) O=n1913_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1860(2) I2=n1899(2) I3=n1913_ff_CQZ_D_LUT4_O_12_I1 O=n1913_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_12_I1 I2=n1899(2) I3=n1860(2) O=n1913_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1899(1) I1=n1860(1) I2=n1860(0) I3=n1899(0) O=n1913_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1913_ff_CQZ_D_LUT4_O_13_I3 O=n1913_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1860(0) I1=n1899(0) I2=n1899(1) I3=n1860(1) O=n1913_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n1852(5) I2=n1882(5) I3=n1913_ff_CQZ_D_LUT4_O_2_I1 O=n1913_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_2_I1 I2=n1882(5) I3=n1852(5) O=n1913_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1852(4) I2=n1882(4) I3=n1913_ff_CQZ_D_LUT4_O_3_I1 O=n1913_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_3_I1 I2=n1882(4) I3=n1852(4) O=n1913_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1852(3) I2=n1882(3) I3=n1913_ff_CQZ_D_LUT4_O_4_I1 O=n1913_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_4_I1 I2=n1882(3) I3=n1852(3) O=n1913_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1852(2) I2=n1882(2) I3=n1913_ff_CQZ_D_LUT4_O_5_I1 O=n1913_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_5_I1 I2=n1882(2) I3=n1852(2) O=n1913_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1882(1) I1=n1852(1) I2=n1852(0) I3=n1882(0) O=n1913_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1913_ff_CQZ_D_LUT4_O_6_I3 O=n1913_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1852(0) I1=n1882(0) I2=n1882(1) I3=n1852(1) O=n1913_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_7_I1 I2=n1899(7) I3=n1860(7) O=n1913_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1860(6) I2=n1899(6) I3=n1913_ff_CQZ_D_LUT4_O_8_I1 O=n1913_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_8_I1 I2=n1899(6) I3=n1860(6) O=n1913_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1860(5) I2=n1899(5) I3=n1913_ff_CQZ_D_LUT4_O_9_I1 O=n1913_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n1913_ff_CQZ_D_LUT4_O_9_I1 I2=n1899(5) I3=n1860(5) O=n1913_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n1860(4) I2=n1899(4) I3=n1913_ff_CQZ_D_LUT4_O_10_I1 O=n1913_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1852(6) I2=n1882(6) I3=n1913_ff_CQZ_D_LUT4_O_1_I1 O=n1913_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1918 I3=n2062 O=n1922_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1918 D=n1918_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5795.1-5800.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1922 I3=n2062 O=n1926_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1922 D=n1922_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5801.1-5806.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1926 I3=n2062 O=n1930_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1926 D=n1926_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5807.1-5812.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1930 O=n1930_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1930_LUT4_I3_O I2=n1970(4) I3=n1930_LUT4_I3_O_LUT4_I1_I3 O=n1930_LUT4_I3_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1930_LUT4_I3_O I2=n1970(1) I3=n1970(0) O=n1930_LUT4_I3_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1970(0) I1=n1970(1) I2=n1970(2) I3=n1970(3) O=n1930_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1930_LUT4_I3_O I3=n1930_LUT4_I3_O_LUT4_I2_I3 O=n1930_LUT4_I3_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1930_LUT4_I3_O I3=n1970(0) O=n1930_LUT4_I3_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1970(0) I1=n1970(1) I2=n1970(2) I3=n1970(3) O=n1930_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n1930_LUT4_I3_O_LUT4_I1_I3 I1=n1970(4) I2=n1970(5) I3=n1930_LUT4_I3_O O=n1930_LUT4_I3_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1970(0) I1=n1970(1) I2=n1970(2) I3=n1930_LUT4_I3_O O=n1930_LUT4_I3_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n1930 D=n1930_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5813.1-5818.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1817(0) D=n1741_LUT4_I3_O_LUT4_I1_O(0) QCK=$iopadmap$clock_c QEN=n2067 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5561.1-5566.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1952 I3=n2062 O=n1956_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1952 D=n1952_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5843.1-5848.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1817(0) I3=n2062 O=n1952_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n1956 I3=n2062 O=n1960_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1956 D=n1956_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5849.1-5854.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n195(7) D=n195_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3643.1-3648.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n195(6) D=n195_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3643.1-3648.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n195(5) D=n195_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3643.1-3648.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n195(4) D=n195_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3643.1-3648.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n195(3) D=n195_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3643.1-3648.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n195(2) D=n195_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3643.1-3648.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n195(1) D=n195_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3643.1-3648.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n195(0) D=n195_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3643.1-3648.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1960 I3=n2062 O=n1964_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1960 D=n1960_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5855.1-5860.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1964 I2=n2059 I3=n2009(0) O=n1964_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1964 I2=n2059 I3=n2009(0) O=n1964_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n1964 I3=n1972(0) O=n1964_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=n1964 D=n1964_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5861.1-5866.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1970(5) D=n1930_LUT4_I3_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5867.1-5872.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1970(4) D=n1930_LUT4_I3_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5867.1-5872.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1970(3) D=n1930_LUT4_I3_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5867.1-5872.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1970(2) D=n1930_LUT4_I3_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5867.1-5872.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1970(1) D=n1930_LUT4_I3_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5867.1-5872.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1970(0) D=n1930_LUT4_I3_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5867.1-5872.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1972(0) I2=n2059 I3=n1964 O=n1977_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n1972(0) D=n1977_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5873.1-5878.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1930 I2=n1972(0) I3=n2062 O=n1977_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n2062 I2=n1982 I3=n1982_LUT4_I2_I3 O=n2047_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n1970(1) I1=n1970(0) I2=n1982_LUT4_I2_I3_LUT4_O_I2 I3=n2042(0) O=n1982_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=n1970(2) I1=n1970(3) I2=n1970(4) I3=n1970(5) O=n1982_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=n1982 D=n1982_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5879.1-5886.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1930 I3=n2062 O=n1982_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n1993(31) D=n1906(15) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(30) D=n1906(14) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(21) D=n1906(5) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(20) D=n1906(4) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(19) D=n1906(3) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(18) D=n1906(2) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(17) D=n1906(1) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(16) D=n1906(0) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(15) D=n1913(15) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(14) D=n1913(14) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(13) D=n1913(13) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(12) D=n1913(12) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(29) D=n1906(13) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(11) D=n1913(11) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(10) D=n1913(10) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(9) D=n1913(9) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(8) D=n1913(8) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(7) D=n1913(7) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(6) D=n1913(6) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(5) D=n1913(5) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(4) D=n1913(4) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(3) D=n1913(3) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(2) D=n1913(2) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(28) D=n1906(12) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(1) D=n1913(1) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(0) D=n1913(0) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(27) D=n1906(11) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(26) D=n1906(10) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(25) D=n1906(9) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(24) D=n1906(8) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(23) D=n1906(7) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1993(22) D=n1906(6) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5887.1-5891.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(31) D=n1906(15) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(30) D=n1906(14) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(21) D=n1906(5) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(20) D=n1906(4) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(19) D=n1906(3) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(18) D=n1906(2) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(17) D=n1906(1) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(16) D=n1906(0) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(15) D=n1913(15) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(14) D=n1913(14) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(13) D=n1913(13) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(12) D=n1913(12) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(29) D=n1906(13) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(11) D=n1913(11) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(10) D=n1913(10) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(9) D=n1913(9) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(8) D=n1913(8) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(7) D=n1913(7) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(6) D=n1913(6) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(5) D=n1913(5) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(4) D=n1913(4) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(3) D=n1913(3) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(2) D=n1913(2) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(28) D=n1906(12) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(1) D=n1913(1) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(0) D=n1913(0) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(27) D=n1906(11) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(26) D=n1906(10) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(25) D=n1906(9) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(24) D=n1906(8) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(23) D=n1906(7) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n1997(22) D=n1906(6) QCK=$iopadmap$clock_c QEN=n1977_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5897.1-5901.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2001 D=n2001_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5907.1-5912.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1972(0) O=n2001_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n2009(0) D=n2014_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5919.1-5924.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2009(0) I2=n1930 I3=n2062 O=n2014_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=n2030(31) D=n1906(15) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(30) D=n1906(14) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(21) D=n1906(5) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(20) D=n1906(4) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(19) D=n1906(3) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(18) D=n1906(2) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(17) D=n1906(1) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(16) D=n1906(0) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(15) D=n1913(15) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(14) D=n1913(14) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(13) D=n1913(13) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(12) D=n1913(12) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(29) D=n1906(13) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(11) D=n1913(11) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(10) D=n1913(10) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(9) D=n1913(9) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(8) D=n1913(8) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(7) D=n1913(7) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(6) D=n1913(6) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(5) D=n1913(5) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(4) D=n1913(4) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(3) D=n1913(3) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(2) D=n1913(2) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(28) D=n1906(12) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(1) D=n1913(1) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(0) D=n1913(0) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(27) D=n1906(11) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(26) D=n1906(10) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(25) D=n1906(9) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(24) D=n1906(8) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(23) D=n1906(7) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2030(22) D=n1906(6) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5925.1-5929.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(31) D=n1906(15) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(30) D=n1906(14) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(21) D=n1906(5) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(20) D=n1906(4) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(19) D=n1906(3) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(18) D=n1906(2) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(17) D=n1906(1) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(16) D=n1906(0) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(15) D=n1913(15) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(14) D=n1913(14) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(13) D=n1913(13) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(12) D=n1913(12) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(29) D=n1906(13) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(11) D=n1913(11) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(10) D=n1913(10) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(9) D=n1913(9) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(8) D=n1913(8) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(7) D=n1913(7) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(6) D=n1913(6) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(5) D=n1913(5) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(4) D=n1913(4) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(3) D=n1913(3) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(2) D=n1913(2) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(28) D=n1906(12) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(1) D=n1913(1) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(0) D=n1913(0) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(27) D=n1906(11) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(26) D=n1906(10) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(25) D=n1906(9) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(24) D=n1906(8) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(23) D=n1906(7) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2034(22) D=n1906(6) QCK=$iopadmap$clock_c QEN=n1964_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5935.1-5939.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n2038 D=n2038_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5945.1-5950.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n2009(0) O=n2038_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n2042(0) D=n2047_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:5951.1-5956.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2059 I2=n1741_LUT4_I3_O I3=n2067_LUT4_O_I3 O=n2067 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n1500_LUT4_I3_O I3=n2073_LUT4_O_I3 O=n2073 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n1259_LUT4_I3_O I3=n2079_LUT4_O_I3 O=n2079 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207(7) I3=n2062 O=n212_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207(6) I3=n2062 O=n212_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207(5) I3=n2062 O=n212_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207(4) I3=n2062 O=n212_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207(3) I3=n2062 O=n212_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207(2) I3=n2062 O=n212_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207(1) I3=n2062 O=n212_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207(0) I3=n2062 O=n212_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n207(7) D=n207_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3655.1-3660.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n207(6) D=n207_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3655.1-3660.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n207(5) D=n207_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3655.1-3660.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n207(4) D=n207_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3655.1-3660.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n207(3) D=n207_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3655.1-3660.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n207(2) D=n207_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3655.1-3660.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n207(1) D=n207_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3655.1-3660.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n207(0) D=n207_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3655.1-3660.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n207_ff_CQZ_D_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_I3 O=n207_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n207_ff_CQZ_D_LUT4_O_1_I3 O=n207_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_2_I1 I1=n207_ff_CQZ_D_LUT4_O_2_I3 I2=n207_ff_CQZ_D_LUT4_O_2_I2 I3=n207_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n2062 I1=n207_ff_CQZ_D_LUT4_O_2_I1 I2=n207_ff_CQZ_D_LUT4_O_2_I2 I3=n207_ff_CQZ_D_LUT4_O_2_I3 O=n207_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n207_ff_CQZ_D_LUT4_O_3_I2 I2=n207_ff_CQZ_D_LUT4_O_3_I3 I3=n207_ff_CQZ_D_LUT4_O_3_I1 O=n207_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 I3=n207_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 O=n207_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n154(7) I1=n154(6) I2=n154(4) I3=n154(5) O=n207_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111101010001 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I2=n154(7) I3=n207_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=n2062 I1=n207_ff_CQZ_D_LUT4_O_3_I1 I2=n207_ff_CQZ_D_LUT4_O_3_I2 I3=n207_ff_CQZ_D_LUT4_O_3_I3 O=n207_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I1=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I3=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n154(6) I1=n154(7) I2=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I3=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 O=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I2=n154(6) I3=n154(7) O=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I1=n154(6) I2=n154(7) I3=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 I2=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n154(5) I1=n154(6) I2=n154(7) I3=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 I1=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I2=n154(6) I3=n154(7) O=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=n154(7) I2=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I3=n207_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 I3=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 O=n207_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n154(6) I1=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I2=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 I3=n154(7) O=n207_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000110000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n207_ff_CQZ_D_LUT4_O_4_I3 O=n207_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I1=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I0 I1=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I2=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I3=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=n154(5) I1=n154(6) I2=n154(7) I3=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=n1019 I1=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n207_ff_CQZ_D_LUT4_O_5_I3 O=n207_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_6_I1 I1=n207_ff_CQZ_D_LUT4_O_6_I3 I2=n207_ff_CQZ_D_LUT4_O_6_I2 I3=n207_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n207_ff_CQZ_D_LUT4_O_6_I1 I2=n207_ff_CQZ_D_LUT4_O_6_I2 I3=n207_ff_CQZ_D_LUT4_O_6_I3 O=n207_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_6_I1 I1=n207_ff_CQZ_D_LUT4_O_6_I3 I2=n207_ff_CQZ_D_LUT4_O_6_I2 I3=n207_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n207_ff_CQZ_D_LUT4_O_7_I2 I2=n207_ff_CQZ_D_LUT4_O_7_I3 I3=n207_ff_CQZ_D_LUT4_O_7_I1 O=n207_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n154(7) I2=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I0 I1=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 O=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n154(6) I2=n154(5) I3=n154(4) O=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n154(7) I2=n154(6) I3=n154(5) O=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I3=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 O=n207_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I0 I1=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I2=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I3=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n2062 I1=n207_ff_CQZ_D_LUT4_O_7_I1 I2=n207_ff_CQZ_D_LUT4_O_7_I2 I3=n207_ff_CQZ_D_LUT4_O_7_I3 O=n207_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 I1=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n154(6) O=n207_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I1=n154(5) I2=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 I3=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 O=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=n154(5) I1=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0 I2=n154(0) I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 O=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=n1019 I1=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n154(0) I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 O=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n1019 I1=n154(2) I2=n154(1) I3=n154(0) O=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n154(2) I2=n154(1) I3=n154(3) O=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 I2=n154(4) I3=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n154(3) I1=n154(0) I2=n154(1) I3=n154(2) O=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n154(3) I1=n154(0) I2=n154(1) I3=n154(2) O=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 I1=n154(6) I2=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0 I1=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 I2=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 I3=n154(0) O=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000101010000 +.subckt LUT4 I0=n1019 I1=n154(1) I2=n154(0) I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n154(2) I2=n154(4) I3=n154(3) O=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n154(2) I2=n154(1) I3=n154(3) O=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n154(2) I2=n154(4) I3=n154(3) O=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n154(0) I1=n154(1) I2=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n154(2) O=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n154(5) I2=n154(4) I3=n154(3) O=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n154(1) I2=n154(0) I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n154(7) I2=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I0 I1=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n154(0) I2=n154(1) I3=n154(2) O=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111010101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 O=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n154(5) I2=n154(4) I3=n154(3) O=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n154(6) I2=n154(5) I3=n154(4) O=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I2=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n154(6) I1=n154(5) I2=n154(7) I3=n207_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I3=n207_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 O=n207_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n207_ff_CQZ_D_LUT4_O_2_I1 I1=n207_ff_CQZ_D_LUT4_O_2_I3 I2=n207_ff_CQZ_D_LUT4_O_2_I2 I3=n207_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n207_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n207_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n207_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n154(4) I1=n154(5) I2=n154(7) I3=n154(6) O=n207_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000111001111 +.subckt LUT4 I0=n2085_LUT4_O_I0 I1=n1098(0) I2=n1018_LUT4_I3_O I3=n2059 O=n2085 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=n2085_LUT4_O_I0_LUT4_O_I0 I1=n1094(6) I2=n1094(5) I3=n1094(4) O=n2085_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n777_LUT4_I3_O I3=n2091_LUT4_O_I3 O=n2091 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n536_LUT4_I3_O I3=n2097_LUT4_O_I3 O=n2097 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n295_LUT4_I3_O I3=n2103_LUT4_O_I3 O=n2103 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n51_LUT4_I3_O I3=n2109_LUT4_O_I3 O=n2109 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=n26_LUT4_I2_I3 I1=n17(0) I2=sync_i_LUT4_I3_O I3=n2059 O=n2115 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt ff CQZ=n212(7) D=n212_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3661.1-3666.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n212(6) D=n212_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3661.1-3666.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n212(5) D=n212_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3661.1-3666.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n212(4) D=n212_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3661.1-3666.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n212(3) D=n212_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3661.1-3666.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n212(2) D=n212_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3661.1-3666.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n212(1) D=n212_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3661.1-3666.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n212(0) D=n212_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3661.1-3666.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(15) D=n219_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(14) D=n219_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(5) D=n219_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(4) D=n219_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(3) D=n219_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(2) D=n219_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(1) D=n219_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(0) D=n219_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(13) D=n219_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(12) D=n219_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(11) D=n219_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(10) D=n219_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(9) D=n219_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(8) D=n219_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(7) D=n219_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n219(6) D=n219_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3667.1-3672.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_I1 I2=n195(7) I3=n165(7) O=n219_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_1_I1 I2=n195(6) I3=n165(6) O=n219_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_10_I1 I2=n212(4) I3=n173(4) O=n219_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n173(3) I2=n212(3) I3=n219_ff_CQZ_D_LUT4_O_11_I1 O=n219_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_11_I1 I2=n212(3) I3=n173(3) O=n219_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n173(2) I2=n212(2) I3=n219_ff_CQZ_D_LUT4_O_12_I1 O=n219_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_12_I1 I2=n212(2) I3=n173(2) O=n219_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n212(1) I1=n173(1) I2=n173(0) I3=n212(0) O=n219_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n219_ff_CQZ_D_LUT4_O_13_I3 O=n219_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n212(0) I1=n173(0) I2=n212(1) I3=n173(1) O=n219_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n165(0) I2=n195(0) I3=n2062 O=n219_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n173(0) I2=n212(0) I3=n2062 O=n219_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n165(5) I2=n195(5) I3=n219_ff_CQZ_D_LUT4_O_2_I1 O=n219_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_2_I1 I2=n195(5) I3=n165(5) O=n219_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n165(4) I2=n195(4) I3=n219_ff_CQZ_D_LUT4_O_3_I1 O=n219_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_3_I1 I2=n195(4) I3=n165(4) O=n219_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n165(3) I2=n195(3) I3=n219_ff_CQZ_D_LUT4_O_4_I1 O=n219_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_4_I1 I2=n195(3) I3=n165(3) O=n219_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n165(2) I2=n195(2) I3=n219_ff_CQZ_D_LUT4_O_5_I1 O=n219_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_5_I1 I2=n195(2) I3=n165(2) O=n219_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n195(1) I1=n165(1) I2=n165(0) I3=n195(0) O=n219_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n219_ff_CQZ_D_LUT4_O_6_I3 O=n219_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n195(0) I1=n165(0) I2=n195(1) I3=n165(1) O=n219_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_7_I1 I2=n212(7) I3=n173(7) O=n219_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n173(6) I2=n212(6) I3=n219_ff_CQZ_D_LUT4_O_8_I1 O=n219_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_8_I1 I2=n212(6) I3=n173(6) O=n219_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n173(5) I2=n212(5) I3=n219_ff_CQZ_D_LUT4_O_9_I1 O=n219_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n219_ff_CQZ_D_LUT4_O_9_I1 I2=n212(5) I3=n173(5) O=n219_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n173(4) I2=n212(4) I3=n219_ff_CQZ_D_LUT4_O_10_I1 O=n219_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n165(6) I2=n195(6) I3=n219_ff_CQZ_D_LUT4_O_1_I1 O=n219_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n226(15) D=n226_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(14) D=n226_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(5) D=n226_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(4) D=n226_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(3) D=n226_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(2) D=n226_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(1) D=n226_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(0) D=n219_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(13) D=n226_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(12) D=n226_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(11) D=n226_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(10) D=n226_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(9) D=n226_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(8) D=n219_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(7) D=n226_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n226(6) D=n226_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3673.1-3678.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_I1 I2=n195(7) I3=n165(7) O=n226_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_1_I1 I2=n195(6) I3=n165(6) O=n226_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_10_I1 I2=n212(4) I3=n173(4) O=n226_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n173(3) I2=n212(3) I3=n226_ff_CQZ_D_LUT4_O_11_I1 O=n226_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_11_I1 I2=n212(3) I3=n173(3) O=n226_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n173(2) I2=n212(2) I3=n226_ff_CQZ_D_LUT4_O_12_I1 O=n226_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_12_I1 I2=n212(2) I3=n173(2) O=n226_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n212(1) I1=n173(1) I2=n173(0) I3=n212(0) O=n226_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n226_ff_CQZ_D_LUT4_O_13_I3 O=n226_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n173(0) I1=n212(0) I2=n212(1) I3=n173(1) O=n226_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n165(5) I2=n195(5) I3=n226_ff_CQZ_D_LUT4_O_2_I1 O=n226_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_2_I1 I2=n195(5) I3=n165(5) O=n226_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n165(4) I2=n195(4) I3=n226_ff_CQZ_D_LUT4_O_3_I1 O=n226_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_3_I1 I2=n195(4) I3=n165(4) O=n226_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n165(3) I2=n195(3) I3=n226_ff_CQZ_D_LUT4_O_4_I1 O=n226_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_4_I1 I2=n195(3) I3=n165(3) O=n226_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n165(2) I2=n195(2) I3=n226_ff_CQZ_D_LUT4_O_5_I1 O=n226_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_5_I1 I2=n195(2) I3=n165(2) O=n226_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n195(1) I1=n165(1) I2=n165(0) I3=n195(0) O=n226_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n226_ff_CQZ_D_LUT4_O_6_I3 O=n226_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n165(0) I1=n195(0) I2=n195(1) I3=n165(1) O=n226_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_7_I1 I2=n212(7) I3=n173(7) O=n226_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n173(6) I2=n212(6) I3=n226_ff_CQZ_D_LUT4_O_8_I1 O=n226_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_8_I1 I2=n212(6) I3=n173(6) O=n226_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n173(5) I2=n212(5) I3=n226_ff_CQZ_D_LUT4_O_9_I1 O=n226_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n226_ff_CQZ_D_LUT4_O_9_I1 I2=n212(5) I3=n173(5) O=n226_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n173(4) I2=n212(4) I3=n226_ff_CQZ_D_LUT4_O_10_I1 O=n226_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n165(6) I2=n195(6) I3=n226_ff_CQZ_D_LUT4_O_1_I1 O=n226_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=n17(0) D=n26_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3471.1-3476.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n231 I3=n2062 O=n235_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n231 D=n231_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3679.1-3684.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n235 I3=n2062 O=n239_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n235 D=n235_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3685.1-3690.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n239 I3=n2062 O=n243_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n239 D=n239_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3691.1-3696.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n243 O=n243_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n243_LUT4_I3_O I2=n283(4) I3=n243_LUT4_I3_O_LUT4_I1_I3 O=n243_LUT4_I3_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n243_LUT4_I3_O I2=n283(1) I3=n283(0) O=n243_LUT4_I3_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n283(0) I1=n283(1) I2=n283(2) I3=n283(3) O=n243_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n243_LUT4_I3_O I3=n243_LUT4_I3_O_LUT4_I2_I3 O=n243_LUT4_I3_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n243_LUT4_I3_O I3=n283(0) O=n243_LUT4_I3_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n283(0) I1=n283(1) I2=n283(2) I3=n283(3) O=n243_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n243_LUT4_I3_O_LUT4_I1_I3 I1=n283(4) I2=n283(5) I3=n243_LUT4_I3_O O=n243_LUT4_I3_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n283(0) I1=n283(1) I2=n283(2) I3=n243_LUT4_I3_O O=n243_LUT4_I3_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n243 D=n243_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3697.1-3702.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n129(0) D=n142_LUT4_I3_I2_LUT4_I3_O(0) QCK=$iopadmap$clock_c QEN=n2109 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3571.1-3576.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n265 I3=n2062 O=n269_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n265 D=n265_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3727.1-3732.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n129(0) I3=n2062 O=n265_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n269 I3=n2062 O=n273_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n269 D=n269_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3733.1-3738.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n26 I2=n26_LUT4_I2_I3 I3=n2062 O=n51_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n2062 I2=n26 I3=n26_LUT4_I2_I3 O=n26_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1019 I1=n26_LUT4_I2_O I2=n39(4) I3=n26_LUT4_I2_O_LUT4_I1_I3 O=n26_LUT4_I2_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n26_LUT4_I2_O I2=n39(1) I3=n39(0) O=n26_LUT4_I2_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n39(0) I1=n39(1) I2=n39(2) I3=n39(3) O=n26_LUT4_I2_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n26_LUT4_I2_O I3=n26_LUT4_I2_O_LUT4_I2_I3 O=n26_LUT4_I2_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n26_LUT4_I2_O I3=n39(0) O=n26_LUT4_I2_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n39(0) I1=n39(1) I2=n39(2) I3=n39(3) O=n26_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n26_LUT4_I2_O_LUT4_I1_I3 I1=n39(4) I2=n39(5) I3=n26_LUT4_I2_O O=n26_LUT4_I2_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n39(0) I1=n39(1) I2=n39(2) I3=n26_LUT4_I2_O O=n26_LUT4_I2_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n26 D=n26_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3477.1-3482.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n273 I3=n2062 O=n277_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n273 D=n273_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3739.1-3744.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n277 I2=n2059 I3=n322(0) O=n277_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n277 I2=n2059 I3=n322(0) O=n277_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n277 I3=n285(0) O=n277_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=n277 D=n277_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3745.1-3750.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n283(5) D=n243_LUT4_I3_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3751.1-3756.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n283(4) D=n243_LUT4_I3_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3751.1-3756.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n283(3) D=n243_LUT4_I3_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3751.1-3756.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n283(2) D=n243_LUT4_I3_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3751.1-3756.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n283(1) D=n243_LUT4_I3_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3751.1-3756.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n283(0) D=n243_LUT4_I3_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3751.1-3756.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n285(0) I2=n2059 I3=n277 O=n290_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n285(0) D=n290_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3757.1-3762.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n243 I2=n285(0) I3=n2062 O=n290_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n2062 I2=n295 I3=n2103_LUT4_O_I3 O=n384_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n295 O=n295_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n295 D=n295_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3763.1-3768.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n243 I3=n2062 O=n295_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n29_LUT4_I1_I0 I1=n11(6) I2=n11(4) I3=n11(5) O=n26_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n11(0) I1=n11(1) I2=n11(2) I3=n11(3) O=n29_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n29_LUT4_I1_I0 I1=n11(4) I2=n11(5) I3=n11(6) O=n29_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=n11(6) D=sync_i_LUT4_I3_O_LUT4_I1_O(6) QCK=$iopadmap$clock_c QEN=n2115 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3465.1-3470.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(31) D=n219(15) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(30) D=n219(14) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(21) D=n219(5) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(20) D=n219(4) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(19) D=n219(3) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(18) D=n219(2) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(17) D=n219(1) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(16) D=n219(0) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(15) D=n226(15) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(14) D=n226(14) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(13) D=n226(13) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(12) D=n226(12) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(29) D=n219(13) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(11) D=n226(11) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(10) D=n226(10) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(9) D=n226(9) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(8) D=n226(8) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(7) D=n226(7) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(6) D=n226(6) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(5) D=n226(5) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(4) D=n226(4) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(3) D=n226(3) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(2) D=n226(2) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(28) D=n219(12) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(1) D=n226(1) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(0) D=n226(0) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(27) D=n219(11) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(26) D=n219(10) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(25) D=n219(9) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(24) D=n219(8) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(23) D=n219(7) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n306(22) D=n219(6) QCK=$iopadmap$clock_c QEN=n277_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3769.1-3773.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(31) D=n219(15) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(30) D=n219(14) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(21) D=n219(5) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(20) D=n219(4) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(19) D=n219(3) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(18) D=n219(2) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(17) D=n219(1) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(16) D=n219(0) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(15) D=n226(15) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(14) D=n226(14) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(13) D=n226(13) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(12) D=n226(12) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(29) D=n219(13) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(11) D=n226(11) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(10) D=n226(10) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(9) D=n226(9) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(8) D=n226(8) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(7) D=n226(7) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(6) D=n226(6) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(5) D=n226(5) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(4) D=n226(4) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(3) D=n226(3) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(2) D=n226(2) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(28) D=n219(12) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(1) D=n226(1) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(0) D=n226(0) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(27) D=n219(11) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(26) D=n219(10) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(25) D=n219(9) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(24) D=n219(8) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(23) D=n219(7) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n310(22) D=n219(6) QCK=$iopadmap$clock_c QEN=n290_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3779.1-3783.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n310(15) I1=n306(15) I2=n314 I3=n355(0) O=n314_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(14) I1=n306(14) I2=n314 I3=n355(0) O=n314_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(5) I1=n306(5) I2=n314 I3=n355(0) O=n314_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(4) I1=n306(4) I2=n314 I3=n355(0) O=n314_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(3) I1=n306(3) I2=n314 I3=n355(0) O=n314_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(2) I1=n306(2) I2=n314 I3=n355(0) O=n314_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(1) I1=n306(1) I2=n314 I3=n355(0) O=n314_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n306(0) I1=n310(0) I2=n314 I3=n355(0) O=n314_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n310(13) I1=n306(13) I2=n314 I3=n355(0) O=n314_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(12) I1=n306(12) I2=n314 I3=n355(0) O=n314_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(11) I1=n306(11) I2=n314 I3=n355(0) O=n314_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(10) I1=n306(10) I2=n314 I3=n355(0) O=n314_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(9) I1=n306(9) I2=n314 I3=n355(0) O=n314_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(8) I1=n306(8) I2=n314 I3=n355(0) O=n314_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(7) I1=n306(7) I2=n314 I3=n355(0) O=n314_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(6) I1=n306(6) I2=n314 I3=n355(0) O=n314_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n310(31) I1=n306(31) I2=n355(0) I3=n314 O=n314_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(30) I1=n306(30) I2=n355(0) I3=n314 O=n314_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(21) I1=n306(21) I2=n355(0) I3=n314 O=n314_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(20) I1=n306(20) I2=n355(0) I3=n314 O=n314_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(19) I1=n306(19) I2=n355(0) I3=n314 O=n314_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(18) I1=n306(18) I2=n355(0) I3=n314 O=n314_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(17) I1=n306(17) I2=n355(0) I3=n314 O=n314_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(16) I1=n306(16) I2=n355(0) I3=n314 O=n314_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(29) I1=n306(29) I2=n355(0) I3=n314 O=n314_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(28) I1=n306(28) I2=n355(0) I3=n314 O=n314_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(27) I1=n306(27) I2=n355(0) I3=n314 O=n314_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(26) I1=n306(26) I2=n355(0) I3=n314 O=n314_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(25) I1=n306(25) I2=n355(0) I3=n314 O=n314_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(24) I1=n306(24) I2=n355(0) I3=n314 O=n314_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(23) I1=n306(23) I2=n355(0) I3=n314 O=n314_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n310(22) I1=n306(22) I2=n355(0) I3=n314 O=n314_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n314 D=n314_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3789.1-3794.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n285(0) O=n314_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n322(0) D=n327_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3801.1-3806.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n322(0) I2=n243 I3=n2062 O=n327_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=n343(31) D=n219(15) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(30) D=n219(14) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(21) D=n219(5) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(20) D=n219(4) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(19) D=n219(3) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(18) D=n219(2) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(17) D=n219(1) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(16) D=n219(0) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(15) D=n226(15) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(14) D=n226(14) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(13) D=n226(13) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(12) D=n226(12) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(29) D=n219(13) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(11) D=n226(11) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(10) D=n226(10) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(9) D=n226(9) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(8) D=n226(8) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(7) D=n226(7) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(6) D=n226(6) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(5) D=n226(5) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(4) D=n226(4) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(3) D=n226(3) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(2) D=n226(2) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(28) D=n219(12) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(1) D=n226(1) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(0) D=n226(0) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(27) D=n219(11) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(26) D=n219(10) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(25) D=n219(9) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(24) D=n219(8) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(23) D=n219(7) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n343(22) D=n219(6) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3807.1-3811.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(31) D=n219(15) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(30) D=n219(14) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(21) D=n219(5) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(20) D=n219(4) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(19) D=n219(3) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(18) D=n219(2) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(17) D=n219(1) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(16) D=n219(0) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(15) D=n226(15) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(14) D=n226(14) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(13) D=n226(13) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(12) D=n226(12) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(29) D=n219(13) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(11) D=n226(11) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(10) D=n226(10) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(9) D=n226(9) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(8) D=n226(8) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(7) D=n226(7) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(6) D=n226(6) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(5) D=n226(5) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(4) D=n226(4) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(3) D=n226(3) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(2) D=n226(2) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(28) D=n219(12) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(1) D=n226(1) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(0) D=n226(0) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(27) D=n219(11) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(26) D=n219(10) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(25) D=n219(9) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(24) D=n219(8) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(23) D=n219(7) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n347(22) D=n219(6) QCK=$iopadmap$clock_c QEN=n277_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3817.1-3821.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n347(15) I1=n343(15) I2=n351 I3=n355(0) O=n351_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(14) I1=n343(14) I2=n351 I3=n355(0) O=n351_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(5) I1=n343(5) I2=n351 I3=n355(0) O=n351_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(4) I1=n343(4) I2=n351 I3=n355(0) O=n351_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(3) I1=n343(3) I2=n351 I3=n355(0) O=n351_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(2) I1=n343(2) I2=n351 I3=n355(0) O=n351_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(1) I1=n343(1) I2=n351 I3=n355(0) O=n351_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n343(0) I1=n347(0) I2=n351 I3=n355(0) O=n351_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n347(13) I1=n343(13) I2=n351 I3=n355(0) O=n351_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(12) I1=n343(12) I2=n351 I3=n355(0) O=n351_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(11) I1=n343(11) I2=n351 I3=n355(0) O=n351_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(10) I1=n343(10) I2=n351 I3=n355(0) O=n351_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(9) I1=n343(9) I2=n351 I3=n355(0) O=n351_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(8) I1=n343(8) I2=n351 I3=n355(0) O=n351_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(7) I1=n343(7) I2=n351 I3=n355(0) O=n351_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(6) I1=n343(6) I2=n351 I3=n355(0) O=n351_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n347(31) I1=n343(31) I2=n355(0) I3=n351 O=n351_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(30) I1=n343(30) I2=n355(0) I3=n351 O=n351_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(21) I1=n343(21) I2=n355(0) I3=n351 O=n351_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(20) I1=n343(20) I2=n355(0) I3=n351 O=n351_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(19) I1=n343(19) I2=n355(0) I3=n351 O=n351_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(18) I1=n343(18) I2=n355(0) I3=n351 O=n351_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(17) I1=n343(17) I2=n355(0) I3=n351 O=n351_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(16) I1=n343(16) I2=n355(0) I3=n351 O=n351_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(29) I1=n343(29) I2=n355(0) I3=n351 O=n351_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(28) I1=n343(28) I2=n355(0) I3=n351 O=n351_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(27) I1=n343(27) I2=n355(0) I3=n351 O=n351_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(26) I1=n343(26) I2=n355(0) I3=n351 O=n351_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(25) I1=n343(25) I2=n355(0) I3=n351 O=n351_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(24) I1=n343(24) I2=n355(0) I3=n351 O=n351_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(23) I1=n343(23) I2=n355(0) I3=n351 O=n351_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n347(22) I1=n343(22) I2=n355(0) I3=n351 O=n351_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n351 D=n351_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3827.1-3832.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n322(0) O=n351_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n355(0) D=n360_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3833.1-3838.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n295_LUT4_I3_O I3=n360_ff_CQZ_D_LUT4_O_I3 O=n360_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n283(1) I1=n283(0) I2=n360_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n355(0) O=n360_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=n283(2) I1=n283(3) I2=n283(4) I3=n283(5) O=n360_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=n371(5) D=n384_LUT4_I3_I2_LUT4_I3_O(5) QCK=$iopadmap$clock_c QEN=n2103 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3839.1-3844.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n371(4) D=n384_LUT4_I3_I2_LUT4_I3_O(4) QCK=$iopadmap$clock_c QEN=n2103 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3839.1-3844.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n371(3) D=n384_LUT4_I3_I2_LUT4_I3_O(3) QCK=$iopadmap$clock_c QEN=n2103 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3839.1-3844.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n371(2) D=n384_LUT4_I3_I2_LUT4_I3_O(2) QCK=$iopadmap$clock_c QEN=n2103 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3839.1-3844.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n371(1) D=n384_LUT4_I3_I2_LUT4_I3_O(1) QCK=$iopadmap$clock_c QEN=n2103 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3839.1-3844.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n375(0) I2=n371(6) I3=n384_LUT4_I3_I2 O=n2103_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt ff CQZ=n375(0) D=n384_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3845.1-3850.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n371(6) I2=n384_LUT4_I3_I2 I3=n384 O=n472_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=n1019 I1=n295_LUT4_I3_O I2=n371(6) I3=n384_LUT4_I3_I2 O=n384_LUT4_I3_I2_LUT4_I3_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n384_LUT4_I3_I2_LUT4_O_I3 I1=n371(4) I2=n371(5) I3=n295_LUT4_I3_O O=n384_LUT4_I3_I2_LUT4_I3_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1019 I1=n295_LUT4_I3_O I2=n371(4) I3=n384_LUT4_I3_I2_LUT4_O_I3 O=n384_LUT4_I3_I2_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n295_LUT4_I3_O I3=n384_LUT4_I3_I2_LUT4_I3_O_LUT4_O_2_I3 O=n384_LUT4_I3_I2_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n371(0) I1=n371(1) I2=n371(2) I3=n371(3) O=n384_LUT4_I3_I2_LUT4_I3_O_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n371(0) I1=n371(1) I2=n371(2) I3=n295_LUT4_I3_O O=n384_LUT4_I3_I2_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1019 I1=n295_LUT4_I3_O I2=n371(1) I3=n371(0) O=n384_LUT4_I3_I2_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n295_LUT4_I3_O I3=n371(0) O=n384_LUT4_I3_I2_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n371(5) I2=n371(4) I3=n384_LUT4_I3_I2_LUT4_O_I3 O=n384_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n371(0) I1=n371(1) I2=n371(2) I3=n371(3) O=n384_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=n384 D=n384_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3851.1-3856.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1019 I3=n371(6) O=n417_ff_CQZ_7_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=n371(6) D=n384_LUT4_I3_I2_LUT4_I3_O(6) QCK=$iopadmap$clock_c QEN=n2103 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3839.1-3844.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(15) D=n390_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(14) D=n390_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(5) D=n390_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(4) D=n390_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(3) D=n390_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(2) D=n390_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(1) D=n390_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(0) D=n390_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(13) D=n390_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(12) D=n390_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(11) D=n390_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(10) D=n390_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(9) D=n390_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(8) D=n390_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(7) D=n390_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n390(6) D=n390_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3857.1-3862.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_O I3=n314_LUT4_I2_O O=n390_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_1_O I3=n314_LUT4_I2_1_O O=n390_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_10_O I3=n314_LUT4_I2_10_O O=n390_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_11_O I3=n314_LUT4_I2_11_O O=n390_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_12_O I3=n314_LUT4_I2_12_O O=n390_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_13_O I3=n314_LUT4_I2_13_O O=n390_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_14_O I3=n314_LUT4_I2_14_O O=n390_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_15_O I3=n314_LUT4_I2_15_O O=n390_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_2_O I3=n314_LUT4_I2_2_O O=n390_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_3_O I3=n314_LUT4_I2_3_O O=n390_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_4_O I3=n314_LUT4_I2_4_O O=n390_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_5_O I3=n314_LUT4_I2_5_O O=n390_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_6_O I3=n314_LUT4_I2_6_O O=n390_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_7_O I3=n314_LUT4_I2_7_O O=n390_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_8_O I3=n314_LUT4_I2_8_O O=n390_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n314_LUT4_I3_9_O I3=n314_LUT4_I2_9_O O=n390_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=n396(15) D=n396_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(14) D=n396_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(5) D=n396_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(4) D=n396_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(3) D=n396_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(2) D=n396_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(1) D=n396_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(0) D=n396_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(13) D=n396_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(12) D=n396_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(11) D=n396_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(10) D=n396_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(9) D=n396_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(8) D=n396_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(7) D=n396_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n396(6) D=n396_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3863.1-3868.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_O I3=n351_LUT4_I2_O O=n396_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_1_O I3=n351_LUT4_I2_1_O O=n396_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_10_O I3=n351_LUT4_I2_10_O O=n396_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_11_O I3=n351_LUT4_I2_11_O O=n396_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_12_O I3=n351_LUT4_I2_12_O O=n396_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_13_O I3=n351_LUT4_I2_13_O O=n396_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_14_O I3=n351_LUT4_I2_14_O O=n396_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_15_O I3=n351_LUT4_I2_15_O O=n396_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_2_O I3=n351_LUT4_I2_2_O O=n396_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_3_O I3=n351_LUT4_I2_3_O O=n396_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_4_O I3=n351_LUT4_I2_4_O O=n396_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_5_O I3=n351_LUT4_I2_5_O O=n396_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_6_O I3=n351_LUT4_I2_6_O O=n396_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_7_O I3=n351_LUT4_I2_7_O O=n396_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_8_O I3=n351_LUT4_I2_8_O O=n396_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n351_LUT4_I3_9_O I3=n351_LUT4_I2_9_O O=n396_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=n39(5) D=n26_LUT4_I2_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3483.1-3488.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n39(4) D=n26_LUT4_I2_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3483.1-3488.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n39(3) D=n26_LUT4_I2_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3483.1-3488.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n39(2) D=n26_LUT4_I2_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3483.1-3488.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n39(1) D=n26_LUT4_I2_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3483.1-3488.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n39(0) D=n26_LUT4_I2_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3483.1-3488.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n402(7) I3=n2062 O=n406_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n402(6) I3=n2062 O=n406_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n402(5) I3=n2062 O=n406_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n402(4) I3=n2062 O=n406_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n402(3) I3=n2062 O=n406_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n402(2) I3=n2062 O=n406_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n402(1) I3=n2062 O=n406_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n402(0) I3=n2062 O=n406_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n402(7) D=n402_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3869.1-3874.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n402(6) D=n402_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3869.1-3874.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n402(5) D=n402_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3869.1-3874.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n402(4) D=n402_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3869.1-3874.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n402(3) D=n402_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3869.1-3874.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n402(2) D=n402_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3869.1-3874.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n402(1) D=n402_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3869.1-3874.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n402(0) D=n402_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3869.1-3874.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(15) I3=n2062 O=n402_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(14) I3=n2062 O=n402_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(13) I3=n2062 O=n402_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(12) I3=n2062 O=n402_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(11) I3=n2062 O=n402_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(10) I3=n2062 O=n402_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(9) I3=n2062 O=n402_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(8) I3=n2062 O=n402_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n406(7) D=n406_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3875.1-3880.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n406(6) D=n406_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3875.1-3880.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n406(5) D=n406_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3875.1-3880.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n406(4) D=n406_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3875.1-3880.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n406(3) D=n406_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3875.1-3880.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n406(2) D=n406_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3875.1-3880.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n406(1) D=n406_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3875.1-3880.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n406(0) D=n406_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3875.1-3880.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n410(7) I3=n2062 O=n414_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n410(6) I3=n2062 O=n414_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n410(5) I3=n2062 O=n414_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n410(4) I3=n2062 O=n414_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n410(3) I3=n2062 O=n414_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n410(2) I3=n2062 O=n414_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n410(1) I3=n2062 O=n414_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n410(0) I3=n2062 O=n414_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n410(7) D=n410_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3881.1-3886.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n410(6) D=n410_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3881.1-3886.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n410(5) D=n410_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3881.1-3886.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n410(4) D=n410_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3881.1-3886.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n410(3) D=n410_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3881.1-3886.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n410(2) D=n410_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3881.1-3886.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n410(1) D=n410_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3881.1-3886.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n410(0) D=n410_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3881.1-3886.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(7) I3=n2062 O=n410_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(6) I3=n2062 O=n410_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(5) I3=n2062 O=n410_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(4) I3=n2062 O=n410_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(3) I3=n2062 O=n410_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(2) I3=n2062 O=n410_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(1) I3=n2062 O=n410_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n390(0) I3=n2062 O=n410_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n414(7) D=n414_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3887.1-3892.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n414(6) D=n414_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3887.1-3892.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n414(5) D=n414_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3887.1-3892.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n414(4) D=n414_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3887.1-3892.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n414(3) D=n414_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3887.1-3892.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n414(2) D=n414_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3887.1-3892.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n414(1) D=n414_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3887.1-3892.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n414(0) D=n414_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3887.1-3892.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(15) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(14) D=n417_ff_CQZ_7_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(5) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(4) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(3) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(2) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(1) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(0) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(13) D=n417_ff_CQZ_7_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(12) D=n417_ff_CQZ_7_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(11) D=n417_ff_CQZ_7_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(10) D=n417_ff_CQZ_7_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(9) D=n417_ff_CQZ_7_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(8) D=n417_ff_CQZ_7_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(7) D=n371(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n417(6) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3893.1-3898.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n425(7) D=n425_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3899.1-3904.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n425(6) D=n425_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3899.1-3904.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n425(5) D=n425_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3899.1-3904.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n425(4) D=n425_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3899.1-3904.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n425(3) D=n425_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3899.1-3904.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n425(2) D=n425_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3899.1-3904.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n425(1) D=n425_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3899.1-3904.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n425(0) D=n425_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3899.1-3904.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n425_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_1_I0 I1=n425_ff_CQZ_D_LUT4_O_1_I1 I2=n2062 I3=n425_ff_CQZ_D_LUT4_O_1_I3 O=n425_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_3_I1 I1=n425_ff_CQZ_D_LUT4_O_3_I3 I2=n425_ff_CQZ_D_LUT4_O_3_I2 I3=n425_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 I2=n425_ff_CQZ_D_LUT4_O_2_I3 I3=n425_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 I2=n396(15) I3=n417(14) O=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(14) I3=n417(15) O=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n417(14) I1=n396(15) I2=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 I1=n396(15) I2=n417(13) I3=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n396(13) I2=n417(14) I3=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I2=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n417(14) I1=n396(14) I2=n417(15) I3=n396(15) O=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n2062 I1=n425_ff_CQZ_D_LUT4_O_2_I1 I2=n425_ff_CQZ_D_LUT4_O_2_I2 I3=n425_ff_CQZ_D_LUT4_O_2_I3 O=n425_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I2 I2=n425_ff_CQZ_D_LUT4_O_3_I3 I3=n425_ff_CQZ_D_LUT4_O_3_I1 O=n425_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_2_I3 I3=n425_ff_CQZ_D_LUT4_O_2_I2 O=n425_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 I2=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I3=n425_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100001 +.subckt LUT4 I0=n417(13) I1=n396(15) I2=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n2062 I1=n425_ff_CQZ_D_LUT4_O_3_I1 I2=n425_ff_CQZ_D_LUT4_O_3_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I3 O=n425_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I1=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I3=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n396(15) I2=n417(10) I3=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n417(12) I1=n396(13) I2=n417(11) I3=n396(14) O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n417(12) I1=n417(11) I2=n396(13) I3=n396(14) O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n417(12) I1=n396(14) I2=n417(11) I3=n396(15) O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=n396(13) I3=n417(13) O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n396(12) I2=n417(13) I3=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n417(15) I1=n417(14) I2=n396(10) I3=n396(11) O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n417(12) I1=n417(11) I2=n396(14) I3=n396(15) O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n417(12) I1=n396(15) I2=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I0 I3=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n417(13) I1=n396(15) I2=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=n396(14) I2=n417(13) I3=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n417(15) I1=n417(14) I2=n396(12) I3=n396(13) O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n417(15) I1=n396(13) I2=n417(14) I3=n396(14) O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n417(12) I3=n396(15) O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=n396(13) I2=n417(13) I3=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n417(15) I1=n396(11) I2=n417(14) I3=n396(12) O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n417(15) I1=n417(14) I2=n396(11) I3=n396(12) O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n396(14) I3=n417(13) O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n417(15) I1=n396(12) I2=n417(14) I3=n396(13) O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n425_ff_CQZ_D_LUT4_O_4_I3 O=n425_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_5_I1 I1=n425_ff_CQZ_D_LUT4_O_5_I3 I2=n425_ff_CQZ_D_LUT4_O_5_I2 I3=n425_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n425_ff_CQZ_D_LUT4_O_5_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I3 O=n425_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_5_I1 I1=n425_ff_CQZ_D_LUT4_O_5_I3 I2=n425_ff_CQZ_D_LUT4_O_5_I2 I3=n425_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n425_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n396(15) I3=n417(8) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(12) I3=n417(10) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n417(12) I1=n396(10) I2=n417(11) I3=n396(11) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n417(14) I1=n396(8) I2=n417(13) I3=n396(9) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n417(13) I1=n396(10) I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n417(14) I1=n417(13) I2=n396(9) I3=n396(8) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n417(15) I1=n396(8) I2=n417(14) I3=n396(9) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n396(13) I3=n417(10) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n417(12) I1=n396(11) I2=n417(11) I3=n396(12) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(15) I1=n417(8) I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(14) I3=n417(9) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(11) I3=n417(11) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n396(14) I3=n417(10) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n396(11) I3=n417(13) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n417(15) I1=n396(9) I2=n417(14) I3=n396(10) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n396(10) I2=n417(13) I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n417(15) I1=n417(14) I2=n396(9) I3=n396(8) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n396(10) I3=n417(13) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I2=n396(15) I3=n417(9) O=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n396(14) I2=n417(10) I3=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n417(12) I1=n396(12) I2=n417(11) I3=n396(13) O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n417(12) I1=n417(11) I2=n396(12) I3=n396(13) O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=n396(15) I3=n417(10) O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n396(12) I3=n417(13) O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n417(15) I1=n396(10) I2=n417(14) I3=n396(11) O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=n396(11) I2=n417(13) I3=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n417(15) I1=n417(14) I2=n396(9) I3=n396(10) O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I2=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n396(15) I2=n417(9) I3=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n396(13) I2=n417(10) I3=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n396(12) I2=n417(12) I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n425_ff_CQZ_D_LUT4_O_6_I3 O=n425_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(9) I3=n417(12) O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(14) I3=n417(8) O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(13) I3=n417(9) O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n417(13) I3=n396(8) O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(11) I3=n417(10) O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n417(12) I1=n396(9) I2=n417(11) I3=n396(10) O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n425_ff_CQZ_D_LUT4_O_7_I3 O=n425_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000001011 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n417(8) I1=n396(12) I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n417(11) I1=n417(10) I2=n396(9) I3=n396(8) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(11) I3=n417(9) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n417(12) I1=n396(8) I2=n417(11) I3=n396(9) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(10) I3=n417(10) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n396(10) I2=n417(8) I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n396(8) I2=n417(10) I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n417(9) I1=n396(9) I2=n417(8) I3=n396(10) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n417(9) I1=n396(9) I2=n417(8) I3=n396(10) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n417(9) I1=n396(9) I2=n417(8) I3=n396(8) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n417(10) I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n417(9) I1=n396(10) I2=n417(8) I3=n396(11) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(8) I3=n417(11) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(9) I3=n417(10) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n396(13) I1=n417(8) I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(12) I3=n417(9) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n417(8) I1=n396(13) I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=n417(8) I3=n396(12) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n417(8) I1=n396(13) I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(9) I3=n417(11) O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n417(13) I1=n396(8) I2=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I1=n425_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I3=n425_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 I3=n425_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 O=n425_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=n431(7) D=n431_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3905.1-3910.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n431(6) D=n431_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3905.1-3910.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n431(5) D=n431_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3905.1-3910.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n431(4) D=n431_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3905.1-3910.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n431(3) D=n431_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3905.1-3910.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n431(2) D=n431_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3905.1-3910.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n431(1) D=n431_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3905.1-3910.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n431(0) D=n431_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3905.1-3910.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n431_ff_CQZ_D_LUT4_O_I3 O=n431_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000001 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_1_I1 I2=n431_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n431_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_2_I2 I2=n431_ff_CQZ_D_LUT4_O_2_I3 I3=n431_ff_CQZ_D_LUT4_O_2_I1 O=n431_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=n431_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n431_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n431_ff_CQZ_D_LUT4_O_2_I1 I2=n431_ff_CQZ_D_LUT4_O_2_I2 I3=n431_ff_CQZ_D_LUT4_O_2_I3 O=n431_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n396(4) I1=n396(5) I2=n417(5) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(5) I1=n417(5) I2=n396(6) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(7) I1=n417(3) I2=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n417(6) I2=n396(3) I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(5) I1=n396(6) I2=n417(5) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n431_ff_CQZ_D_LUT4_O_3_I3 O=n431_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n431_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n417(2) I2=n396(7) I3=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 I3=n431_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 O=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n431_ff_CQZ_D_LUT4_O_4_I3 O=n431_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_5_I1 I1=n431_ff_CQZ_D_LUT4_O_5_I3 I2=n431_ff_CQZ_D_LUT4_O_5_I2 I3=n431_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n2062 I1=n431_ff_CQZ_D_LUT4_O_5_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I3 O=n431_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_5_I1 I1=n431_ff_CQZ_D_LUT4_O_5_I3 I2=n431_ff_CQZ_D_LUT4_O_5_I2 I3=n431_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n431_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n417(2) I3=n396(5) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(0) I3=n396(6) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(1) I1=n417(5) I2=n396(2) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(0) I1=n417(6) I2=n396(3) I3=n417(3) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(1) I1=n417(6) I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n396(0) I1=n396(3) I2=n417(6) I3=n417(3) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n396(0) I1=n417(7) I2=n396(4) I3=n417(3) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n417(0) I3=n396(7) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n396(2) I1=n417(5) I2=n396(3) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n417(2) I1=n396(5) I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(1) I3=n396(6) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(4) I3=n396(2) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n417(6) I3=n396(1) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n396(7) I1=n417(1) I2=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(3) I1=n417(5) I2=n396(4) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n417(6) I3=n396(2) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n396(1) I1=n417(7) I2=n396(5) I3=n417(3) O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n417(6) I2=n396(1) I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n417(7) I2=n396(4) I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n396(7) I3=n417(1) O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n417(0) I2=n396(7) I3=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n417(5) I2=n396(3) I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(2) I3=n396(6) O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n417(2) I3=n396(7) O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n396(3) I1=n396(4) I2=n417(5) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(4) I1=n417(5) I2=n396(5) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n417(6) I3=n396(3) O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n396(2) I1=n417(7) I2=n396(6) I3=n417(3) O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1019 I1=n417(6) I2=n396(2) I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n431_ff_CQZ_D_LUT4_O_6_I3 O=n431_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n417(1) I1=n396(5) I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n431_ff_CQZ_D_LUT4_O_7_I3 O=n431_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000000000001 +.subckt LUT4 I0=n396(3) I1=n417(0) I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(3) I3=n396(0) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=n396(0) I1=n396(1) I2=n417(2) I3=n417(1) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n417(0) I2=n396(2) I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n396(0) I1=n417(2) I2=n396(1) I3=n417(1) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(0) I1=n396(1) I2=n417(0) I3=n417(1) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I2=n417(0) I3=n396(3) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n396(1) I1=n417(2) I2=n396(2) I3=n417(1) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(1) I1=n396(2) I2=n417(2) I3=n417(1) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n417(1) I2=n396(2) I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n396(4) I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n417(1) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n396(0) I1=n396(4) I2=n417(0) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(2) I3=n396(3) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n396(4) I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n417(1) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n396(2) I1=n417(3) I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n396(2) I3=n417(3) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(0) I3=n396(5) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(0) I1=n417(5) I2=n396(1) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1019 I1=n396(5) I2=n417(1) I3=n417(0) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=n396(1) I1=n417(4) I2=n396(5) I3=n417(1) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(2) I3=n396(4) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=n396(0) I1=n396(3) I2=n417(0) I3=n417(3) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n396(2) I1=n417(2) I2=n396(3) I3=n417(1) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(3) I3=n396(1) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(0) I1=n417(4) I2=n396(4) I3=n417(0) O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I1=n431_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I3=n431_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I2=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I3=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_2_I1 I1=n431_ff_CQZ_D_LUT4_O_2_I3 I2=n431_ff_CQZ_D_LUT4_O_2_I2 I3=n431_ff_CQZ_D_LUT4_O_1_I2 O=n431_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n431_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I3=n431_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 O=n431_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n431_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001001001101 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n396(6) I1=n396(7) I2=n417(5) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=n417(5) I3=n396(7) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n396(6) I1=n417(5) I2=n396(7) I3=n417(4) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(4) I1=n417(7) I2=n396(5) I3=n417(6) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=n396(7) I3=n417(3) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(7) I3=n396(3) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n417(5) I2=n396(7) I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n396(4) I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=n396(6) I3=n417(6) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(7) I3=n396(5) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n396(6) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(6) I3=n396(4) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(5) I1=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n417(6) I3=n396(7) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110001001100 +.subckt LUT4 I0=n1019 I1=n417(3) I2=n396(2) I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(7) I3=n396(6) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(7) I3=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n396(5) I1=n396(6) I2=n417(6) I3=n396(7) O=n431_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000001111111 +.subckt ff CQZ=n436(7) D=n436_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3911.1-3916.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n436(6) D=n436_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3911.1-3916.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n436(5) D=n436_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3911.1-3916.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n436(4) D=n436_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3911.1-3916.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n436(3) D=n436_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3911.1-3916.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n436(2) D=n436_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3911.1-3916.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n436(1) D=n436_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3911.1-3916.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n436(0) D=n436_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3911.1-3916.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n436_ff_CQZ_D_LUT4_O_I1 I2=n431(7) I3=n425(7) O=n436_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n436_ff_CQZ_D_LUT4_O_1_I1 I2=n431(6) I3=n425(6) O=n436_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n425(5) I2=n431(5) I3=n436_ff_CQZ_D_LUT4_O_2_I1 O=n436_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n436_ff_CQZ_D_LUT4_O_2_I1 I2=n431(5) I3=n425(5) O=n436_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n425(4) I2=n431(4) I3=n436_ff_CQZ_D_LUT4_O_3_I1 O=n436_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n436_ff_CQZ_D_LUT4_O_3_I1 I2=n431(4) I3=n425(4) O=n436_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n425(3) I2=n431(3) I3=n436_ff_CQZ_D_LUT4_O_4_I1 O=n436_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n436_ff_CQZ_D_LUT4_O_4_I1 I2=n431(3) I3=n425(3) O=n436_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n425(2) I2=n431(2) I3=n436_ff_CQZ_D_LUT4_O_5_I1 O=n436_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n436_ff_CQZ_D_LUT4_O_5_I1 I2=n431(2) I3=n425(2) O=n436_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n431(1) I1=n425(1) I2=n425(0) I3=n431(0) O=n436_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n436_ff_CQZ_D_LUT4_O_6_I3 O=n436_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n425(0) I1=n431(0) I2=n431(1) I3=n425(1) O=n436_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n425(0) I2=n431(0) I3=n2062 O=n436_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n425(6) I2=n431(6) I3=n436_ff_CQZ_D_LUT4_O_1_I1 O=n436_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=n442(7) D=n442_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3917.1-3922.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n442(6) D=n442_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3917.1-3922.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n442(5) D=n442_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3917.1-3922.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n442(4) D=n442_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3917.1-3922.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n442(3) D=n442_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3917.1-3922.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n442(2) D=n442_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3917.1-3922.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n442(1) D=n442_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3917.1-3922.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n442(0) D=n442_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3917.1-3922.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n442_ff_CQZ_D_LUT4_O_I3 O=n442_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_1_I1 I2=n442_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n442_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I3=n442_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n442_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_2_I3 I2=n442_ff_CQZ_D_LUT4_O_2_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I1 O=n442_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n442_ff_CQZ_D_LUT4_O_2_I1 I2=n442_ff_CQZ_D_LUT4_O_2_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I3 O=n442_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n396(14) I3=n417(3) O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(4) I3=n396(13) O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(2) I3=n396(15) O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(14) I1=n417(4) I2=n396(15) I3=n417(3) O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(11) I1=n417(7) I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n396(11) I3=n417(6) O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(14) I1=n396(15) I2=n417(4) I3=n417(3) O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n396(15) I1=n417(4) I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n442_ff_CQZ_D_LUT4_O_3_I3 O=n442_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n442_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I3=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 O=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n442_ff_CQZ_D_LUT4_O_4_I3 O=n442_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_5_I1 I1=n442_ff_CQZ_D_LUT4_O_5_I3 I2=n442_ff_CQZ_D_LUT4_O_5_I2 I3=n442_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 I3=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 O=n442_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n442_ff_CQZ_D_LUT4_O_5_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I3 O=n442_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_5_I1 I1=n442_ff_CQZ_D_LUT4_O_5_I3 I2=n442_ff_CQZ_D_LUT4_O_5_I2 I3=n442_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n442_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n417(0) I3=n396(15) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(2) I3=n396(12) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(10) I1=n417(4) I2=n396(11) I3=n417(3) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(9) I1=n417(5) I2=n396(8) I3=n417(6) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(10) I1=n417(5) I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n396(9) I1=n396(8) I2=n417(6) I3=n417(5) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n396(9) I1=n417(6) I2=n396(8) I3=n417(7) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n417(2) I3=n396(13) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n396(11) I1=n417(4) I2=n396(12) I3=n417(3) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n417(0) I1=n396(15) I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(1) I3=n396(14) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(13) I1=n417(3) I2=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n417(5) I3=n396(11) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n396(9) I1=n417(7) I2=n396(10) I3=n417(6) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n417(5) I2=n396(10) I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n396(9) I1=n396(8) I2=n417(7) I3=n417(6) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n417(5) I3=n396(10) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I2=n417(1) I3=n396(15) O=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n396(13) I3=n417(3) O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(2) I3=n396(14) O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(14) I1=n417(3) I2=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=n442_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n396(11) I1=n417(6) I2=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(7) I3=n396(10) O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(5) I3=n396(12) O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=n417(5) I2=n396(11) I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n396(9) I1=n396(10) I2=n417(7) I3=n417(6) O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I2=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n417(1) I2=n396(15) I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1019 I1=n417(2) I2=n396(13) I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(4) I3=n396(12) O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(3) I3=n396(11) O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n442_ff_CQZ_D_LUT4_O_6_I3 O=n442_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(1) I3=n396(13) O=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n442_ff_CQZ_D_LUT4_O_7_I3 O=n442_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111110001110 +.subckt LUT4 I0=n396(9) I1=n417(2) I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n417(2) I2=n396(8) I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n396(9) I1=n396(10) I2=n417(0) I3=n417(1) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n417(2) I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n396(9) I1=n417(0) I2=n396(8) I3=n417(1) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n396(9) I1=n417(1) I2=n396(10) I3=n417(0) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=n1019 I1=n417(0) I2=n396(10) I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n396(9) I1=n417(2) I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n396(10) I1=n417(1) I2=n396(11) I3=n417(0) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(3) I3=n396(8) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n417(0) I1=n396(13) I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(1) I3=n396(12) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=n396(8) I3=n417(5) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(4) I3=n396(9) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(0) I3=n396(14) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(13) I1=n417(0) I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n396(12) I1=n417(0) I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n396(12) I3=n417(0) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n396(9) I1=n396(8) I2=n417(3) I3=n417(2) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(1) I3=n396(11) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(13) I1=n417(0) I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(2) I3=n396(10) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(3) I3=n396(9) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(9) I1=n417(3) I2=n396(8) I3=n417(4) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(8) I1=n417(5) I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(2) I3=n396(11) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(9) I1=n417(4) I2=n396(10) I3=n417(3) O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I1=n442_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I3=n442_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_2_I1 I1=n442_ff_CQZ_D_LUT4_O_2_I2 I2=n442_ff_CQZ_D_LUT4_O_2_I3 I3=n442_ff_CQZ_D_LUT4_O_1_I1 O=n442_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 O=n442_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n396(15) I3=n417(4) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n396(11) I3=n417(7) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(6) I3=n396(12) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(5) I3=n396(13) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n417(5) I3=n396(14) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(5) I3=n396(15) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n417(7) I3=n396(13) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n417(5) I2=n396(14) I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n396(12) I1=n417(7) I2=n396(13) I3=n417(6) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n417(7) I2=n396(13) I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n396(15) I1=n417(6) I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n396(13) I3=n417(7) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(7) I3=n396(14) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n396(15) I2=n417(7) I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(6) I3=n396(14) O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(15) I1=n417(6) I2=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n442_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=n448(7) D=n448_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3923.1-3928.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n448(6) D=n448_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3923.1-3928.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n448(5) D=n448_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3923.1-3928.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n448(4) D=n448_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3923.1-3928.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n448(3) D=n448_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3923.1-3928.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n448(2) D=n448_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3923.1-3928.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n448(1) D=n448_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3923.1-3928.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n448(0) D=n448_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3923.1-3928.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n448_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_1_I0 I1=n448_ff_CQZ_D_LUT4_O_1_I1 I2=n2062 I3=n448_ff_CQZ_D_LUT4_O_1_I3 O=n448_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_2_I1 I1=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n396(7) I3=n417(12) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n417(15) I3=n396(3) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(14) I3=n396(4) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(13) I3=n396(5) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n417(13) I3=n396(6) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(13) I3=n396(7) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I0 I2=n396(5) I3=n417(15) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n417(13) I2=n396(6) I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n417(15) I1=n396(4) I2=n396(5) I3=n417(14) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n396(5) I2=n417(15) I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n396(7) I1=n417(14) I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1 I2=n417(15) I3=n396(5) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(6) I3=n417(15) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I0 I1=n417(15) I2=n396(7) I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(14) I3=n396(6) O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(7) I1=n417(14) I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_2_I1 I2=n448_ff_CQZ_D_LUT4_O_2_I2 I3=n2062 O=n448_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n448_ff_CQZ_D_LUT4_O_3_I3 O=n448_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n448_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n448_ff_CQZ_D_LUT4_O_4_I3 O=n448_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_5_I1 I1=n448_ff_CQZ_D_LUT4_O_5_I3 I2=n448_ff_CQZ_D_LUT4_O_5_I2 I3=n448_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 I3=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n448_ff_CQZ_D_LUT4_O_5_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I3 O=n448_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_5_I1 I1=n448_ff_CQZ_D_LUT4_O_5_I3 I2=n448_ff_CQZ_D_LUT4_O_5_I2 I3=n448_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n448_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n417(8) I3=n396(7) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(10) I3=n396(4) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(2) I1=n417(12) I2=n396(3) I3=n417(11) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(0) I1=n417(14) I2=n396(1) I3=n417(13) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(0) I1=n417(15) I2=n396(1) I3=n417(14) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(13) I3=n396(2) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(0) I1=n396(1) I2=n417(14) I3=n417(13) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n417(10) I3=n396(5) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n396(3) I1=n417(12) I2=n396(4) I3=n417(11) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n417(8) I1=n396(7) I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(9) I3=n396(6) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(11) I3=n396(3) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n417(10) I3=n396(6) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n396(2) I1=n417(14) I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(1) I3=n417(15) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(13) I3=n396(3) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n396(1) I3=n417(14) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(15) I3=n396(0) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I2=n417(9) I3=n396(7) O=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n417(10) I2=n396(6) I3=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n396(4) I1=n417(12) I2=n396(5) I3=n417(11) O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(4) I1=n396(5) I2=n417(12) I3=n417(11) O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=n417(10) I3=n396(7) O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n396(3) I1=n417(14) I2=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n396(2) I3=n417(15) O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(13) I3=n396(4) O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n396(2) I3=n417(14) O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I2=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n417(9) I2=n396(7) I3=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n417(10) I2=n396(5) I3=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n417(12) I2=n396(4) I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n448_ff_CQZ_D_LUT4_O_6_I3 O=n448_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(12) I3=n396(1) O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(8) I3=n396(6) O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(9) I3=n396(5) O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n396(0) I3=n417(13) O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(10) I3=n396(3) O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(1) I1=n417(12) I2=n396(2) I3=n417(11) O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n448_ff_CQZ_D_LUT4_O_7_I3 O=n448_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000001011 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n396(2) I1=n417(10) I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000000100000000 +.subckt LUT4 I0=n396(0) I1=n396(1) I2=n417(9) I3=n417(8) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n396(4) I1=n417(8) I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n396(0) I1=n396(1) I2=n417(11) I3=n417(10) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(9) I3=n396(3) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n396(0) I1=n417(12) I2=n396(1) I3=n417(11) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(10) I3=n396(2) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n417(8) I2=n396(2) I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n396(1) I1=n417(10) I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n396(2) I1=n417(9) I2=n396(3) I3=n417(8) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(11) I3=n396(0) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111101110 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=n417(10) I2=n396(0) I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n396(1) I1=n417(9) I2=n396(2) I3=n417(8) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(1) I1=n396(2) I2=n417(9) I3=n417(8) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n396(1) I1=n417(10) I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n417(8) I1=n396(5) I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(9) I3=n396(4) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n396(5) I1=n417(8) I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n396(4) I3=n417(8) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n396(5) I1=n417(8) I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n417(11) I3=n396(1) O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n396(0) I1=n417(13) I2=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I1=n448_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I3=n448_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_2_I1 I1=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n417(10) I2=n396(7) I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n396(5) I1=n417(12) I2=n396(6) I3=n417(11) O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n396(5) I1=n396(6) I2=n417(12) I3=n417(11) O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(6) I1=n417(12) I2=n396(7) I3=n417(11) O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n417(15) I1=n396(3) I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n396(3) I3=n417(14) O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n396(6) I1=n396(7) I2=n417(12) I3=n417(11) O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n396(7) I1=n417(12) I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n448_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 I2=n448_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I3=n448_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 O=n448_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt ff CQZ=n453(7) D=n453_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3929.1-3934.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n453(6) D=n453_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3929.1-3934.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n453(5) D=n453_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3929.1-3934.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n453(4) D=n453_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3929.1-3934.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n453(3) D=n453_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3929.1-3934.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n453(2) D=n453_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3929.1-3934.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n453(1) D=n453_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3929.1-3934.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n453(0) D=n453_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3929.1-3934.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n453_ff_CQZ_D_LUT4_O_I1 I2=n442(7) I3=n448(7) O=n453_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n453_ff_CQZ_D_LUT4_O_1_I1 I2=n442(6) I3=n448(6) O=n453_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n448(5) I2=n442(5) I3=n453_ff_CQZ_D_LUT4_O_2_I1 O=n453_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n453_ff_CQZ_D_LUT4_O_2_I1 I2=n442(5) I3=n448(5) O=n453_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n448(4) I2=n442(4) I3=n453_ff_CQZ_D_LUT4_O_3_I1 O=n453_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n453_ff_CQZ_D_LUT4_O_3_I1 I2=n442(4) I3=n448(4) O=n453_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n448(3) I2=n442(3) I3=n453_ff_CQZ_D_LUT4_O_4_I1 O=n453_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n453_ff_CQZ_D_LUT4_O_4_I1 I2=n442(3) I3=n448(3) O=n453_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n448(2) I2=n442(2) I3=n453_ff_CQZ_D_LUT4_O_5_I1 O=n453_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n453_ff_CQZ_D_LUT4_O_5_I1 I2=n442(2) I3=n448(2) O=n453_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n442(1) I1=n448(1) I2=n442(0) I3=n448(0) O=n453_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n453_ff_CQZ_D_LUT4_O_6_I3 O=n453_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n442(0) I1=n448(0) I2=n442(1) I3=n448(1) O=n453_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n448(0) I2=n442(0) I3=n2062 O=n453_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n448(6) I2=n442(6) I3=n453_ff_CQZ_D_LUT4_O_1_I1 O=n453_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n460(15) D=n460_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(14) D=n460_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(5) D=n460_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(4) D=n460_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(3) D=n460_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(2) D=n460_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(1) D=n460_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(0) D=n460_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(13) D=n460_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(12) D=n460_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(11) D=n460_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(10) D=n460_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(9) D=n460_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(8) D=n460_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(7) D=n460_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n460(6) D=n460_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3935.1-3940.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_I1 I2=n436(7) I3=n406(7) O=n460_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_1_I1 I2=n436(6) I3=n406(6) O=n460_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_10_I1 I2=n453(4) I3=n414(4) O=n460_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n414(3) I2=n453(3) I3=n460_ff_CQZ_D_LUT4_O_11_I1 O=n460_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_11_I1 I2=n453(3) I3=n414(3) O=n460_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n414(2) I2=n453(2) I3=n460_ff_CQZ_D_LUT4_O_12_I1 O=n460_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_12_I1 I2=n453(2) I3=n414(2) O=n460_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n453(1) I1=n414(1) I2=n414(0) I3=n453(0) O=n460_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n460_ff_CQZ_D_LUT4_O_13_I3 O=n460_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n453(0) I1=n414(0) I2=n453(1) I3=n414(1) O=n460_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n406(0) I2=n436(0) I3=n2062 O=n460_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n414(0) I2=n453(0) I3=n2062 O=n460_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n406(5) I2=n436(5) I3=n460_ff_CQZ_D_LUT4_O_2_I1 O=n460_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_2_I1 I2=n436(5) I3=n406(5) O=n460_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n406(4) I2=n436(4) I3=n460_ff_CQZ_D_LUT4_O_3_I1 O=n460_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_3_I1 I2=n436(4) I3=n406(4) O=n460_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n406(3) I2=n436(3) I3=n460_ff_CQZ_D_LUT4_O_4_I1 O=n460_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_4_I1 I2=n436(3) I3=n406(3) O=n460_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n406(2) I2=n436(2) I3=n460_ff_CQZ_D_LUT4_O_5_I1 O=n460_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_5_I1 I2=n436(2) I3=n406(2) O=n460_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n436(1) I1=n406(1) I2=n406(0) I3=n436(0) O=n460_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n460_ff_CQZ_D_LUT4_O_6_I3 O=n460_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n436(0) I1=n406(0) I2=n436(1) I3=n406(1) O=n460_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_7_I1 I2=n453(7) I3=n414(7) O=n460_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n414(6) I2=n453(6) I3=n460_ff_CQZ_D_LUT4_O_8_I1 O=n460_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_8_I1 I2=n453(6) I3=n414(6) O=n460_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n414(5) I2=n453(5) I3=n460_ff_CQZ_D_LUT4_O_9_I1 O=n460_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n460_ff_CQZ_D_LUT4_O_9_I1 I2=n453(5) I3=n414(5) O=n460_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n414(4) I2=n453(4) I3=n460_ff_CQZ_D_LUT4_O_10_I1 O=n460_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n406(6) I2=n436(6) I3=n460_ff_CQZ_D_LUT4_O_1_I1 O=n460_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n467(15) D=n467_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(14) D=n467_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(5) D=n467_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(4) D=n467_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(3) D=n467_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(2) D=n467_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(1) D=n467_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(0) D=n460_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(13) D=n467_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(12) D=n467_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(11) D=n467_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(10) D=n467_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(9) D=n467_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(8) D=n460_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(7) D=n467_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n467(6) D=n467_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3941.1-3946.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_I1 I2=n436(7) I3=n406(7) O=n467_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_1_I1 I2=n436(6) I3=n406(6) O=n467_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_10_I1 I2=n453(4) I3=n414(4) O=n467_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n414(3) I2=n453(3) I3=n467_ff_CQZ_D_LUT4_O_11_I1 O=n467_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_11_I1 I2=n453(3) I3=n414(3) O=n467_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n414(2) I2=n453(2) I3=n467_ff_CQZ_D_LUT4_O_12_I1 O=n467_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_12_I1 I2=n453(2) I3=n414(2) O=n467_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n453(1) I1=n414(1) I2=n414(0) I3=n453(0) O=n467_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n467_ff_CQZ_D_LUT4_O_13_I3 O=n467_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n414(0) I1=n453(0) I2=n453(1) I3=n414(1) O=n467_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n406(5) I2=n436(5) I3=n467_ff_CQZ_D_LUT4_O_2_I1 O=n467_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_2_I1 I2=n436(5) I3=n406(5) O=n467_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n406(4) I2=n436(4) I3=n467_ff_CQZ_D_LUT4_O_3_I1 O=n467_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_3_I1 I2=n436(4) I3=n406(4) O=n467_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n406(3) I2=n436(3) I3=n467_ff_CQZ_D_LUT4_O_4_I1 O=n467_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_4_I1 I2=n436(3) I3=n406(3) O=n467_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n406(2) I2=n436(2) I3=n467_ff_CQZ_D_LUT4_O_5_I1 O=n467_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_5_I1 I2=n436(2) I3=n406(2) O=n467_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n436(1) I1=n406(1) I2=n406(0) I3=n436(0) O=n467_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n467_ff_CQZ_D_LUT4_O_6_I3 O=n467_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n406(0) I1=n436(0) I2=n436(1) I3=n406(1) O=n467_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_7_I1 I2=n453(7) I3=n414(7) O=n467_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n414(6) I2=n453(6) I3=n467_ff_CQZ_D_LUT4_O_8_I1 O=n467_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_8_I1 I2=n453(6) I3=n414(6) O=n467_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n414(5) I2=n453(5) I3=n467_ff_CQZ_D_LUT4_O_9_I1 O=n467_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n467_ff_CQZ_D_LUT4_O_9_I1 I2=n453(5) I3=n414(5) O=n467_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n414(4) I2=n453(4) I3=n467_ff_CQZ_D_LUT4_O_10_I1 O=n467_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n406(6) I2=n436(6) I3=n467_ff_CQZ_D_LUT4_O_1_I1 O=n467_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n2059 I2=n41(0) I3=n11(6) O=n46_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n41(0) I3=n11(6) O=n46_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n41(0) D=n46_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3489.1-3494.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n41(0) I2=n51_ff_CQZ_D I3=n26_LUT4_I2_O O=n46_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n472 I3=n2062 O=n476_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n472 D=n472_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3947.1-3952.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n476 I3=n2062 O=n480_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n476 D=n476_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3953.1-3958.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n480 I3=n2062 O=n484_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n480 D=n480_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3959.1-3964.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n484 O=n484_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n484_LUT4_I3_O I2=n524(4) I3=n484_LUT4_I3_O_LUT4_I1_I3 O=n484_LUT4_I3_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n484_LUT4_I3_O I2=n524(1) I3=n524(0) O=n484_LUT4_I3_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n524(0) I1=n524(1) I2=n524(2) I3=n524(3) O=n484_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n484_LUT4_I3_O I3=n484_LUT4_I3_O_LUT4_I2_I3 O=n484_LUT4_I3_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n484_LUT4_I3_O I3=n524(0) O=n484_LUT4_I3_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n524(0) I1=n524(1) I2=n524(2) I3=n524(3) O=n484_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n484_LUT4_I3_O_LUT4_I1_I3 I1=n524(4) I2=n524(5) I3=n484_LUT4_I3_O O=n484_LUT4_I3_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n524(0) I1=n524(1) I2=n524(2) I3=n484_LUT4_I3_O O=n484_LUT4_I3_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n484 D=n484_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3965.1-3970.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n371(0) D=n384_LUT4_I3_I2_LUT4_I3_O(0) QCK=$iopadmap$clock_c QEN=n2103 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3839.1-3844.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n506 I3=n2062 O=n510_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n506 D=n506_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3995.1-4000.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n371(0) I3=n2062 O=n506_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n510 I3=n2062 O=n514_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n510 D=n510_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4001.1-4006.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n514 I3=n2062 O=n518_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n514 D=n514_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4007.1-4012.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n518 I2=n2059 I3=n563(0) O=n518_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n518 I2=n2059 I3=n563(0) O=n518_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n518 I3=n526(0) O=n518_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=n518 D=n518_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4013.1-4018.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n111(0) I3=n2109_LUT4_O_I3 O=n142_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n111(0) O=n51_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n111(0) D=n51_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3495.1-3500.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n524(5) D=n484_LUT4_I3_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4019.1-4024.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n524(4) D=n484_LUT4_I3_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4019.1-4024.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n524(3) D=n484_LUT4_I3_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4019.1-4024.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n524(2) D=n484_LUT4_I3_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4019.1-4024.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n524(1) D=n484_LUT4_I3_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4019.1-4024.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n524(0) D=n484_LUT4_I3_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4019.1-4024.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n526(0) I2=n2059 I3=n518 O=n531_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n526(0) D=n531_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4025.1-4030.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n484 I2=n526(0) I3=n2062 O=n531_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n2062 I2=n536 I3=n2097_LUT4_O_I3 O=n625_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n536 O=n536_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n536_LUT4_I3_O I2=n612(5) I3=n625_LUT4_I3_I2 O=n743_LUT4_I3_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n536_LUT4_I3_O I2=n612(4) I3=n743_LUT4_I0_2_O O=n743_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n536_LUT4_I3_O I3=n743_LUT4_I0_O O=n743_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n625_LUT4_I3_I2 I1=n612(5) I2=n612(6) I3=n536_LUT4_I3_O O=n743_LUT4_I3_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n536 D=n536_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4031.1-4036.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n484 I3=n2062 O=n536_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n547(31) D=n460(15) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(30) D=n460(14) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(21) D=n460(5) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(20) D=n460(4) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(19) D=n460(3) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(18) D=n460(2) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(17) D=n460(1) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(16) D=n460(0) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(15) D=n467(15) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(14) D=n467(14) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(13) D=n467(13) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(12) D=n467(12) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(29) D=n460(13) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(11) D=n467(11) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(10) D=n467(10) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(9) D=n467(9) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(8) D=n467(8) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(7) D=n467(7) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(6) D=n467(6) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(5) D=n467(5) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(4) D=n467(4) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(3) D=n467(3) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(2) D=n467(2) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(28) D=n460(12) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(1) D=n467(1) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(0) D=n467(0) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(27) D=n460(11) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(26) D=n460(10) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(25) D=n460(9) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(24) D=n460(8) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(23) D=n460(7) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n547(22) D=n460(6) QCK=$iopadmap$clock_c QEN=n518_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4037.1-4041.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(31) D=n460(15) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(30) D=n460(14) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(21) D=n460(5) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(20) D=n460(4) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(19) D=n460(3) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(18) D=n460(2) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(17) D=n460(1) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(16) D=n460(0) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(15) D=n467(15) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(14) D=n467(14) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(13) D=n467(13) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(12) D=n467(12) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(29) D=n460(13) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(11) D=n467(11) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(10) D=n467(10) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(9) D=n467(9) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(8) D=n467(8) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(7) D=n467(7) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(6) D=n467(6) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(5) D=n467(5) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(4) D=n467(4) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(3) D=n467(3) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(2) D=n467(2) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(28) D=n460(12) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(1) D=n467(1) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(0) D=n467(0) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(27) D=n460(11) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(26) D=n460(10) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(25) D=n460(9) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(24) D=n460(8) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(23) D=n460(7) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n551(22) D=n460(6) QCK=$iopadmap$clock_c QEN=n531_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4047.1-4051.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n551(15) I1=n547(15) I2=n555 I3=n596(0) O=n555_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(14) I1=n547(14) I2=n555 I3=n596(0) O=n555_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(5) I1=n547(5) I2=n555 I3=n596(0) O=n555_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(4) I1=n547(4) I2=n555 I3=n596(0) O=n555_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(3) I1=n547(3) I2=n555 I3=n596(0) O=n555_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(2) I1=n547(2) I2=n555 I3=n596(0) O=n555_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(1) I1=n547(1) I2=n555 I3=n596(0) O=n555_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n547(0) I1=n551(0) I2=n555 I3=n596(0) O=n555_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n551(13) I1=n547(13) I2=n555 I3=n596(0) O=n555_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(12) I1=n547(12) I2=n555 I3=n596(0) O=n555_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(11) I1=n547(11) I2=n555 I3=n596(0) O=n555_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(10) I1=n547(10) I2=n555 I3=n596(0) O=n555_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(9) I1=n547(9) I2=n555 I3=n596(0) O=n555_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(8) I1=n547(8) I2=n555 I3=n596(0) O=n555_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(7) I1=n547(7) I2=n555 I3=n596(0) O=n555_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(6) I1=n547(6) I2=n555 I3=n596(0) O=n555_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n551(31) I1=n547(31) I2=n596(0) I3=n555 O=n555_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(30) I1=n547(30) I2=n596(0) I3=n555 O=n555_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(21) I1=n547(21) I2=n596(0) I3=n555 O=n555_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(20) I1=n547(20) I2=n596(0) I3=n555 O=n555_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(19) I1=n547(19) I2=n596(0) I3=n555 O=n555_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(18) I1=n547(18) I2=n596(0) I3=n555 O=n555_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(17) I1=n547(17) I2=n596(0) I3=n555 O=n555_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(16) I1=n547(16) I2=n596(0) I3=n555 O=n555_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(29) I1=n547(29) I2=n596(0) I3=n555 O=n555_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(28) I1=n547(28) I2=n596(0) I3=n555 O=n555_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(27) I1=n547(27) I2=n596(0) I3=n555 O=n555_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(26) I1=n547(26) I2=n596(0) I3=n555 O=n555_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(25) I1=n547(25) I2=n596(0) I3=n555 O=n555_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(24) I1=n547(24) I2=n596(0) I3=n555 O=n555_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(23) I1=n547(23) I2=n596(0) I3=n555 O=n555_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n551(22) I1=n547(22) I2=n596(0) I3=n555 O=n555_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n555 D=n555_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4057.1-4062.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n526(0) O=n555_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n563(0) D=n568_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4069.1-4074.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n563(0) I2=n484 I3=n2062 O=n568_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=n584(31) D=n460(15) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(30) D=n460(14) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(21) D=n460(5) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(20) D=n460(4) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(19) D=n460(3) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(18) D=n460(2) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(17) D=n460(1) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(16) D=n460(0) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(15) D=n467(15) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(14) D=n467(14) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(13) D=n467(13) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(12) D=n467(12) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(29) D=n460(13) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(11) D=n467(11) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(10) D=n467(10) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(9) D=n467(9) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(8) D=n467(8) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(7) D=n467(7) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(6) D=n467(6) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(5) D=n467(5) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(4) D=n467(4) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(3) D=n467(3) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(2) D=n467(2) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(28) D=n460(12) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(1) D=n467(1) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(0) D=n467(0) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(27) D=n460(11) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(26) D=n460(10) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(25) D=n460(9) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(24) D=n460(8) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(23) D=n460(7) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n584(22) D=n460(6) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4075.1-4079.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(31) D=n460(15) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(30) D=n460(14) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(21) D=n460(5) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(20) D=n460(4) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(19) D=n460(3) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(18) D=n460(2) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(17) D=n460(1) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(16) D=n460(0) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(15) D=n467(15) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(14) D=n467(14) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(13) D=n467(13) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(12) D=n467(12) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(29) D=n460(13) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(11) D=n467(11) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(10) D=n467(10) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(9) D=n467(9) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(8) D=n467(8) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(7) D=n467(7) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(6) D=n467(6) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(5) D=n467(5) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(4) D=n467(4) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(3) D=n467(3) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(2) D=n467(2) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(28) D=n460(12) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(1) D=n467(1) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(0) D=n467(0) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(27) D=n460(11) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(26) D=n460(10) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(25) D=n460(9) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(24) D=n460(8) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(23) D=n460(7) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n588(22) D=n460(6) QCK=$iopadmap$clock_c QEN=n518_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4085.1-4089.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n588(15) I1=n584(15) I2=n592 I3=n596(0) O=n592_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(14) I1=n584(14) I2=n592 I3=n596(0) O=n592_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(5) I1=n584(5) I2=n592 I3=n596(0) O=n592_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(4) I1=n584(4) I2=n592 I3=n596(0) O=n592_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(3) I1=n584(3) I2=n592 I3=n596(0) O=n592_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(2) I1=n584(2) I2=n592 I3=n596(0) O=n592_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(1) I1=n584(1) I2=n592 I3=n596(0) O=n592_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n584(0) I1=n588(0) I2=n592 I3=n596(0) O=n592_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n588(13) I1=n584(13) I2=n592 I3=n596(0) O=n592_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(12) I1=n584(12) I2=n592 I3=n596(0) O=n592_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(11) I1=n584(11) I2=n592 I3=n596(0) O=n592_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(10) I1=n584(10) I2=n592 I3=n596(0) O=n592_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(9) I1=n584(9) I2=n592 I3=n596(0) O=n592_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(8) I1=n584(8) I2=n592 I3=n596(0) O=n592_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(7) I1=n584(7) I2=n592 I3=n596(0) O=n592_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(6) I1=n584(6) I2=n592 I3=n596(0) O=n592_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n588(31) I1=n584(31) I2=n596(0) I3=n592 O=n592_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(30) I1=n584(30) I2=n596(0) I3=n592 O=n592_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(21) I1=n584(21) I2=n596(0) I3=n592 O=n592_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(20) I1=n584(20) I2=n596(0) I3=n592 O=n592_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(19) I1=n584(19) I2=n596(0) I3=n592 O=n592_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(18) I1=n584(18) I2=n596(0) I3=n592 O=n592_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(17) I1=n584(17) I2=n596(0) I3=n592 O=n592_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(16) I1=n584(16) I2=n596(0) I3=n592 O=n592_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(29) I1=n584(29) I2=n596(0) I3=n592 O=n592_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(28) I1=n584(28) I2=n596(0) I3=n592 O=n592_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(27) I1=n584(27) I2=n596(0) I3=n592 O=n592_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(26) I1=n584(26) I2=n596(0) I3=n592 O=n592_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(25) I1=n584(25) I2=n596(0) I3=n592 O=n592_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(24) I1=n584(24) I2=n596(0) I3=n592 O=n592_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(23) I1=n584(23) I2=n596(0) I3=n592 O=n592_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n588(22) I1=n584(22) I2=n596(0) I3=n592 O=n592_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n592 D=n592_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4095.1-4100.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n563(0) O=n592_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n596(0) D=n601_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4101.1-4106.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n536_LUT4_I3_O I3=n601_ff_CQZ_D_LUT4_O_I3 O=n601_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n524(1) I1=n524(0) I2=n601_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n596(0) O=n601_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=n524(2) I1=n524(3) I2=n524(4) I3=n524(5) O=n601_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=n612(6) D=n743_LUT4_I3_O(6) QCK=$iopadmap$clock_c QEN=n2097 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4107.1-4112.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n612(5) D=n743_LUT4_I3_O(5) QCK=$iopadmap$clock_c QEN=n2097 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4107.1-4112.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n612(4) D=n743_LUT4_I3_O(4) QCK=$iopadmap$clock_c QEN=n2097 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4107.1-4112.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n612(3) D=n743_LUT4_I3_O(3) QCK=$iopadmap$clock_c QEN=n2097 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4107.1-4112.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n612(2) D=n743_LUT4_I3_O(2) QCK=$iopadmap$clock_c QEN=n2097 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4107.1-4112.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n612(1) D=n743_LUT4_I3_O(1) QCK=$iopadmap$clock_c QEN=n2097 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4107.1-4112.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n616(0) I2=n658_ff_CQZ_D(15) I3=n625_LUT4_I3_I2 O=n2097_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt ff CQZ=n616(0) D=n625_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4113.1-4118.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n658_ff_CQZ_D(15) I2=n625_LUT4_I3_I2 I3=n625 O=n713_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n612(4) I3=n743_LUT4_I0_2_O O=n625_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=n625 D=n625_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4119.1-4124.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(15) D=n631_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(14) D=n631_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(5) D=n631_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(4) D=n631_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(3) D=n631_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(2) D=n631_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(1) D=n631_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(0) D=n631_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(13) D=n631_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(12) D=n631_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(11) D=n631_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(10) D=n631_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(9) D=n631_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(8) D=n631_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(7) D=n631_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n631(6) D=n631_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4125.1-4130.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_O I3=n555_LUT4_I2_O O=n631_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_1_O I3=n555_LUT4_I2_1_O O=n631_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_10_O I3=n555_LUT4_I2_10_O O=n631_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_11_O I3=n555_LUT4_I2_11_O O=n631_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_12_O I3=n555_LUT4_I2_12_O O=n631_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_13_O I3=n555_LUT4_I2_13_O O=n631_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_14_O I3=n555_LUT4_I2_14_O O=n631_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_15_O I3=n555_LUT4_I2_15_O O=n631_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_2_O I3=n555_LUT4_I2_2_O O=n631_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_3_O I3=n555_LUT4_I2_3_O O=n631_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_4_O I3=n555_LUT4_I2_4_O O=n631_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_5_O I3=n555_LUT4_I2_5_O O=n631_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_6_O I3=n555_LUT4_I2_6_O O=n631_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_7_O I3=n555_LUT4_I2_7_O O=n631_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_8_O I3=n555_LUT4_I2_8_O O=n631_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n555_LUT4_I3_9_O I3=n555_LUT4_I2_9_O O=n631_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=n637(15) D=n637_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(14) D=n637_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(5) D=n637_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(4) D=n637_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(3) D=n637_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(2) D=n637_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(1) D=n637_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(0) D=n637_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(13) D=n637_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(12) D=n637_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(11) D=n637_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(10) D=n637_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(9) D=n637_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(8) D=n637_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(7) D=n637_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n637(6) D=n637_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4131.1-4136.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_O I3=n592_LUT4_I2_O O=n637_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_1_O I3=n592_LUT4_I2_1_O O=n637_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_10_O I3=n592_LUT4_I2_10_O O=n637_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_11_O I3=n592_LUT4_I2_11_O O=n637_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_12_O I3=n592_LUT4_I2_12_O O=n637_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_13_O I3=n592_LUT4_I2_13_O O=n637_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_14_O I3=n592_LUT4_I2_14_O O=n637_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_15_O I3=n592_LUT4_I2_15_O O=n637_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_2_O I3=n592_LUT4_I2_2_O O=n637_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_3_O I3=n592_LUT4_I2_3_O O=n637_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_4_O I3=n592_LUT4_I2_4_O O=n637_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_5_O I3=n592_LUT4_I2_5_O O=n637_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_6_O I3=n592_LUT4_I2_6_O O=n637_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_7_O I3=n592_LUT4_I2_7_O O=n637_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_8_O I3=n592_LUT4_I2_8_O O=n637_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n592_LUT4_I3_9_O I3=n592_LUT4_I2_9_O O=n637_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n643(7) I3=n2062 O=n647_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n643(6) I3=n2062 O=n647_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n643(5) I3=n2062 O=n647_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n643(4) I3=n2062 O=n647_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n643(3) I3=n2062 O=n647_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n643(2) I3=n2062 O=n647_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n643(1) I3=n2062 O=n647_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n643(0) I3=n2062 O=n647_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n643(7) D=n643_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4137.1-4142.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n643(6) D=n643_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4137.1-4142.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n643(5) D=n643_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4137.1-4142.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n643(4) D=n643_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4137.1-4142.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n643(3) D=n643_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4137.1-4142.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n643(2) D=n643_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4137.1-4142.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n643(1) D=n643_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4137.1-4142.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n643(0) D=n643_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4137.1-4142.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(15) I3=n2062 O=n643_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(14) I3=n2062 O=n643_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(13) I3=n2062 O=n643_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(12) I3=n2062 O=n643_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(11) I3=n2062 O=n643_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(10) I3=n2062 O=n643_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(9) I3=n2062 O=n643_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(8) I3=n2062 O=n643_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n647(7) D=n647_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4143.1-4148.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n647(6) D=n647_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4143.1-4148.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n647(5) D=n647_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4143.1-4148.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n647(4) D=n647_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4143.1-4148.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n647(3) D=n647_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4143.1-4148.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n647(2) D=n647_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4143.1-4148.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n647(1) D=n647_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4143.1-4148.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n647(0) D=n647_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4143.1-4148.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(31) D=n28(31) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(30) D=n28(30) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(21) D=n28(21) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(20) D=n28(20) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(19) D=n28(19) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(18) D=n28(18) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(17) D=n28(17) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(16) D=n28(16) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(15) D=n28(15) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(14) D=n28(14) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(13) D=n28(13) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(12) D=n28(12) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(29) D=n28(29) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(11) D=n28(11) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(10) D=n28(10) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(9) D=n28(9) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(8) D=n28(8) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(7) D=n28(7) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(6) D=n28(6) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(5) D=n28(5) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(4) D=n28(4) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(3) D=n28(3) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(2) D=n28(2) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(28) D=n28(28) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(1) D=n28(1) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(0) D=n28(0) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(27) D=n28(27) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(26) D=n28(26) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(25) D=n28(25) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(24) D=n28(24) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(23) D=n28(23) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n64(22) D=n28(22) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3501.1-3505.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n651(7) I3=n2062 O=n655_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n651(6) I3=n2062 O=n655_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n651(5) I3=n2062 O=n655_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n651(4) I3=n2062 O=n655_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n651(3) I3=n2062 O=n655_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n651(2) I3=n2062 O=n655_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n651(1) I3=n2062 O=n655_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n651(0) I3=n2062 O=n655_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n651(7) D=n651_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4149.1-4154.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n651(6) D=n651_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4149.1-4154.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n651(5) D=n651_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4149.1-4154.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n651(4) D=n651_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4149.1-4154.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n651(3) D=n651_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4149.1-4154.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n651(2) D=n651_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4149.1-4154.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n651(1) D=n651_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4149.1-4154.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n651(0) D=n651_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4149.1-4154.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(7) I3=n2062 O=n651_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(6) I3=n2062 O=n651_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(5) I3=n2062 O=n651_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(4) I3=n2062 O=n651_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(3) I3=n2062 O=n651_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(2) I3=n2062 O=n651_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(1) I3=n2062 O=n651_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n631(0) I3=n2062 O=n651_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n655(7) D=n655_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4155.1-4160.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n655(6) D=n655_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4155.1-4160.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n655(5) D=n655_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4155.1-4160.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n655(4) D=n655_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4155.1-4160.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n655(3) D=n655_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4155.1-4160.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n655(2) D=n655_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4155.1-4160.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n655(1) D=n655_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4155.1-4160.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n655(0) D=n655_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4155.1-4160.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(15) D=n658_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(14) D=n658_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(5) D=n612(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(4) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(3) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(2) D=n612(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(1) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(0) D=n612(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(13) D=n658_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(12) D=n658_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(11) D=n658_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(10) D=n658_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(9) D=n658_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(8) D=n658_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(7) D=n658_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n658(6) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4161.1-4168.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1019 I3=n612(6) O=n658_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt LUT4 I0=n1019 I1=n1019 I2=n612(5) I3=n612(6) O=n658_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n612(5) I3=n612(6) O=n658_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n612(5) I3=n612(6) O=n658_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=n666(7) D=n666_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4169.1-4174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n666(6) D=n666_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4169.1-4174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n666(5) D=n666_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4169.1-4174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n666(4) D=n666_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4169.1-4174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n666(3) D=n666_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4169.1-4174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n666(2) D=n666_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4169.1-4174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n666(1) D=n666_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4169.1-4174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n666(0) D=n666_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4169.1-4174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n666_ff_CQZ_D_LUT4_O_I3 O=n666_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n2062 I1=n666_ff_CQZ_D_LUT4_O_1_I1 I2=n666_ff_CQZ_D_LUT4_O_1_I2 I3=n666_ff_CQZ_D_LUT4_O_1_I3 O=n666_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_2_I2 I2=n666_ff_CQZ_D_LUT4_O_2_I3 I3=n666_ff_CQZ_D_LUT4_O_2_I1 O=n666_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_1_I3 I3=n666_ff_CQZ_D_LUT4_O_1_I2 O=n666_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I2=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 O=n666_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n666_ff_CQZ_D_LUT4_O_2_I1 I2=n666_ff_CQZ_D_LUT4_O_2_I2 I3=n666_ff_CQZ_D_LUT4_O_2_I3 O=n666_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n658(10) I2=n637(15) I3=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(13) I1=n658(12) I2=n637(14) I3=n658(11) O=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(13) I1=n637(14) I2=n658(12) I3=n658(11) O=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I2=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n666_ff_CQZ_D_LUT4_O_3_I3 O=n666_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n666_ff_CQZ_D_LUT4_O_4_I3 O=n666_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_5_I1 I1=n666_ff_CQZ_D_LUT4_O_5_I3 I2=n666_ff_CQZ_D_LUT4_O_5_I2 I3=n666_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n666_ff_CQZ_D_LUT4_O_5_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I3 O=n666_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_5_I1 I1=n666_ff_CQZ_D_LUT4_O_5_I3 I2=n666_ff_CQZ_D_LUT4_O_5_I2 I3=n666_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n666_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n658(8) I3=n637(15) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(10) I3=n637(12) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(10) I1=n658(12) I2=n637(11) I3=n658(11) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(8) I1=n658(14) I2=n637(9) I3=n658(13) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(10) I1=n658(13) I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n637(8) I1=n637(9) I2=n658(14) I3=n658(13) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n637(8) I1=n658(15) I2=n637(9) I3=n658(14) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n658(10) I3=n637(13) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n637(11) I1=n658(12) I2=n637(12) I3=n658(11) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n658(8) I1=n637(15) I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(9) I3=n637(14) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(11) I3=n637(11) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n658(10) I3=n637(14) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n658(13) I3=n637(11) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n637(9) I1=n658(15) I2=n637(10) I3=n658(14) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n658(13) I2=n637(10) I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(8) I1=n637(9) I2=n658(15) I3=n658(14) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n658(13) I3=n637(10) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I2=n658(9) I3=n637(15) O=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n658(10) I2=n637(14) I3=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(12) I1=n658(12) I2=n637(13) I3=n658(11) O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(12) I1=n637(13) I2=n658(12) I3=n658(11) O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=n658(10) I3=n637(15) O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n637(11) I1=n658(14) I2=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=n658(13) I2=n637(11) I3=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(9) I1=n637(10) I2=n658(15) I3=n658(14) O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I2=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n658(9) I2=n637(15) I3=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n658(10) I2=n637(13) I3=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n658(12) I2=n637(12) I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n666_ff_CQZ_D_LUT4_O_6_I3 O=n666_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(12) I3=n637(9) O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(8) I3=n637(14) O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(9) I3=n637(13) O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=n637(8) I3=n658(13) O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n666_ff_CQZ_D_LUT4_O_7_I3 O=n666_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000001011 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111110001110 +.subckt LUT4 I0=n637(9) I1=n658(10) I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n637(10) I1=n658(9) I2=n637(11) I3=n658(8) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(11) I3=n637(8) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=n658(10) I2=n637(8) I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(9) I1=n637(10) I2=n658(9) I3=n658(8) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n658(10) I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n637(8) I1=n637(9) I2=n658(9) I3=n658(8) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n637(9) I1=n658(9) I2=n637(10) I3=n658(8) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n637(9) I1=n658(10) I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n637(13) I1=n658(8) I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(10) I3=n637(10) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(11) I3=n637(9) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(9) I3=n637(12) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(8) I1=n658(12) I2=n637(9) I3=n658(11) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(8) I1=n658(13) I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(10) I3=n637(11) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(9) I1=n658(12) I2=n637(10) I3=n658(11) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n637(12) I1=n658(8) I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n637(12) I3=n658(8) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n637(8) I1=n637(9) I2=n658(11) I3=n658(10) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n658(8) I2=n637(10) I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(9) I3=n637(11) O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n658(8) I1=n637(13) I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n637(13) I1=n658(8) I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I1=n666_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I3=n666_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_2_I1 I1=n666_ff_CQZ_D_LUT4_O_2_I3 I2=n666_ff_CQZ_D_LUT4_O_2_I2 I3=n666_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_1_I3 I1=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n637(14) I1=n637(15) I2=n658(12) I3=n658(11) O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n637(15) I1=n658(12) I2=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n637(15) I3=n658(12) O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n637(11) I3=n658(15) O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n658(13) I3=n637(14) O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n637(14) I1=n658(12) I2=n637(15) I3=n658(11) O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(11) I1=n658(15) I2=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(14) I3=n637(12) O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(13) I3=n637(13) O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n637(11) I3=n658(14) O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(15) I3=n637(10) O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(13) I3=n637(12) O=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I3=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(13) I3=n637(15) O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n658(15) I3=n637(13) O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n658(13) I2=n637(14) I3=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(12) I1=n658(15) I2=n637(13) I3=n658(14) O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n658(15) I2=n637(13) I3=n666_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n637(15) I1=n658(14) I2=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n637(13) I3=n658(15) O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(15) I3=n637(14) O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n637(15) I2=n658(15) I3=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(14) I3=n637(14) O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(15) I1=n658(14) I2=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n666_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=n672(7) D=n672_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4175.1-4180.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n672(6) D=n672_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4175.1-4180.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n672(5) D=n672_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4175.1-4180.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n672(4) D=n672_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4175.1-4180.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n672(3) D=n672_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4175.1-4180.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n672(2) D=n672_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4175.1-4180.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n672(1) D=n672_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4175.1-4180.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n672(0) D=n672_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4175.1-4180.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n672_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_1_I1 I2=n672_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n672_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I1=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I2=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I3=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 O=n672_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I3=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 O=n672_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n672_ff_CQZ_D_LUT4_O_2_I3 O=n672_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 I3=n672_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 O=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I1=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 I2=n658(3) I3=n637(7) O=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n672_ff_CQZ_D_LUT4_O_3_I3 O=n672_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_4_I1 I1=n672_ff_CQZ_D_LUT4_O_4_I3 I2=n672_ff_CQZ_D_LUT4_O_4_I2 I3=n672_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n2062 I1=n672_ff_CQZ_D_LUT4_O_4_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I3 O=n672_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_4_I1 I1=n672_ff_CQZ_D_LUT4_O_4_I3 I2=n672_ff_CQZ_D_LUT4_O_4_I2 I3=n672_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I1=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I2=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n637(5) I1=n658(3) I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(6) I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1019 I1=n637(6) I2=n658(1) I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=n658(2) I1=n637(6) I2=n637(7) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n637(7) I1=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n658(4) I1=n637(5) I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n637(3) I2=n658(5) I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n658(7) I1=n658(6) I2=n637(1) I3=n637(2) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n637(4) I3=n658(5) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n658(7) I1=n637(2) I2=n658(6) I3=n637(3) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 I2=n637(5) I3=n658(3) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n658(4) I1=n637(4) I2=n658(1) I3=n637(7) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n637(3) I3=n658(5) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n658(7) I1=n637(1) I2=n658(6) I3=n637(2) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=n658(7) I1=n658(6) I2=n637(0) I3=n637(1) O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I1=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n637(7) I1=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n637(7) I2=n658(4) I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(6) I3=n658(3) O=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n658(3) I1=n637(7) I2=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n658(4) I3=n637(5) O=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n658(4) I1=n637(6) I2=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=n637(4) I2=n658(5) I3=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n658(7) I1=n658(6) I2=n637(2) I3=n637(3) O=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=n637(5) I3=n658(5) O=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n672_ff_CQZ_D_LUT4_O_5_I3 O=n672_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I2=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 I3=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I2=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 I3=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 O=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n672_ff_CQZ_D_LUT4_O_6_I3 O=n672_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I1 I1=n672_ff_CQZ_D_LUT4_O_7_I3 I2=n672_ff_CQZ_D_LUT4_O_7_I2 I3=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I1=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 I2=n658(3) I3=n637(4) O=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n2062 I1=n672_ff_CQZ_D_LUT4_O_7_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I3 O=n672_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I1 I1=n672_ff_CQZ_D_LUT4_O_7_I3 I2=n672_ff_CQZ_D_LUT4_O_7_I2 I3=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100011101110 +.subckt LUT4 I0=n637(1) I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n658(1) I1=n637(2) I2=n637(3) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n658(2) I2=n658(0) I3=n637(2) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(0) I3=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n658(1) I1=n637(1) I2=n637(2) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n637(1) I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n658(1) I1=n637(1) I2=n637(2) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(0) I3=n658(3) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n658(4) I1=n637(0) I2=n637(4) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(3) I3=n658(1) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(2) I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n658(3) I1=n637(2) I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n637(2) I1=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n658(1) I1=n637(2) I2=n637(3) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(1) I3=n658(3) O=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n637(2) I1=n658(3) I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(3) I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n658(1) I1=n637(5) I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n658(4) I1=n637(2) I2=n637(6) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n658(6) I1=n637(0) I2=n658(5) I3=n637(1) O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n658(5) I3=n637(0) O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1019 I1=n637(4) I2=n658(1) I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=n658(2) I1=n637(4) I2=n637(5) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(3) I3=n658(3) O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n658(3) I1=n637(2) I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n658(5) I1=n637(0) I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(4) I3=n658(1) O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n658(4) I1=n637(1) I2=n637(5) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(0) I3=n637(4) O=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n637(6) I3=n658(1) O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n658(4) I1=n637(3) I2=n637(7) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n658(7) I1=n637(0) I2=n658(6) I3=n637(1) O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(2) I3=n658(5) O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n658(6) I1=n658(5) I2=n637(0) I3=n637(1) O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n658(1) I1=n637(5) I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I1=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 I2=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 O=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n658(3) I1=n637(4) I2=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=n637(5) I2=n658(1) I3=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n658(4) I1=n637(2) I2=n637(6) I3=n658(0) O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(5) I3=n658(2) O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I1=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 I2=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I3=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 O=n672_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n637(4) I1=n658(2) I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n658(4) I3=n637(7) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=n637(5) I2=n658(5) I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n658(7) I1=n637(3) I2=n658(6) I3=n637(4) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n658(7) I1=n658(6) I2=n637(3) I3=n637(4) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=n637(6) I3=n658(5) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n658(6) I1=n637(7) I2=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n658(7) I3=n637(5) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(6) I3=n658(7) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(7) I3=n658(5) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n637(5) I3=n658(7) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n637(6) I2=n658(5) I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n658(7) I1=n637(4) I2=n658(6) I3=n637(5) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n658(7) I1=n658(6) I2=n637(4) I3=n637(5) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n658(7) I2=n637(7) I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(6) I3=n658(6) O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n658(6) I1=n637(7) I2=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I2=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_1_I1 O=n672_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100001010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n658(4) I1=n637(7) I2=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=n672_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=n658(4) I3=n637(6) O=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=n672_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n672_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=n677(7) D=n677_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4181.1-4186.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n677(6) D=n677_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4181.1-4186.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n677(5) D=n677_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4181.1-4186.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n677(4) D=n677_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4181.1-4186.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n677(3) D=n677_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4181.1-4186.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n677(2) D=n677_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4181.1-4186.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n677(1) D=n677_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4181.1-4186.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n677(0) D=n677_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4181.1-4186.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n677_ff_CQZ_D_LUT4_O_I1 I2=n672(7) I3=n666(7) O=n677_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n677_ff_CQZ_D_LUT4_O_1_I1 I2=n672(6) I3=n666(6) O=n677_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n666(5) I2=n672(5) I3=n677_ff_CQZ_D_LUT4_O_2_I1 O=n677_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n677_ff_CQZ_D_LUT4_O_2_I1 I2=n672(5) I3=n666(5) O=n677_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n666(4) I2=n672(4) I3=n677_ff_CQZ_D_LUT4_O_3_I1 O=n677_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n677_ff_CQZ_D_LUT4_O_3_I1 I2=n672(4) I3=n666(4) O=n677_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n666(3) I2=n672(3) I3=n677_ff_CQZ_D_LUT4_O_4_I1 O=n677_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n677_ff_CQZ_D_LUT4_O_4_I1 I2=n672(3) I3=n666(3) O=n677_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n666(2) I2=n672(2) I3=n677_ff_CQZ_D_LUT4_O_5_I1 O=n677_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n677_ff_CQZ_D_LUT4_O_5_I1 I2=n672(2) I3=n666(2) O=n677_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n672(1) I1=n666(1) I2=n666(0) I3=n672(0) O=n677_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n677_ff_CQZ_D_LUT4_O_6_I3 O=n677_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n666(0) I1=n672(0) I2=n672(1) I3=n666(1) O=n677_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n666(0) I2=n672(0) I3=n2062 O=n677_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n666(6) I2=n672(6) I3=n677_ff_CQZ_D_LUT4_O_1_I1 O=n677_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=n683(7) D=n683_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4187.1-4192.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n683(6) D=n683_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4187.1-4192.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n683(5) D=n683_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4187.1-4192.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n683(4) D=n683_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4187.1-4192.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n683(3) D=n683_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4187.1-4192.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n683(2) D=n683_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4187.1-4192.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n683(1) D=n683_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4187.1-4192.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n683(0) D=n683_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4187.1-4192.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n683_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_1_I0 I1=n683_ff_CQZ_D_LUT4_O_1_I1 I2=n2062 I3=n683_ff_CQZ_D_LUT4_O_1_I3 O=n683_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_3_I1 I1=n683_ff_CQZ_D_LUT4_O_3_I3 I2=n683_ff_CQZ_D_LUT4_O_3_I2 I3=n683_ff_CQZ_D_LUT4_O_2_I2 O=n683_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n637(14) I1=n658(6) I2=n637(15) I3=n658(7) O=n683_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 I2=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_2_I1 I2=n683_ff_CQZ_D_LUT4_O_2_I2 I3=n2062 O=n683_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_3_I2 I2=n683_ff_CQZ_D_LUT4_O_3_I3 I3=n683_ff_CQZ_D_LUT4_O_3_I1 O=n683_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 I2=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=n658(5) I2=n637(15) I3=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n637(14) I2=n658(7) I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n658(7) I1=n637(14) I2=n637(15) I3=n658(6) O=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n2062 I1=n683_ff_CQZ_D_LUT4_O_3_I1 I2=n683_ff_CQZ_D_LUT4_O_3_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I3 O=n683_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I3=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n658(2) I2=n637(15) I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(13) I1=n658(4) I2=n637(14) I3=n658(3) O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(13) I1=n637(14) I2=n658(4) I3=n658(3) O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n637(14) I1=n658(4) I2=n637(15) I3=n658(3) O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(12) I1=n658(6) I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(11) I3=n658(7) O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(5) I3=n637(13) O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n637(11) I3=n658(6) O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n637(14) I1=n637(15) I2=n658(4) I3=n658(3) O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n637(15) I1=n658(4) I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n637(12) I3=n658(6) O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n658(7) I1=n637(12) I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(6) I3=n637(13) O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(5) I3=n637(14) O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n637(15) I3=n658(4) O=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n637(15) I1=n658(5) I2=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n637(15) I1=n658(5) I2=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=n658(7) I3=n637(12) O=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n658(7) I1=n637(13) I2=n637(14) I3=n658(6) O=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n683_ff_CQZ_D_LUT4_O_4_I3 O=n683_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_5_I1 I1=n683_ff_CQZ_D_LUT4_O_5_I3 I2=n683_ff_CQZ_D_LUT4_O_5_I2 I3=n683_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n683_ff_CQZ_D_LUT4_O_5_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I3 O=n683_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_5_I1 I1=n683_ff_CQZ_D_LUT4_O_5_I3 I2=n683_ff_CQZ_D_LUT4_O_5_I2 I3=n683_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n683_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n658(0) I3=n637(15) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(2) I3=n637(12) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(10) I1=n658(4) I2=n637(11) I3=n658(3) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(8) I1=n658(6) I2=n637(9) I3=n658(5) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n637(8) I1=n658(7) I2=n637(9) I3=n658(6) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(5) I3=n637(10) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(8) I1=n637(9) I2=n658(6) I3=n658(5) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n658(2) I3=n637(13) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n637(11) I1=n658(4) I2=n637(12) I3=n658(3) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n658(0) I1=n637(15) I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(1) I3=n637(14) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(3) I3=n637(11) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n658(2) I3=n637(14) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n637(10) I1=n658(6) I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(9) I3=n658(7) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(5) I3=n637(11) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n637(9) I3=n658(6) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(7) I3=n637(8) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I2=n658(1) I3=n637(15) O=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n658(2) I2=n637(14) I3=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(12) I1=n658(4) I2=n637(13) I3=n658(3) O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(12) I1=n637(13) I2=n658(4) I3=n658(3) O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=n658(2) I3=n637(15) O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n637(11) I1=n658(6) I2=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n637(10) I3=n658(7) O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(5) I3=n637(12) O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n637(10) I3=n658(6) O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I2=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n658(1) I2=n637(15) I3=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n658(2) I2=n637(13) I3=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n658(4) I2=n637(12) I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n683_ff_CQZ_D_LUT4_O_6_I3 O=n683_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(1) I3=n637(13) O=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n683_ff_CQZ_D_LUT4_O_7_I3 O=n683_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000000100000000 +.subckt LUT4 I0=n637(9) I1=n658(2) I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(3) I3=n637(8) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(10) I1=n658(1) I2=n637(11) I3=n658(0) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(0) I3=n637(10) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(2) I3=n637(8) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(8) I1=n637(9) I2=n658(1) I3=n658(0) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I2=n637(9) I3=n658(1) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n637(9) I1=n658(2) I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=n637(13) I1=n658(0) I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n637(12) I1=n658(0) I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n637(12) I3=n658(0) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n637(8) I1=n637(9) I2=n658(3) I3=n658(2) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(1) I3=n637(11) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n637(13) I1=n658(0) I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n637(8) I1=n658(5) I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n658(0) I1=n637(13) I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(1) I3=n637(12) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(2) I3=n637(10) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(3) I3=n637(9) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(8) I1=n658(4) I2=n637(9) I3=n658(3) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n637(8) I3=n658(5) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(2) I3=n637(11) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(9) I1=n658(4) I2=n637(10) I3=n658(3) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(4) I3=n637(9) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(0) I3=n637(14) O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I1=n683_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I3=n683_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 I3=n683_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 O=n683_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=n689(7) D=n689_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4193.1-4198.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n689(6) D=n689_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4193.1-4198.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n689(5) D=n689_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4193.1-4198.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n689(4) D=n689_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4193.1-4198.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n689(3) D=n689_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4193.1-4198.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n689(2) D=n689_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4193.1-4198.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n689(1) D=n689_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4193.1-4198.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n689(0) D=n689_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4193.1-4198.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_I2 I3=n2062 O=n689_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_1_I0 I1=n689_ff_CQZ_D_LUT4_O_1_I1 I2=n2062 I3=n689_ff_CQZ_D_LUT4_O_1_I3 O=n689_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_3_I1 I1=n689_ff_CQZ_D_LUT4_O_3_I3 I2=n689_ff_CQZ_D_LUT4_O_3_I2 I3=n689_ff_CQZ_D_LUT4_O_2_I2 O=n689_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 O=n689_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n637(6) I1=n658(14) I2=n658(15) I3=n637(7) O=n689_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I1=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 I2=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_2_I1 I2=n689_ff_CQZ_D_LUT4_O_2_I2 I3=n2062 O=n689_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_3_I2 I2=n689_ff_CQZ_D_LUT4_O_3_I3 I3=n689_ff_CQZ_D_LUT4_O_3_I1 O=n689_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 I2=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=n658(13) I2=n637(7) I3=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(5) I1=n637(6) I2=n658(15) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n637(6) I1=n658(15) I2=n637(7) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 O=n689_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n2062 I1=n689_ff_CQZ_D_LUT4_O_3_I1 I2=n689_ff_CQZ_D_LUT4_O_3_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I3 O=n689_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I1=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I3=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n637(6) I3=n658(11) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(12) I3=n637(5) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(10) I3=n637(7) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n637(6) I1=n658(12) I2=n637(7) I3=n658(11) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(4) I1=n658(14) I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(15) I3=n637(3) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(13) I3=n637(5) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n637(3) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n637(6) I1=n637(7) I2=n658(12) I3=n658(11) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n637(7) I1=n658(12) I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=n637(4) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n658(13) I3=n637(6) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n637(4) I1=n658(15) I2=n637(5) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n637(7) I3=n658(12) O=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n637(7) I1=n658(13) I2=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n637(7) I1=n658(13) I2=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=n658(13) I2=n637(6) I3=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(4) I1=n637(5) I2=n658(15) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n637(5) I1=n658(15) I2=n637(6) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n689_ff_CQZ_D_LUT4_O_4_I3 O=n689_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_5_I1 I1=n689_ff_CQZ_D_LUT4_O_5_I3 I2=n689_ff_CQZ_D_LUT4_O_5_I2 I3=n689_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n689_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n689_ff_CQZ_D_LUT4_O_5_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I3 O=n689_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_5_I1 I1=n689_ff_CQZ_D_LUT4_O_5_I3 I2=n689_ff_CQZ_D_LUT4_O_5_I2 I3=n689_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n689_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n658(8) I3=n637(7) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(10) I3=n637(4) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(2) I1=n658(12) I2=n637(3) I3=n658(11) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(0) I1=n658(14) I2=n637(1) I3=n658(13) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(2) I1=n658(13) I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n637(0) I1=n637(1) I2=n658(14) I3=n658(13) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n637(0) I1=n658(15) I2=n637(1) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n658(10) I3=n637(5) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n637(3) I1=n658(12) I2=n637(4) I3=n658(11) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n658(8) I1=n637(7) I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(9) I3=n637(6) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(11) I3=n637(3) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n658(10) I3=n637(6) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n658(13) I3=n637(3) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n637(1) I1=n658(15) I2=n637(2) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n658(13) I2=n637(2) I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(0) I1=n637(1) I2=n658(15) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n658(13) I3=n637(2) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I2=n658(9) I3=n637(7) O=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n658(10) I2=n637(6) I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(4) I1=n658(12) I2=n637(5) I3=n658(11) O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n637(4) I1=n637(5) I2=n658(12) I3=n658(11) O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n637(6) I1=n658(11) I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n637(3) I1=n658(14) I2=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(15) I3=n637(2) O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(13) I3=n637(4) O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=n658(13) I2=n637(3) I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n637(1) I1=n637(2) I2=n658(15) I3=n658(14) O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I2=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n658(9) I2=n637(7) I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n658(10) I2=n637(5) I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n658(12) I2=n637(4) I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n689_ff_CQZ_D_LUT4_O_6_I3 O=n689_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(9) I3=n637(5) O=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n689_ff_CQZ_D_LUT4_O_7_I3 O=n689_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=n637(0) I1=n637(1) I2=n658(9) I3=n658(8) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n637(1) I1=n637(2) I2=n658(9) I3=n658(8) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n658(10) I2=n637(0) I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n637(1) I1=n658(9) I2=n637(2) I3=n658(8) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n658(10) I2=n637(2) I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n637(2) I1=n658(9) I2=n637(3) I3=n658(8) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(11) I3=n637(0) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(10) I3=n637(1) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n658(8) I2=n637(2) I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n637(5) I1=n658(8) I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n637(0) I1=n658(13) I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n658(8) I1=n637(5) I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(9) I3=n637(4) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(11) I3=n637(1) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(12) I3=n637(0) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n637(0) I3=n658(13) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(10) I3=n637(3) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(1) I1=n658(12) I2=n637(2) I3=n658(11) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(12) I3=n637(1) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(8) I3=n637(6) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(10) I3=n637(2) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n637(4) I1=n658(8) I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n637(4) I3=n658(8) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n637(0) I1=n637(1) I2=n658(11) I3=n658(10) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n658(9) I3=n637(3) O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n637(5) I1=n658(8) I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I1=n689_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I3=n689_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 I3=n689_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 O=n689_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=n68(31) D=n28(31) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(30) D=n28(30) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(21) D=n28(21) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(20) D=n28(20) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(19) D=n28(19) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(18) D=n28(18) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(17) D=n28(17) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(16) D=n28(16) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(15) D=n28(15) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(14) D=n28(14) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(13) D=n28(13) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(12) D=n28(12) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(29) D=n28(29) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(11) D=n28(11) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(10) D=n28(10) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(9) D=n28(9) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(8) D=n28(8) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(7) D=n28(7) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(6) D=n28(6) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(5) D=n28(5) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(4) D=n28(4) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(3) D=n28(3) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(2) D=n28(2) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(28) D=n28(28) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(1) D=n28(1) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(0) D=n28(0) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(27) D=n28(27) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(26) D=n28(26) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(25) D=n28(25) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(24) D=n28(24) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(23) D=n28(23) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n68(22) D=n28(22) QCK=$iopadmap$clock_c QEN=n46_LUT4_I2_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3511.1-3515.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n694(7) D=n694_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4199.1-4204.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n694(6) D=n694_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4199.1-4204.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n694(5) D=n694_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4199.1-4204.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n694(4) D=n694_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4199.1-4204.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n694(3) D=n694_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4199.1-4204.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n694(2) D=n694_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4199.1-4204.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n694(1) D=n694_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4199.1-4204.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n694(0) D=n694_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4199.1-4204.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n694_ff_CQZ_D_LUT4_O_I1 I2=n683(7) I3=n689(7) O=n694_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n694_ff_CQZ_D_LUT4_O_1_I1 I2=n683(6) I3=n689(6) O=n694_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n689(5) I2=n683(5) I3=n694_ff_CQZ_D_LUT4_O_2_I1 O=n694_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n694_ff_CQZ_D_LUT4_O_2_I1 I2=n683(5) I3=n689(5) O=n694_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n689(4) I2=n683(4) I3=n694_ff_CQZ_D_LUT4_O_3_I1 O=n694_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n694_ff_CQZ_D_LUT4_O_3_I1 I2=n683(4) I3=n689(4) O=n694_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n689(3) I2=n683(3) I3=n694_ff_CQZ_D_LUT4_O_4_I1 O=n694_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n694_ff_CQZ_D_LUT4_O_4_I1 I2=n683(3) I3=n689(3) O=n694_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n689(2) I2=n683(2) I3=n694_ff_CQZ_D_LUT4_O_5_I1 O=n694_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n694_ff_CQZ_D_LUT4_O_5_I1 I2=n683(2) I3=n689(2) O=n694_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n683(1) I1=n689(1) I2=n683(0) I3=n689(0) O=n694_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n694_ff_CQZ_D_LUT4_O_6_I3 O=n694_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n683(0) I1=n689(0) I2=n683(1) I3=n689(1) O=n694_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n689(0) I2=n683(0) I3=n2062 O=n694_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n689(6) I2=n683(6) I3=n694_ff_CQZ_D_LUT4_O_1_I1 O=n694_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n701(15) D=n701_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(14) D=n701_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(5) D=n701_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(4) D=n701_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(3) D=n701_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(2) D=n701_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(1) D=n701_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(0) D=n701_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(13) D=n701_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(12) D=n701_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(11) D=n701_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(10) D=n701_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(9) D=n701_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(8) D=n701_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(7) D=n701_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n701(6) D=n701_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4205.1-4210.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_I1 I2=n677(7) I3=n647(7) O=n701_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_1_I1 I2=n677(6) I3=n647(6) O=n701_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_10_I1 I2=n694(4) I3=n655(4) O=n701_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n655(3) I2=n694(3) I3=n701_ff_CQZ_D_LUT4_O_11_I1 O=n701_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_11_I1 I2=n694(3) I3=n655(3) O=n701_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n655(2) I2=n694(2) I3=n701_ff_CQZ_D_LUT4_O_12_I1 O=n701_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_12_I1 I2=n694(2) I3=n655(2) O=n701_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n694(1) I1=n655(1) I2=n655(0) I3=n694(0) O=n701_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n701_ff_CQZ_D_LUT4_O_13_I3 O=n701_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n694(0) I1=n655(0) I2=n694(1) I3=n655(1) O=n701_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n647(0) I2=n677(0) I3=n2062 O=n701_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n655(0) I2=n694(0) I3=n2062 O=n701_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n647(5) I2=n677(5) I3=n701_ff_CQZ_D_LUT4_O_2_I1 O=n701_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_2_I1 I2=n677(5) I3=n647(5) O=n701_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n647(4) I2=n677(4) I3=n701_ff_CQZ_D_LUT4_O_3_I1 O=n701_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_3_I1 I2=n677(4) I3=n647(4) O=n701_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n647(3) I2=n677(3) I3=n701_ff_CQZ_D_LUT4_O_4_I1 O=n701_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_4_I1 I2=n677(3) I3=n647(3) O=n701_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n647(2) I2=n677(2) I3=n701_ff_CQZ_D_LUT4_O_5_I1 O=n701_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_5_I1 I2=n677(2) I3=n647(2) O=n701_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n677(1) I1=n647(1) I2=n647(0) I3=n677(0) O=n701_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n701_ff_CQZ_D_LUT4_O_6_I3 O=n701_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n677(0) I1=n647(0) I2=n677(1) I3=n647(1) O=n701_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_7_I1 I2=n694(7) I3=n655(7) O=n701_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n655(6) I2=n694(6) I3=n701_ff_CQZ_D_LUT4_O_8_I1 O=n701_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_8_I1 I2=n694(6) I3=n655(6) O=n701_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n655(5) I2=n694(5) I3=n701_ff_CQZ_D_LUT4_O_9_I1 O=n701_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n701_ff_CQZ_D_LUT4_O_9_I1 I2=n694(5) I3=n655(5) O=n701_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n655(4) I2=n694(4) I3=n701_ff_CQZ_D_LUT4_O_10_I1 O=n701_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n647(6) I2=n677(6) I3=n701_ff_CQZ_D_LUT4_O_1_I1 O=n701_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n708(15) D=n708_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(14) D=n708_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(5) D=n708_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(4) D=n708_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(3) D=n708_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(2) D=n708_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(1) D=n708_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(0) D=n701_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(13) D=n708_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(12) D=n708_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(11) D=n708_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(10) D=n708_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(9) D=n708_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(8) D=n701_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(7) D=n708_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n708(6) D=n708_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4211.1-4216.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_I1 I2=n677(7) I3=n647(7) O=n708_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_1_I1 I2=n677(6) I3=n647(6) O=n708_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_10_I1 I2=n694(4) I3=n655(4) O=n708_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n655(3) I2=n694(3) I3=n708_ff_CQZ_D_LUT4_O_11_I1 O=n708_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_11_I1 I2=n694(3) I3=n655(3) O=n708_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n655(2) I2=n694(2) I3=n708_ff_CQZ_D_LUT4_O_12_I1 O=n708_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_12_I1 I2=n694(2) I3=n655(2) O=n708_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n694(1) I1=n655(1) I2=n655(0) I3=n694(0) O=n708_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n708_ff_CQZ_D_LUT4_O_13_I3 O=n708_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n655(0) I1=n694(0) I2=n694(1) I3=n655(1) O=n708_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n647(5) I2=n677(5) I3=n708_ff_CQZ_D_LUT4_O_2_I1 O=n708_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_2_I1 I2=n677(5) I3=n647(5) O=n708_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n647(4) I2=n677(4) I3=n708_ff_CQZ_D_LUT4_O_3_I1 O=n708_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_3_I1 I2=n677(4) I3=n647(4) O=n708_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n647(3) I2=n677(3) I3=n708_ff_CQZ_D_LUT4_O_4_I1 O=n708_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_4_I1 I2=n677(3) I3=n647(3) O=n708_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n647(2) I2=n677(2) I3=n708_ff_CQZ_D_LUT4_O_5_I1 O=n708_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_5_I1 I2=n677(2) I3=n647(2) O=n708_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n677(1) I1=n647(1) I2=n647(0) I3=n677(0) O=n708_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n708_ff_CQZ_D_LUT4_O_6_I3 O=n708_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n647(0) I1=n677(0) I2=n677(1) I3=n647(1) O=n708_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_7_I1 I2=n694(7) I3=n655(7) O=n708_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n655(6) I2=n694(6) I3=n708_ff_CQZ_D_LUT4_O_8_I1 O=n708_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_8_I1 I2=n694(6) I3=n655(6) O=n708_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n655(5) I2=n694(5) I3=n708_ff_CQZ_D_LUT4_O_9_I1 O=n708_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n708_ff_CQZ_D_LUT4_O_9_I1 I2=n694(5) I3=n655(5) O=n708_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n655(4) I2=n694(4) I3=n708_ff_CQZ_D_LUT4_O_10_I1 O=n708_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n647(6) I2=n677(6) I3=n708_ff_CQZ_D_LUT4_O_1_I1 O=n708_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n713 I3=n2062 O=n717_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n713 D=n713_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4217.1-4222.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n717 I3=n2062 O=n721_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n717 D=n717_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4223.1-4228.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n721 I3=n2062 O=n725_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n721 D=n721_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4229.1-4234.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n725 O=n725_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n725_LUT4_I3_O I2=n765(4) I3=n725_LUT4_I3_O_LUT4_I1_I3 O=n725_LUT4_I3_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n725_LUT4_I3_O I2=n765(1) I3=n765(0) O=n725_LUT4_I3_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n765(0) I1=n765(1) I2=n765(2) I3=n765(3) O=n725_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n725_LUT4_I3_O I3=n725_LUT4_I3_O_LUT4_I2_I3 O=n725_LUT4_I3_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n725_LUT4_I3_O I3=n765(0) O=n725_LUT4_I3_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n765(0) I1=n765(1) I2=n765(2) I3=n765(3) O=n725_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n725_LUT4_I3_O_LUT4_I1_I3 I1=n765(4) I2=n765(5) I3=n725_LUT4_I3_O O=n725_LUT4_I3_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n765(0) I1=n765(1) I2=n765(2) I3=n725_LUT4_I3_O O=n725_LUT4_I3_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n725 D=n725_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4235.1-4240.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n68(15) I1=n64(15) I2=n72 I3=n113(0) O=n72_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(14) I1=n64(14) I2=n72 I3=n113(0) O=n72_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(5) I1=n64(5) I2=n72 I3=n113(0) O=n72_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(4) I1=n64(4) I2=n72 I3=n113(0) O=n72_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(3) I1=n64(3) I2=n72 I3=n113(0) O=n72_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(2) I1=n64(2) I2=n72 I3=n113(0) O=n72_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(1) I1=n64(1) I2=n72 I3=n113(0) O=n72_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n64(0) I1=n68(0) I2=n72 I3=n113(0) O=n72_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n68(13) I1=n64(13) I2=n72 I3=n113(0) O=n72_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(12) I1=n64(12) I2=n72 I3=n113(0) O=n72_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(11) I1=n64(11) I2=n72 I3=n113(0) O=n72_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(10) I1=n64(10) I2=n72 I3=n113(0) O=n72_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(9) I1=n64(9) I2=n72 I3=n113(0) O=n72_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(8) I1=n64(8) I2=n72 I3=n113(0) O=n72_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(7) I1=n64(7) I2=n72 I3=n113(0) O=n72_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(6) I1=n64(6) I2=n72 I3=n113(0) O=n72_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n68(31) I1=n64(31) I2=n113(0) I3=n72 O=n72_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(30) I1=n64(30) I2=n113(0) I3=n72 O=n72_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(21) I1=n64(21) I2=n113(0) I3=n72 O=n72_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(20) I1=n64(20) I2=n113(0) I3=n72 O=n72_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(19) I1=n64(19) I2=n113(0) I3=n72 O=n72_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(18) I1=n64(18) I2=n113(0) I3=n72 O=n72_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(17) I1=n64(17) I2=n113(0) I3=n72 O=n72_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(16) I1=n64(16) I2=n113(0) I3=n72 O=n72_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(29) I1=n64(29) I2=n113(0) I3=n72 O=n72_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(28) I1=n64(28) I2=n113(0) I3=n72 O=n72_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(27) I1=n64(27) I2=n113(0) I3=n72 O=n72_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(26) I1=n64(26) I2=n113(0) I3=n72 O=n72_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(25) I1=n64(25) I2=n113(0) I3=n72 O=n72_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(24) I1=n64(24) I2=n113(0) I3=n72 O=n72_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(23) I1=n64(23) I2=n113(0) I3=n72 O=n72_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n68(22) I1=n64(22) I2=n113(0) I3=n72 O=n72_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n72 D=n72_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3521.1-3526.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n41(0) O=n72_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n612(0) I1=n612(1) I2=n612(2) I3=n612(3) O=n743_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n612(0) I1=n612(1) I2=n612(2) I3=n536_LUT4_I3_O O=n743_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n612(0) I1=n612(1) I2=n612(2) I3=n612(3) O=n743_LUT4_I0_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n536_LUT4_I3_O I2=n612(1) I3=n612(0) O=n743_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n536_LUT4_I3_O I3=n612(0) O=n743_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n612(0) D=n743_LUT4_I3_O(0) QCK=$iopadmap$clock_c QEN=n2097 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4107.1-4112.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n747 I3=n2062 O=n751_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n747 D=n747_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4265.1-4270.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n612(0) I3=n2062 O=n747_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n751 I3=n2062 O=n755_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n751 D=n751_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4271.1-4276.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n755 I3=n2062 O=n759_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n755 D=n755_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4277.1-4282.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n759 I2=n2059 I3=n804(0) O=n759_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n759 I2=n2059 I3=n804(0) O=n759_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n759 I3=n767(0) O=n759_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=n759 D=n759_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4283.1-4288.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n765(5) D=n725_LUT4_I3_O_LUT4_I2_O(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4289.1-4294.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n765(4) D=n725_LUT4_I3_O_LUT4_I2_O(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4289.1-4294.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n765(3) D=n725_LUT4_I3_O_LUT4_I2_O(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4289.1-4294.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n765(2) D=n725_LUT4_I3_O_LUT4_I2_O(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4289.1-4294.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n765(1) D=n725_LUT4_I3_O_LUT4_I2_O(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4289.1-4294.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n765(0) D=n725_LUT4_I3_O_LUT4_I2_O(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4289.1-4294.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n767(0) I2=n2059 I3=n759 O=n772_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n767(0) D=n772_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4295.1-4300.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n725 I2=n767(0) I3=n2062 O=n772_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n2062 I2=n777 I3=n2091_LUT4_O_I3 O=n866_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n777 O=n777_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n777 D=n777_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4301.1-4306.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n725 I3=n2062 O=n777_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n788(31) D=n701(15) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(30) D=n701(14) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(21) D=n701(5) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(20) D=n701(4) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(19) D=n701(3) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(18) D=n701(2) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(17) D=n701(1) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(16) D=n701(0) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(15) D=n708(15) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(14) D=n708(14) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(13) D=n708(13) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(12) D=n708(12) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(29) D=n701(13) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(11) D=n708(11) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(10) D=n708(10) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(9) D=n708(9) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(8) D=n708(8) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(7) D=n708(7) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(6) D=n708(6) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(5) D=n708(5) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(4) D=n708(4) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(3) D=n708(3) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(2) D=n708(2) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(28) D=n701(12) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(1) D=n708(1) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(0) D=n708(0) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(27) D=n701(11) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(26) D=n701(10) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(25) D=n701(9) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(24) D=n701(8) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(23) D=n701(7) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n788(22) D=n701(6) QCK=$iopadmap$clock_c QEN=n759_LUT4_I2_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4307.1-4311.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(31) D=n701(15) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(30) D=n701(14) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(21) D=n701(5) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(20) D=n701(4) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(19) D=n701(3) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(18) D=n701(2) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(17) D=n701(1) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(16) D=n701(0) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(15) D=n708(15) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(14) D=n708(14) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(13) D=n708(13) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(12) D=n708(12) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(29) D=n701(13) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(11) D=n708(11) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(10) D=n708(10) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(9) D=n708(9) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(8) D=n708(8) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(7) D=n708(7) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(6) D=n708(6) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(5) D=n708(5) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(4) D=n708(4) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(3) D=n708(3) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(2) D=n708(2) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(28) D=n701(12) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(1) D=n708(1) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(0) D=n708(0) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(27) D=n701(11) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(26) D=n701(10) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(25) D=n701(9) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(24) D=n701(8) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(23) D=n701(7) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n792(22) D=n701(6) QCK=$iopadmap$clock_c QEN=n772_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4317.1-4321.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n792(15) I1=n788(15) I2=n796 I3=n837(0) O=n796_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(14) I1=n788(14) I2=n796 I3=n837(0) O=n796_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(5) I1=n788(5) I2=n796 I3=n837(0) O=n796_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(4) I1=n788(4) I2=n796 I3=n837(0) O=n796_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(3) I1=n788(3) I2=n796 I3=n837(0) O=n796_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(2) I1=n788(2) I2=n796 I3=n837(0) O=n796_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(1) I1=n788(1) I2=n796 I3=n837(0) O=n796_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n788(0) I1=n792(0) I2=n796 I3=n837(0) O=n796_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n792(13) I1=n788(13) I2=n796 I3=n837(0) O=n796_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(12) I1=n788(12) I2=n796 I3=n837(0) O=n796_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(11) I1=n788(11) I2=n796 I3=n837(0) O=n796_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(10) I1=n788(10) I2=n796 I3=n837(0) O=n796_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(9) I1=n788(9) I2=n796 I3=n837(0) O=n796_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(8) I1=n788(8) I2=n796 I3=n837(0) O=n796_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(7) I1=n788(7) I2=n796 I3=n837(0) O=n796_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(6) I1=n788(6) I2=n796 I3=n837(0) O=n796_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n792(31) I1=n788(31) I2=n837(0) I3=n796 O=n796_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(30) I1=n788(30) I2=n837(0) I3=n796 O=n796_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(21) I1=n788(21) I2=n837(0) I3=n796 O=n796_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(20) I1=n788(20) I2=n837(0) I3=n796 O=n796_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(19) I1=n788(19) I2=n837(0) I3=n796 O=n796_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(18) I1=n788(18) I2=n837(0) I3=n796 O=n796_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(17) I1=n788(17) I2=n837(0) I3=n796 O=n796_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(16) I1=n788(16) I2=n837(0) I3=n796 O=n796_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(29) I1=n788(29) I2=n837(0) I3=n796 O=n796_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(28) I1=n788(28) I2=n837(0) I3=n796 O=n796_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(27) I1=n788(27) I2=n837(0) I3=n796 O=n796_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(26) I1=n788(26) I2=n837(0) I3=n796 O=n796_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(25) I1=n788(25) I2=n837(0) I3=n796 O=n796_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(24) I1=n788(24) I2=n837(0) I3=n796 O=n796_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(23) I1=n788(23) I2=n837(0) I3=n796 O=n796_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n792(22) I1=n788(22) I2=n837(0) I3=n796 O=n796_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n796 D=n796_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4327.1-4332.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n767(0) O=n796_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n804(0) D=n809_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4339.1-4344.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n804(0) I2=n725 I3=n2062 O=n809_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=n825(31) D=n701(15) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(30) D=n701(14) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(21) D=n701(5) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(20) D=n701(4) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(19) D=n701(3) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(18) D=n701(2) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(17) D=n701(1) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(16) D=n701(0) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(15) D=n708(15) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(14) D=n708(14) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(13) D=n708(13) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(12) D=n708(12) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(29) D=n701(13) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(11) D=n708(11) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(10) D=n708(10) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(9) D=n708(9) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(8) D=n708(8) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(7) D=n708(7) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(6) D=n708(6) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(5) D=n708(5) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(4) D=n708(4) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(3) D=n708(3) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(2) D=n708(2) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(28) D=n701(12) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(1) D=n708(1) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(0) D=n708(0) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(27) D=n701(11) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(26) D=n701(10) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(25) D=n701(9) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(24) D=n701(8) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(23) D=n701(7) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n825(22) D=n701(6) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4345.1-4349.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(31) D=n701(15) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(30) D=n701(14) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(21) D=n701(5) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(20) D=n701(4) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(19) D=n701(3) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(18) D=n701(2) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(17) D=n701(1) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(16) D=n701(0) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(15) D=n708(15) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(14) D=n708(14) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(13) D=n708(13) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(12) D=n708(12) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(29) D=n701(13) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(11) D=n708(11) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(10) D=n708(10) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(9) D=n708(9) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(8) D=n708(8) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(7) D=n708(7) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(6) D=n708(6) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(5) D=n708(5) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(4) D=n708(4) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(3) D=n708(3) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(2) D=n708(2) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(28) D=n701(12) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(1) D=n708(1) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(0) D=n708(0) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(27) D=n701(11) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(26) D=n701(10) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(25) D=n701(9) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(24) D=n701(8) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(23) D=n701(7) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n829(22) D=n701(6) QCK=$iopadmap$clock_c QEN=n759_LUT4_I1_1_O QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4355.1-4359.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n829(15) I1=n825(15) I2=n833 I3=n837(0) O=n833_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(14) I1=n825(14) I2=n833 I3=n837(0) O=n833_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(5) I1=n825(5) I2=n833 I3=n837(0) O=n833_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(4) I1=n825(4) I2=n833 I3=n837(0) O=n833_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(3) I1=n825(3) I2=n833 I3=n837(0) O=n833_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(2) I1=n825(2) I2=n833 I3=n837(0) O=n833_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(1) I1=n825(1) I2=n833 I3=n837(0) O=n833_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n825(0) I1=n829(0) I2=n833 I3=n837(0) O=n833_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=n829(13) I1=n825(13) I2=n833 I3=n837(0) O=n833_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(12) I1=n825(12) I2=n833 I3=n837(0) O=n833_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(11) I1=n825(11) I2=n833 I3=n837(0) O=n833_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(10) I1=n825(10) I2=n833 I3=n837(0) O=n833_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(9) I1=n825(9) I2=n833 I3=n837(0) O=n833_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(8) I1=n825(8) I2=n833 I3=n837(0) O=n833_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(7) I1=n825(7) I2=n833 I3=n837(0) O=n833_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(6) I1=n825(6) I2=n833 I3=n837(0) O=n833_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=n829(31) I1=n825(31) I2=n837(0) I3=n833 O=n833_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(30) I1=n825(30) I2=n837(0) I3=n833 O=n833_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(21) I1=n825(21) I2=n837(0) I3=n833 O=n833_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(20) I1=n825(20) I2=n837(0) I3=n833 O=n833_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(19) I1=n825(19) I2=n837(0) I3=n833 O=n833_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(18) I1=n825(18) I2=n837(0) I3=n833 O=n833_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(17) I1=n825(17) I2=n837(0) I3=n833 O=n833_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(16) I1=n825(16) I2=n837(0) I3=n833 O=n833_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(29) I1=n825(29) I2=n837(0) I3=n833 O=n833_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(28) I1=n825(28) I2=n837(0) I3=n833 O=n833_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(27) I1=n825(27) I2=n837(0) I3=n833 O=n833_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(26) I1=n825(26) I2=n837(0) I3=n833 O=n833_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(25) I1=n825(25) I2=n837(0) I3=n833 O=n833_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(24) I1=n825(24) I2=n837(0) I3=n833 O=n833_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(23) I1=n825(23) I2=n837(0) I3=n833 O=n833_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=n829(22) I1=n825(22) I2=n837(0) I3=n833 O=n833_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=n833 D=n833_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4365.1-4370.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n804(0) O=n833_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=n837(0) D=n842_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4371.1-4376.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n777_LUT4_I3_O I3=n842_ff_CQZ_D_LUT4_O_I3 O=n842_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n765(1) I1=n765(0) I2=n842_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n837(0) O=n842_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=n765(2) I1=n765(3) I2=n765(4) I3=n765(5) O=n842_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=n853(6) D=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(6) QCK=$iopadmap$clock_c QEN=n2091 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4377.1-4382.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n853(5) D=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(5) QCK=$iopadmap$clock_c QEN=n2091 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4377.1-4382.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n853(4) D=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(4) QCK=$iopadmap$clock_c QEN=n2091 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4377.1-4382.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n853(3) D=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(3) QCK=$iopadmap$clock_c QEN=n2091 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4377.1-4382.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n853(2) D=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(2) QCK=$iopadmap$clock_c QEN=n2091 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4377.1-4382.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n853(1) D=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(1) QCK=$iopadmap$clock_c QEN=n2091 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4377.1-4382.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2059 I2=n80(0) I3=n11(6) O=n85_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n2059 I2=n11(6) I3=n80(0) O=n85_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=n80(0) D=n85_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:3533.1-3538.18|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n80(0) I2=n51_ff_CQZ_D I3=n26_LUT4_I2_O O=n85_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n857(0) I3=n866_LUT4_I1_I2 O=n2091_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n857(0) D=n866_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4383.1-4388.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n866 I2=n866_LUT4_I1_I2 I3=n2062 O=n954_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n853(5) I2=n853(6) I3=n866_LUT4_I1_I2_LUT4_O_I3 O=n866_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n866_LUT4_I1_I2_LUT4_O_I3 I1=n853(5) I2=n853(6) I3=n777_LUT4_I3_O O=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1019 I1=n777_LUT4_I3_O I2=n853(5) I3=n866_LUT4_I1_I2_LUT4_O_I3 O=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n777_LUT4_I3_O I2=n853(4) I3=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n777_LUT4_I3_O I3=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O_LUT4_O_1_I3 O=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n853(0) I1=n853(1) I2=n853(2) I3=n853(3) O=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n853(0) I1=n853(1) I2=n853(2) I3=n777_LUT4_I3_O O=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1019 I1=n777_LUT4_I3_O I2=n853(1) I3=n853(0) O=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n777_LUT4_I3_O I3=n853(0) O=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n853(4) I3=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=n866_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n853(0) I1=n853(1) I2=n853(2) I3=n853(3) O=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=n866 D=n866_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4389.1-4394.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(15) D=n872_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(14) D=n872_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(5) D=n872_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(4) D=n872_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(3) D=n872_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(2) D=n872_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(1) D=n872_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(0) D=n872_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(13) D=n872_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(12) D=n872_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(11) D=n872_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(10) D=n872_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(9) D=n872_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(8) D=n872_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(7) D=n872_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n872(6) D=n872_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4395.1-4400.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_O I3=n796_LUT4_I2_O O=n872_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_1_O I3=n796_LUT4_I2_1_O O=n872_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_10_O I3=n796_LUT4_I2_10_O O=n872_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_11_O I3=n796_LUT4_I2_11_O O=n872_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_12_O I3=n796_LUT4_I2_12_O O=n872_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_13_O I3=n796_LUT4_I2_13_O O=n872_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_14_O I3=n796_LUT4_I2_14_O O=n872_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_15_O I3=n796_LUT4_I2_15_O O=n872_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_2_O I3=n796_LUT4_I2_2_O O=n872_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_3_O I3=n796_LUT4_I2_3_O O=n872_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_4_O I3=n796_LUT4_I2_4_O O=n872_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_5_O I3=n796_LUT4_I2_5_O O=n872_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_6_O I3=n796_LUT4_I2_6_O O=n872_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_7_O I3=n796_LUT4_I2_7_O O=n872_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_8_O I3=n796_LUT4_I2_8_O O=n872_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n796_LUT4_I3_9_O I3=n796_LUT4_I2_9_O O=n872_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=n878(15) D=n878_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(14) D=n878_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(5) D=n878_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(4) D=n878_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(3) D=n878_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(2) D=n878_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(1) D=n878_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(0) D=n878_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(13) D=n878_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(12) D=n878_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(11) D=n878_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(10) D=n878_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(9) D=n878_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(8) D=n878_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(7) D=n878_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n878(6) D=n878_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4401.1-4406.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_O I3=n833_LUT4_I2_O O=n878_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_1_O I3=n833_LUT4_I2_1_O O=n878_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_10_O I3=n833_LUT4_I2_10_O O=n878_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_11_O I3=n833_LUT4_I2_11_O O=n878_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_12_O I3=n833_LUT4_I2_12_O O=n878_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_13_O I3=n833_LUT4_I2_13_O O=n878_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_14_O I3=n833_LUT4_I2_14_O O=n878_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_15_O I3=n833_LUT4_I2_15_O O=n878_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_2_O I3=n833_LUT4_I2_2_O O=n878_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_3_O I3=n833_LUT4_I2_3_O O=n878_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_4_O I3=n833_LUT4_I2_4_O O=n878_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_5_O I3=n833_LUT4_I2_5_O O=n878_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_6_O I3=n833_LUT4_I2_6_O O=n878_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_7_O I3=n833_LUT4_I2_7_O O=n878_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_8_O I3=n833_LUT4_I2_8_O O=n878_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n2062 I2=n833_LUT4_I3_9_O I3=n833_LUT4_I2_9_O O=n878_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n884(7) I3=n2062 O=n888_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n884(6) I3=n2062 O=n888_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n884(5) I3=n2062 O=n888_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n884(4) I3=n2062 O=n888_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n884(3) I3=n2062 O=n888_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n884(2) I3=n2062 O=n888_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n884(1) I3=n2062 O=n888_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n884(0) I3=n2062 O=n888_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n884(7) D=n884_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4407.1-4412.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n884(6) D=n884_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4407.1-4412.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n884(5) D=n884_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4407.1-4412.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n884(4) D=n884_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4407.1-4412.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n884(3) D=n884_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4407.1-4412.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n884(2) D=n884_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4407.1-4412.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n884(1) D=n884_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4407.1-4412.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n884(0) D=n884_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4407.1-4412.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(15) I3=n2062 O=n884_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(14) I3=n2062 O=n884_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(13) I3=n2062 O=n884_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(12) I3=n2062 O=n884_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(11) I3=n2062 O=n884_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(10) I3=n2062 O=n884_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(9) I3=n2062 O=n884_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(8) I3=n2062 O=n884_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n888(7) D=n888_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4413.1-4418.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n888(6) D=n888_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4413.1-4418.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n888(5) D=n888_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4413.1-4418.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n888(4) D=n888_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4413.1-4418.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n888(3) D=n888_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4413.1-4418.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n888(2) D=n888_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4413.1-4418.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n888(1) D=n888_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4413.1-4418.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n888(0) D=n888_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4413.1-4418.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n892(7) I3=n2062 O=n896_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n892(6) I3=n2062 O=n896_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n892(5) I3=n2062 O=n896_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n892(4) I3=n2062 O=n896_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n892(3) I3=n2062 O=n896_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n892(2) I3=n2062 O=n896_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n892(1) I3=n2062 O=n896_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n892(0) I3=n2062 O=n896_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n892(7) D=n892_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4419.1-4424.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n892(6) D=n892_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4419.1-4424.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n892(5) D=n892_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4419.1-4424.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n892(4) D=n892_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4419.1-4424.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n892(3) D=n892_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4419.1-4424.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n892(2) D=n892_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4419.1-4424.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n892(1) D=n892_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4419.1-4424.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n892(0) D=n892_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4419.1-4424.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(7) I3=n2062 O=n892_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(6) I3=n2062 O=n892_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(5) I3=n2062 O=n892_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(4) I3=n2062 O=n892_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(3) I3=n2062 O=n892_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(2) I3=n2062 O=n892_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(1) I3=n2062 O=n892_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n872(0) I3=n2062 O=n892_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n896(7) D=n896_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4425.1-4430.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n896(6) D=n896_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4425.1-4430.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n896(5) D=n896_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4425.1-4430.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n896(4) D=n896_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4425.1-4430.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n896(3) D=n896_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4425.1-4430.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n896(2) D=n896_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4425.1-4430.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n896(1) D=n896_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4425.1-4430.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n896(0) D=n896_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4425.1-4430.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(15) D=n899_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(14) D=n899_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(5) D=n899_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(4) D=n1019 QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(3) D=n853(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(2) D=n899_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(1) D=n899_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(0) D=n899_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(13) D=n899_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(12) D=n899_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(11) D=n899_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(10) D=n899_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(9) D=n899_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(8) D=n899_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(7) D=n899_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n899(6) D=n899_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4431.1-4442.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n1019 I3=n853(6) O=n899_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt LUT4 I0=n1019 I1=n1019 I2=n853(6) I3=n899_ff_CQZ_D(5) O=n899_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n853(4) I2=n853(5) I3=n853(6) O=n899_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n853(5) I3=n853(4) O=n899_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n853(4) I3=n853(6) O=n899_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n1019 I1=n853(5) I2=n853(6) I3=n853(4) O=n899_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=n1019 I1=n853(4) I2=n853(5) I3=n853(6) O=n899_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n853(6) I3=n899_ff_CQZ_D(0) O=n899_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899_ff_CQZ_D(7) I3=n899_ff_CQZ_D(15) O=n899_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=n1019 I1=n853(5) I2=n853(4) I3=n853(6) O=n899_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n853(5) I3=n853(4) O=n899_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899_ff_CQZ_D(5) I3=n899_ff_CQZ_D(1) O=n899_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=n907(7) D=n907_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4443.1-4448.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n907(6) D=n907_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4443.1-4448.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n907(5) D=n907_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4443.1-4448.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n907(4) D=n907_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4443.1-4448.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n907(3) D=n907_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4443.1-4448.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n907(2) D=n907_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4443.1-4448.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n907(1) D=n907_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4443.1-4448.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n907(0) D=n907_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4443.1-4448.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n907_ff_CQZ_D_LUT4_O_I3 O=n907_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n2062 I1=n907_ff_CQZ_D_LUT4_O_1_I1 I2=n907_ff_CQZ_D_LUT4_O_1_I2 I3=n907_ff_CQZ_D_LUT4_O_1_I3 O=n907_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_2_I3 I2=n907_ff_CQZ_D_LUT4_O_2_I2 I3=n907_ff_CQZ_D_LUT4_O_2_I1 O=n907_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_1_I3 I3=n907_ff_CQZ_D_LUT4_O_1_I2 O=n907_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 I2=n878(15) I3=n899(12) O=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n899(13) I2=n878(13) I3=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(11) I1=n899(15) I2=n878(12) I3=n899(14) O=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(11) I1=n878(12) I2=n899(15) I3=n899(14) O=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=n899(13) I3=n878(14) O=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n907_ff_CQZ_D_LUT4_O_2_I1 I2=n907_ff_CQZ_D_LUT4_O_2_I2 I3=n907_ff_CQZ_D_LUT4_O_2_I3 O=n907_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n899(10) I2=n878(15) I3=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(13) I1=n899(12) I2=n878(14) I3=n899(11) O=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(13) I1=n878(14) I2=n899(12) I3=n899(11) O=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n907_ff_CQZ_D_LUT4_O_3_I3 O=n907_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n907_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I3=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n907_ff_CQZ_D_LUT4_O_4_I3 O=n907_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_5_I1 I1=n907_ff_CQZ_D_LUT4_O_5_I3 I2=n907_ff_CQZ_D_LUT4_O_5_I2 I3=n907_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 I3=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n907_ff_CQZ_D_LUT4_O_5_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I3 O=n907_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_5_I1 I1=n907_ff_CQZ_D_LUT4_O_5_I3 I2=n907_ff_CQZ_D_LUT4_O_5_I2 I3=n907_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n907_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n899(8) I3=n878(15) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(10) I3=n878(12) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(10) I1=n899(12) I2=n878(11) I3=n899(11) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(9) I1=n899(13) I2=n899(14) I3=n878(8) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(10) I1=n899(13) I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n878(9) I1=n899(14) I2=n899(13) I3=n878(8) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n878(9) I1=n899(14) I2=n899(15) I3=n878(8) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n899(10) I3=n878(13) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n878(11) I1=n899(12) I2=n878(12) I3=n899(11) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n899(8) I1=n878(15) I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(9) I3=n878(14) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(11) I3=n878(11) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n899(10) I3=n878(14) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n899(13) I3=n878(11) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n878(9) I1=n899(15) I2=n878(10) I3=n899(14) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n899(13) I2=n878(10) I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(9) I1=n899(15) I2=n899(14) I3=n878(8) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n899(13) I3=n878(10) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I2=n899(9) I3=n878(15) O=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n899(10) I2=n878(14) I3=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(12) I1=n899(12) I2=n878(13) I3=n899(11) O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(12) I1=n878(13) I2=n899(12) I3=n899(11) O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=n899(10) I3=n878(15) O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n899(13) I3=n878(12) O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=n899(13) I2=n878(11) I3=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(9) I1=n878(10) I2=n899(15) I3=n899(14) O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I2=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n899(9) I2=n878(15) I3=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n899(10) I2=n878(13) I3=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n899(12) I2=n878(12) I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n907_ff_CQZ_D_LUT4_O_6_I3 O=n907_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(9) I3=n878(13) O=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n907_ff_CQZ_D_LUT4_O_7_I3 O=n907_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100110011 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111000000000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n878(8) I3=n899(10) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(9) I3=n878(9) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110011001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n878(8) I3=n899(8) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n878(9) I1=n899(10) I2=n899(11) I3=n878(8) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(10) I1=n899(9) I2=n878(11) I3=n899(8) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(8) I3=n878(10) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(11) I3=n878(9) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(9) I3=n878(12) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n899(13) I3=n878(8) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(12) I3=n878(9) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(8) I3=n878(14) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n878(9) I1=n899(11) I2=n899(12) I3=n878(8) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(10) I3=n878(10) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(12) I1=n899(8) I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n878(12) I3=n899(8) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n878(9) I1=n899(10) I2=n899(11) I3=n878(8) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(9) I3=n878(11) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(8) I3=n878(13) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n899(13) I1=n878(8) I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(10) I3=n878(11) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(9) I1=n899(12) I2=n878(10) I3=n899(11) O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I1=n907_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I3=n907_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_2_I1 I1=n907_ff_CQZ_D_LUT4_O_2_I2 I2=n907_ff_CQZ_D_LUT4_O_2_I3 I3=n907_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_1_I3 I3=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n878(14) I1=n878(15) I2=n899(12) I3=n899(11) O=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n878(15) I1=n899(12) I2=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0 I3=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 O=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n878(14) I1=n899(12) I2=n878(15) I3=n899(11) O=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n899(13) I3=n878(13) O=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n899(13) I2=n878(12) I3=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(10) I1=n899(15) I2=n878(11) I3=n899(14) O=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(10) I1=n878(11) I2=n899(15) I3=n899(14) O=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I3=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I3=n907_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n878(15) I1=n899(14) I2=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n878(13) I3=n899(15) O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(15) I3=n878(14) O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(13) I3=n878(15) O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n899(15) I3=n878(13) O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n899(13) I2=n878(14) I3=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(12) I1=n899(15) I2=n878(13) I3=n899(14) O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(12) I1=n878(13) I2=n899(15) I3=n899(14) O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n878(15) I2=n899(15) I3=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(14) I3=n878(14) O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(15) I1=n899(14) I2=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n907_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=n913(7) D=n913_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4449.1-4454.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n913(6) D=n913_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4449.1-4454.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n913(5) D=n913_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4449.1-4454.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n913(4) D=n913_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4449.1-4454.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n913(3) D=n913_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4449.1-4454.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n913(2) D=n913_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4449.1-4454.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n913(1) D=n913_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4449.1-4454.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n913(0) D=n913_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4449.1-4454.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n913_ff_CQZ_D_LUT4_O_I3 O=n913_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_1_I1 I2=n913_ff_CQZ_D_LUT4_O_1_I2 I3=n2062 O=n913_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_2_I2 I2=n913_ff_CQZ_D_LUT4_O_2_I3 I3=n913_ff_CQZ_D_LUT4_O_2_I1 O=n913_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n913_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I3=n913_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=n913_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n913_ff_CQZ_D_LUT4_O_2_I1 I2=n913_ff_CQZ_D_LUT4_O_2_I2 I3=n913_ff_CQZ_D_LUT4_O_2_I3 O=n913_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 I2=n878(4) I3=n899(6) O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n899(5) I2=n878(4) I3=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(5) I1=n899(4) I2=n878(6) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(5) I1=n878(6) I2=n899(4) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n878(6) I1=n899(5) I2=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n878(5) I1=n899(6) I2=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I3=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(4) I3=n878(7) O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n878(7) I3=n899(2) O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=n878(7) I1=n899(3) I2=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(4) I3=n878(6) O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(5) I3=n878(5) O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I2=n899(6) I3=n878(4) O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(7) I3=n878(3) O=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=n878(5) I3=n899(6) O=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n878(7) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(7) I3=n878(4) O=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=n899(5) I3=n878(7) O=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n878(6) I1=n899(5) I2=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n913_ff_CQZ_D_LUT4_O_3_I3 O=n913_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n913_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n913_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=n878(3) I3=n899(6) O=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I2=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I3=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n913_ff_CQZ_D_LUT4_O_4_I3 O=n913_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_5_I1 I1=n913_ff_CQZ_D_LUT4_O_5_I3 I2=n913_ff_CQZ_D_LUT4_O_5_I2 I3=n913_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n913_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n2062 I1=n913_ff_CQZ_D_LUT4_O_5_I1 I2=n913_ff_CQZ_D_LUT4_O_5_I2 I3=n913_ff_CQZ_D_LUT4_O_5_I3 O=n913_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_5_I1 I1=n913_ff_CQZ_D_LUT4_O_5_I3 I2=n913_ff_CQZ_D_LUT4_O_5_I2 I3=n913_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I3 I2=n913_ff_CQZ_D_LUT4_O_6_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I1 O=n913_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n878(2) I3=n899(6) O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n899(5) I2=n878(2) I3=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(3) I1=n899(4) I2=n878(4) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(3) I1=n878(4) I2=n899(4) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(7) I3=n878(1) O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n878(3) I1=n899(6) I2=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=n899(5) I2=n878(3) I3=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(4) I1=n878(5) I2=n899(4) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(7) I3=n878(2) O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n878(7) I2=n899(2) I3=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(1) I3=n878(6) O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n899(5) I3=n878(4) O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n2062 I1=n913_ff_CQZ_D_LUT4_O_6_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I3 O=n913_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n1019 I1=n899(6) I2=n878(0) I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n899(5) I2=n878(0) I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(1) I1=n899(4) I2=n878(2) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(1) I1=n878(2) I2=n899(4) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n899(2) I2=n878(2) I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n899(0) I1=n878(4) I2=n878(3) I3=n899(1) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n899(0) I1=n878(3) I2=n878(4) I3=n899(1) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=n899(5) I3=n878(0) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n899(2) I3=n878(3) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I2=n899(6) I3=n878(0) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n878(1) I1=n899(6) I2=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I3=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n899(5) I3=n878(1) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n899(2) I2=n878(3) I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n899(0) I1=n878(5) I2=n878(4) I3=n899(1) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n899(0) I1=n878(4) I2=n878(5) I3=n899(1) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n899(2) I3=n878(4) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n899(5) I3=n878(2) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n899(0) I1=n878(7) I2=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(2) I3=n878(5) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n899(2) I2=n878(4) I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n899(0) I1=n878(6) I2=n878(5) I3=n899(1) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n899(0) I1=n878(5) I2=n878(6) I3=n899(1) O=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=n878(1) I3=n899(6) O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n899(5) I2=n878(1) I3=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(2) I1=n899(4) I2=n878(3) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(2) I1=n878(3) I2=n899(4) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(7) I3=n878(0) O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n878(2) I1=n899(6) I2=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n878(6) I1=n899(2) I2=n878(7) I3=n899(1) O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n899(5) I3=n878(3) O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n878(4) I1=n899(4) I2=n878(5) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=n899(0) I3=n878(7) O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n913_ff_CQZ_D_LUT4_O_7_I3 O=n913_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I0 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n878(0) I3=n899(0) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(2) I3=n878(0) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(1) I3=n878(1) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n878(2) I3=n899(0) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n878(0) I1=n899(3) I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n899(2) I3=n878(2) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n899(0) I1=n878(2) I2=n878(3) I3=n899(1) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(2) I3=n878(1) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n899(0) I1=n878(3) I2=n878(2) I3=n899(1) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(1) I1=n899(3) I2=n878(0) I3=n899(4) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n878(0) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n878(1) I1=n878(0) I2=n899(4) I3=n899(3) O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_2_I1 I1=n913_ff_CQZ_D_LUT4_O_2_I3 I2=n913_ff_CQZ_D_LUT4_O_2_I2 I3=n913_ff_CQZ_D_LUT4_O_1_I2 O=n913_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n913_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=n913_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=n1019 I1=n899(5) I2=n878(7) I3=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n878(6) I1=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n899(6) O=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n878(6) I1=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n899(6) O=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n1019 I1=n899(5) I2=n878(6) I3=n913_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(7) I3=n878(5) O=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(6) I1=n899(7) I2=n878(7) I3=n899(6) O=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(6) I1=n899(6) I2=n899(7) I3=n878(7) O=n913_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt ff CQZ=n918(7) D=n918_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4455.1-4460.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n918(6) D=n918_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4455.1-4460.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n918(5) D=n918_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4455.1-4460.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n918(4) D=n918_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4455.1-4460.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n918(3) D=n918_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4455.1-4460.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n918(2) D=n918_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4455.1-4460.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n918(1) D=n918_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4455.1-4460.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n918(0) D=n918_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4455.1-4460.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n918_ff_CQZ_D_LUT4_O_I1 I2=n913(7) I3=n907(7) O=n918_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n918_ff_CQZ_D_LUT4_O_1_I1 I2=n913(6) I3=n907(6) O=n918_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n907(5) I2=n913(5) I3=n918_ff_CQZ_D_LUT4_O_2_I1 O=n918_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n918_ff_CQZ_D_LUT4_O_2_I1 I2=n913(5) I3=n907(5) O=n918_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n907(4) I2=n913(4) I3=n918_ff_CQZ_D_LUT4_O_3_I1 O=n918_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n918_ff_CQZ_D_LUT4_O_3_I1 I2=n913(4) I3=n907(4) O=n918_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n907(3) I2=n913(3) I3=n918_ff_CQZ_D_LUT4_O_4_I1 O=n918_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n918_ff_CQZ_D_LUT4_O_4_I1 I2=n913(3) I3=n907(3) O=n918_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n907(2) I2=n913(2) I3=n918_ff_CQZ_D_LUT4_O_5_I1 O=n918_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n918_ff_CQZ_D_LUT4_O_5_I1 I2=n913(2) I3=n907(2) O=n918_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n913(1) I1=n907(1) I2=n907(0) I3=n913(0) O=n918_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n918_ff_CQZ_D_LUT4_O_6_I3 O=n918_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n907(0) I1=n913(0) I2=n913(1) I3=n907(1) O=n918_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n907(0) I2=n913(0) I3=n2062 O=n918_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n907(6) I2=n913(6) I3=n918_ff_CQZ_D_LUT4_O_1_I1 O=n918_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=n924(7) D=n924_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4461.1-4466.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n924(6) D=n924_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4461.1-4466.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n924(5) D=n924_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4461.1-4466.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n924(4) D=n924_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4461.1-4466.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n924(3) D=n924_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4461.1-4466.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n924(2) D=n924_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4461.1-4466.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n924(1) D=n924_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4461.1-4466.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n924(0) D=n924_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4461.1-4466.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_I1 I2=n2062 I3=n924_ff_CQZ_D_LUT4_O_I3 O=n924_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=n2062 I1=n924_ff_CQZ_D_LUT4_O_1_I1 I2=n924_ff_CQZ_D_LUT4_O_1_I2 I3=n924_ff_CQZ_D_LUT4_O_1_I3 O=n924_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_2_I3 I2=n924_ff_CQZ_D_LUT4_O_2_I2 I3=n924_ff_CQZ_D_LUT4_O_2_I1 O=n924_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_1_I3 I3=n924_ff_CQZ_D_LUT4_O_1_I2 O=n924_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=n924_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 I2=n878(15) I3=n899(4) O=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=n899(5) I2=n878(13) I3=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(11) I1=n899(7) I2=n878(12) I3=n899(6) O=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(11) I1=n878(12) I2=n899(7) I3=n899(6) O=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=n899(5) I3=n878(14) O=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 O=n924_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n924_ff_CQZ_D_LUT4_O_2_I1 I2=n924_ff_CQZ_D_LUT4_O_2_I2 I3=n924_ff_CQZ_D_LUT4_O_2_I3 O=n924_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=n899(2) I2=n878(15) I3=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(13) I1=n899(4) I2=n878(14) I3=n899(3) O=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(13) I1=n878(14) I2=n899(4) I3=n899(3) O=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n924_ff_CQZ_D_LUT4_O_3_I3 O=n924_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=n924_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I3=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 O=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n924_ff_CQZ_D_LUT4_O_4_I3 O=n924_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_5_I1 I1=n924_ff_CQZ_D_LUT4_O_5_I3 I2=n924_ff_CQZ_D_LUT4_O_5_I2 I3=n924_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 I3=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 O=n924_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n924_ff_CQZ_D_LUT4_O_5_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I3 O=n924_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_5_I1 I1=n924_ff_CQZ_D_LUT4_O_5_I3 I2=n924_ff_CQZ_D_LUT4_O_5_I2 I3=n924_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 I2=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 O=n924_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(2) I3=n878(12) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(10) I1=n899(4) I2=n878(11) I3=n899(3) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(9) I1=n899(5) I2=n878(8) I3=n899(6) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(10) I1=n899(5) I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n878(9) I1=n878(8) I2=n899(6) I3=n899(5) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n878(9) I1=n899(6) I2=n878(8) I3=n899(7) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n899(2) I3=n878(13) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n878(11) I1=n899(4) I2=n878(12) I3=n899(3) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(15) I1=n899(0) I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(1) I3=n878(14) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(3) I3=n878(11) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=n899(2) I3=n878(14) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n899(5) I3=n878(11) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n878(9) I1=n899(7) I2=n878(10) I3=n899(6) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=n899(5) I2=n878(10) I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(9) I1=n878(8) I2=n899(7) I3=n899(6) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=n899(5) I3=n878(10) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I2=n899(1) I3=n878(15) O=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=n899(2) I2=n878(14) I3=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(12) I1=n899(4) I2=n878(13) I3=n899(3) O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(12) I1=n878(13) I2=n899(4) I3=n899(3) O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=n899(2) I3=n878(15) O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n899(5) I3=n878(12) O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=n899(5) I2=n878(11) I3=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(9) I1=n878(10) I2=n899(7) I3=n899(6) O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I2=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n899(1) I2=n878(15) I3=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=n899(2) I2=n878(13) I3=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n899(4) I2=n878(12) I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n924_ff_CQZ_D_LUT4_O_6_I3 O=n924_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 O=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I1=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 O=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_7_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I2 I3=n2062 O=n924_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_7_I1 I3=n924_ff_CQZ_D_LUT4_O_7_I2 O=n924_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n899(0) I1=n878(12) I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n899(0) I3=n878(12) O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n878(9) I1=n878(8) I2=n899(3) I3=n899(2) O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(1) I3=n878(11) O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n899(0) I1=n878(13) I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I2 I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I1 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n878(10) I2=n899(0) I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n878(9) I1=n899(2) I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=n899(0) I1=n878(11) I2=n878(10) I3=n899(1) O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(3) I3=n878(8) O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n899(2) I1=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110011001111 +.subckt LUT4 I0=n878(9) I1=n899(2) I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n878(8) I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n878(9) I1=n899(1) I2=n878(10) I3=n899(0) O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=n878(9) I1=n899(1) I2=n899(0) I3=n899(2) O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=n878(9) I1=n899(0) I2=n878(10) I3=n899(1) O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=n924_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=n878(15) I3=n899(0) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(1) I3=n878(13) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n899(0) I1=n878(13) I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=n878(8) I1=n899(5) I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n878(13) I1=n899(0) I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(1) I3=n878(12) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(2) I3=n878(10) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(3) I3=n878(9) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(9) I1=n899(3) I2=n878(8) I3=n899(4) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n878(8) I3=n899(5) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(2) I3=n878(11) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(9) I1=n899(4) I2=n878(10) I3=n899(3) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(4) I3=n878(9) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n878(14) I3=n899(0) O=n924_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_2_I1 I1=n924_ff_CQZ_D_LUT4_O_2_I2 I2=n924_ff_CQZ_D_LUT4_O_2_I3 I3=n924_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_1_I3 I3=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n878(14) I1=n878(15) I2=n899(4) I3=n899(3) O=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n878(15) I1=n899(4) I2=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0 I3=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 O=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n878(14) I1=n899(4) I2=n878(15) I3=n899(3) O=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=n899(5) I3=n878(13) O=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n899(5) I2=n878(12) I3=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(10) I1=n899(7) I2=n878(11) I3=n899(6) O=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(10) I1=n878(11) I2=n899(7) I3=n899(6) O=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I3=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 O=n924_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I3=n924_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n878(15) I1=n899(6) I2=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n878(13) I3=n899(7) O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(7) I3=n878(14) O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(5) I3=n878(15) O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=n899(7) I3=n878(13) O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=n899(5) I2=n878(14) I3=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(12) I1=n899(7) I2=n878(13) I3=n899(6) O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(12) I1=n878(13) I2=n899(7) I3=n899(6) O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n878(15) I2=n899(7) I3=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(6) I3=n878(14) O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(15) I1=n899(6) I2=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n924_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=n930(7) D=n930_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4467.1-4472.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n930(6) D=n930_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4467.1-4472.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n930(5) D=n930_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4467.1-4472.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n930(4) D=n930_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4467.1-4472.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n930(3) D=n930_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4467.1-4472.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n930(2) D=n930_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4467.1-4472.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n930(1) D=n930_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4467.1-4472.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n930(0) D=n930_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4467.1-4472.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n930_ff_CQZ_D_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_I3 O=n930_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n930_ff_CQZ_D_LUT4_O_1_I1 I2=n930_ff_CQZ_D_LUT4_O_1_I2 I3=n930_ff_CQZ_D_LUT4_O_1_I3 O=n930_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I1=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I3=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n878(5) I1=n878(6) I2=n899(13) I3=n899(12) O=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n930_ff_CQZ_D_LUT4_O_2_I3 O=n930_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n930_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 I3=n930_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 I3=n930_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n930_ff_CQZ_D_LUT4_O_3_I3 O=n930_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_4_I1 I1=n930_ff_CQZ_D_LUT4_O_4_I3 I2=n930_ff_CQZ_D_LUT4_O_4_I2 I3=n930_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n930_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n1019 I2=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 I3=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n2062 I1=n930_ff_CQZ_D_LUT4_O_4_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I3 O=n930_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_4_I1 I1=n930_ff_CQZ_D_LUT4_O_4_I3 I2=n930_ff_CQZ_D_LUT4_O_4_I2 I3=n930_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I1=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I3=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 O=n930_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 I2=n899(10) I3=n878(6) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n878(3) I1=n899(13) I2=n878(4) I3=n899(12) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n899(14) I3=n878(2) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n878(1) I1=n899(15) I2=n878(5) I3=n899(11) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n878(0) I3=n899(15) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(11) I3=n878(4) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I1=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n899(10) I1=n878(6) I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(9) I3=n878(7) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 I2=n899(10) I3=n878(7) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n878(4) I1=n899(13) I2=n878(5) I3=n899(12) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=n899(14) I3=n878(3) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n878(2) I1=n899(15) I2=n878(6) I3=n899(11) O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=n1019 I1=n899(14) I2=n878(2) I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n899(10) I2=n878(7) I3=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n899(13) I2=n878(4) I3=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n878(4) I1=n878(5) I2=n899(13) I3=n899(12) O=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n878(5) I1=n899(13) I2=n878(6) I3=n899(12) O=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(7) I1=n899(11) I2=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=n899(14) I2=n878(3) I3=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O O=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n930_ff_CQZ_D_LUT4_O_5_I3 O=n930_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I2=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 I3=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 O=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I2=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 I3=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 O=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n930_ff_CQZ_D_LUT4_O_6_I3 O=n930_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I1 I1=n930_ff_CQZ_D_LUT4_O_7_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I2 I3=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n899(10) I1=n878(5) I2=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 O=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(9) I3=n878(6) O=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n2062 I1=n930_ff_CQZ_D_LUT4_O_7_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I3 O=n930_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I1 I1=n930_ff_CQZ_D_LUT4_O_7_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I2 I3=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=n899(8) I1=n878(3) I2=n878(0) I3=n899(11) O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n878(2) I1=n899(10) I2=n878(3) I3=n899(9) O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n878(0) I3=n899(8) O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n878(2) I3=n899(8) O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(10) I3=n878(0) O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n899(8) I1=n878(3) I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n878(3) I3=n899(8) O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(11) I3=n878(0) O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(1) I1=n899(10) I2=n878(2) I3=n899(9) O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n899(10) I2=n878(2) I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(9) I3=n878(1) O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n899(9) I2=n878(2) I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I3=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=n878(4) I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I3=n899(9) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=n899(8) I1=n878(4) I2=n878(0) I3=n899(12) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(10) I3=n878(3) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n878(3) I1=n899(11) I2=n878(0) I3=n899(14) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(1) I1=n899(13) I2=n878(2) I3=n899(12) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n878(6) I3=n899(8) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=n878(2) I3=n899(11) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=n1019 I1=n878(5) I2=n899(9) I3=n899(8) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=n878(1) I1=n899(12) I2=n878(5) I3=n899(9) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(10) I3=n878(4) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(11) I3=n878(1) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n899(8) I1=n878(4) I2=n878(0) I3=n899(12) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(4) I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I3=n899(9) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111000011 +.subckt LUT4 I0=n878(2) I1=n899(11) I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n878(5) I3=n899(8) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(1) I1=n899(12) I2=n878(0) I3=n899(13) O=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(13) I3=n878(2) O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(12) I3=n878(3) O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n878(7) I3=n899(8) O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=n878(4) I1=n899(11) I2=n878(0) I3=n899(15) O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(14) I3=n878(1) O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n878(3) I1=n878(0) I2=n899(14) I3=n899(11) O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I1=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0_LUT4_O_I1 O=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=n899(10) I3=n878(5) O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110100101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(13) I3=n878(1) O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I1=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 I2=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I3=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 O=n930_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=n899(9) I1=n878(5) I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_1_I2 I2=n930_ff_CQZ_D_LUT4_O_1_I3 I3=n930_ff_CQZ_D_LUT4_O_1_I1 O=n930_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n878(5) I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=n899(14) I3=n878(7) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110001001100 +.subckt LUT4 I0=n1019 I1=n899(11) I2=n878(2) I3=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(15) I3=n878(6) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=n899(13) I2=n878(7) I3=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=n878(4) I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n878(6) I3=n899(14) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(15) I3=n878(5) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n878(6) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(14) I3=n878(4) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n878(6) I1=n878(7) I2=n899(13) I3=n899(12) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=n899(13) I3=n878(7) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=n1019 I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=n878(6) I1=n899(13) I2=n878(7) I3=n899(12) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n878(4) I1=n899(15) I2=n878(5) I3=n899(14) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=n878(7) I3=n899(11) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(15) I3=n878(3) O=n930_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n899(15) I3=n930_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=n930_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n878(5) I1=n878(6) I2=n899(14) I3=n878(7) O=n930_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000001111111 +.subckt ff CQZ=n935(7) D=n935_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4473.1-4478.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n935(6) D=n935_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4473.1-4478.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n935(5) D=n935_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4473.1-4478.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n935(4) D=n935_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4473.1-4478.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n935(3) D=n935_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4473.1-4478.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n935(2) D=n935_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4473.1-4478.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n935(1) D=n935_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4473.1-4478.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n935(0) D=n935_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4473.1-4478.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n935_ff_CQZ_D_LUT4_O_I1 I2=n924(7) I3=n930(7) O=n935_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n935_ff_CQZ_D_LUT4_O_1_I1 I2=n924(6) I3=n930(6) O=n935_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n930(5) I2=n924(5) I3=n935_ff_CQZ_D_LUT4_O_2_I1 O=n935_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n935_ff_CQZ_D_LUT4_O_2_I1 I2=n924(5) I3=n930(5) O=n935_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n930(4) I2=n924(4) I3=n935_ff_CQZ_D_LUT4_O_3_I1 O=n935_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n935_ff_CQZ_D_LUT4_O_3_I1 I2=n924(4) I3=n930(4) O=n935_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n930(3) I2=n924(3) I3=n935_ff_CQZ_D_LUT4_O_4_I1 O=n935_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n935_ff_CQZ_D_LUT4_O_4_I1 I2=n924(3) I3=n930(3) O=n935_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n930(2) I2=n924(2) I3=n935_ff_CQZ_D_LUT4_O_5_I1 O=n935_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n935_ff_CQZ_D_LUT4_O_5_I1 I2=n924(2) I3=n930(2) O=n935_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n924(1) I1=n930(1) I2=n924(0) I3=n930(0) O=n935_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n935_ff_CQZ_D_LUT4_O_6_I3 O=n935_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n924(0) I1=n930(0) I2=n924(1) I3=n930(1) O=n935_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n930(0) I2=n924(0) I3=n2062 O=n935_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n930(6) I2=n924(6) I3=n935_ff_CQZ_D_LUT4_O_1_I1 O=n935_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n942(15) D=n942_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(14) D=n942_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(5) D=n942_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(4) D=n942_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(3) D=n942_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(2) D=n942_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(1) D=n942_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(0) D=n942_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(13) D=n942_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(12) D=n942_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(11) D=n942_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(10) D=n942_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(9) D=n942_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(8) D=n942_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(7) D=n942_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n942(6) D=n942_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4479.1-4484.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_I1 I2=n918(7) I3=n888(7) O=n942_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_1_I1 I2=n918(6) I3=n888(6) O=n942_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_10_I1 I2=n935(4) I3=n896(4) O=n942_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n896(3) I2=n935(3) I3=n942_ff_CQZ_D_LUT4_O_11_I1 O=n942_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_11_I1 I2=n935(3) I3=n896(3) O=n942_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n896(2) I2=n935(2) I3=n942_ff_CQZ_D_LUT4_O_12_I1 O=n942_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_12_I1 I2=n935(2) I3=n896(2) O=n942_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n935(1) I1=n896(1) I2=n896(0) I3=n935(0) O=n942_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n942_ff_CQZ_D_LUT4_O_13_I3 O=n942_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n935(0) I1=n896(0) I2=n935(1) I3=n896(1) O=n942_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n1019 I1=n888(0) I2=n918(0) I3=n2062 O=n942_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n896(0) I2=n935(0) I3=n2062 O=n942_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=n1019 I1=n888(5) I2=n918(5) I3=n942_ff_CQZ_D_LUT4_O_2_I1 O=n942_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_2_I1 I2=n918(5) I3=n888(5) O=n942_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n888(4) I2=n918(4) I3=n942_ff_CQZ_D_LUT4_O_3_I1 O=n942_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_3_I1 I2=n918(4) I3=n888(4) O=n942_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n888(3) I2=n918(3) I3=n942_ff_CQZ_D_LUT4_O_4_I1 O=n942_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_4_I1 I2=n918(3) I3=n888(3) O=n942_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n888(2) I2=n918(2) I3=n942_ff_CQZ_D_LUT4_O_5_I1 O=n942_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_5_I1 I2=n918(2) I3=n888(2) O=n942_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n918(1) I1=n888(1) I2=n888(0) I3=n918(0) O=n942_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n942_ff_CQZ_D_LUT4_O_6_I3 O=n942_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n918(0) I1=n888(0) I2=n918(1) I3=n888(1) O=n942_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_7_I1 I2=n935(7) I3=n896(7) O=n942_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n896(6) I2=n935(6) I3=n942_ff_CQZ_D_LUT4_O_8_I1 O=n942_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_8_I1 I2=n935(6) I3=n896(6) O=n942_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n896(5) I2=n935(5) I3=n942_ff_CQZ_D_LUT4_O_9_I1 O=n942_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n2062 I1=n942_ff_CQZ_D_LUT4_O_9_I1 I2=n935(5) I3=n896(5) O=n942_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=n1019 I1=n896(4) I2=n935(4) I3=n942_ff_CQZ_D_LUT4_O_10_I1 O=n942_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=n1019 I1=n888(6) I2=n918(6) I3=n942_ff_CQZ_D_LUT4_O_1_I1 O=n942_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt ff CQZ=n949(15) D=n949_ff_CQZ_D(15) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(14) D=n949_ff_CQZ_D(14) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(5) D=n949_ff_CQZ_D(5) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(4) D=n949_ff_CQZ_D(4) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(3) D=n949_ff_CQZ_D(3) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(2) D=n949_ff_CQZ_D(2) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(1) D=n949_ff_CQZ_D(1) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(0) D=n942_ff_CQZ_D(0) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(13) D=n949_ff_CQZ_D(13) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(12) D=n949_ff_CQZ_D(12) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(11) D=n949_ff_CQZ_D(11) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(10) D=n949_ff_CQZ_D(10) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(9) D=n949_ff_CQZ_D(9) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(8) D=n942_ff_CQZ_D(8) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(7) D=n949_ff_CQZ_D(7) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n949(6) D=n949_ff_CQZ_D(6) QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4485.1-4490.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_I1 I2=n918(7) I3=n888(7) O=n949_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_1_I1 I2=n918(6) I3=n888(6) O=n949_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_10_I1 I2=n935(4) I3=n896(4) O=n949_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n896(3) I2=n935(3) I3=n949_ff_CQZ_D_LUT4_O_11_I1 O=n949_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_11_I1 I2=n935(3) I3=n896(3) O=n949_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n896(2) I2=n935(2) I3=n949_ff_CQZ_D_LUT4_O_12_I1 O=n949_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_12_I1 I2=n935(2) I3=n896(2) O=n949_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n935(1) I1=n896(1) I2=n896(0) I3=n935(0) O=n949_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n949_ff_CQZ_D_LUT4_O_13_I3 O=n949_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n896(0) I1=n935(0) I2=n935(1) I3=n896(1) O=n949_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n1019 I1=n888(5) I2=n918(5) I3=n949_ff_CQZ_D_LUT4_O_2_I1 O=n949_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_2_I1 I2=n918(5) I3=n888(5) O=n949_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n888(4) I2=n918(4) I3=n949_ff_CQZ_D_LUT4_O_3_I1 O=n949_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_3_I1 I2=n918(4) I3=n888(4) O=n949_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n888(3) I2=n918(3) I3=n949_ff_CQZ_D_LUT4_O_4_I1 O=n949_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_4_I1 I2=n918(3) I3=n888(3) O=n949_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n888(2) I2=n918(2) I3=n949_ff_CQZ_D_LUT4_O_5_I1 O=n949_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_5_I1 I2=n918(2) I3=n888(2) O=n949_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n918(1) I1=n888(1) I2=n888(0) I3=n918(0) O=n949_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n949_ff_CQZ_D_LUT4_O_6_I3 O=n949_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n888(0) I1=n918(0) I2=n918(1) I3=n888(1) O=n949_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_7_I1 I2=n935(7) I3=n896(7) O=n949_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n896(6) I2=n935(6) I3=n949_ff_CQZ_D_LUT4_O_8_I1 O=n949_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_8_I1 I2=n935(6) I3=n896(6) O=n949_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n896(5) I2=n935(5) I3=n949_ff_CQZ_D_LUT4_O_9_I1 O=n949_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n2062 I1=n949_ff_CQZ_D_LUT4_O_9_I1 I2=n935(5) I3=n896(5) O=n949_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=n1019 I1=n896(4) I2=n935(4) I3=n949_ff_CQZ_D_LUT4_O_10_I1 O=n949_ff_CQZ_D_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n888(6) I2=n918(6) I3=n949_ff_CQZ_D_LUT4_O_1_I1 O=n949_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=n1019 I1=n1019 I2=n954 I3=n2062 O=n958_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n954 D=n954_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4491.1-4496.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n958 I3=n2062 O=n962_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n958 D=n958_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4497.1-4502.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n962 I3=n2062 O=n966_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n962 D=n962_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4503.1-4508.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n1008(1) O=n966_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=n966_LUT4_I3_O I2=n1006(4) I3=n966_LUT4_I3_O_LUT4_I1_I3 O=n966_LUT4_I3_O_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n966_LUT4_I3_O I2=n1006(1) I3=n1006(0) O=n966_LUT4_I3_O_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1006(0) I1=n1006(1) I2=n1006(2) I3=n1006(3) O=n966_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=n1019 I1=n1019 I2=n966_LUT4_I3_O I3=n966_LUT4_I3_O_LUT4_I2_I3 O=n966_LUT4_I3_O_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n966_LUT4_I3_O I3=n1006(0) O=n966_LUT4_I3_O_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1006(0) I1=n1006(1) I2=n1006(2) I3=n1006(3) O=n966_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n966_LUT4_I3_O_LUT4_I1_I3 I1=n1006(4) I2=n1006(5) I3=n966_LUT4_I3_O O=n966_LUT4_I3_O_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n1006(0) I1=n1006(1) I2=n1006(2) I3=n966_LUT4_I3_O O=n966_LUT4_I3_O_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=n1008(1) D=n966_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4509.1-4514.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=n853(0) D=n866_LUT4_I1_I2_LUT4_O_I3_LUT4_I3_O(0) QCK=$iopadmap$clock_c QEN=n2091 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4377.1-4382.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n988 I3=n2062 O=n992_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n988 D=n988_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4539.1-4544.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n853(0) I3=n2062 O=n988_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n992 I3=n2062 O=n996_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n992 D=n992_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4545.1-4550.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n1019 I1=n1019 I2=n996 I3=n2062 O=n1000_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=n996 D=n996_ff_CQZ_D QCK=$iopadmap$clock_c QEN=n2059 QRT=n1019 QST=n1019 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/cf_fft_256_8/rtl/cf_fft_256_8.v:4551.1-4556.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=n26_LUT4_I2_I3 I1=n17(0) I2=n14(1) I3=n2062 O=n26_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=n1019 I1=n1019 I2=n2062 I3=n14(1) O=sync_i_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=n1019 I1=sync_i_LUT4_I3_O I2=n11(4) I3=n29_LUT4_I1_I0 O=sync_i_LUT4_I3_O_LUT4_I1_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=sync_i_LUT4_I3_O I2=n11(1) I3=n11(0) O=sync_i_LUT4_I3_O_LUT4_I1_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=n1019 I1=n1019 I2=sync_i_LUT4_I3_O I3=n29_LUT4_I3_O O=sync_i_LUT4_I3_O_LUT4_I1_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n1019 I1=n1019 I2=sync_i_LUT4_I3_O I3=sync_i_LUT4_I3_O_LUT4_I2_1_I3 O=sync_i_LUT4_I3_O_LUT4_I1_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n11(0) I1=n11(1) I2=n11(2) I3=n11(3) O=sync_i_LUT4_I3_O_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=n1019 I1=n1019 I2=sync_i_LUT4_I3_O I3=n11(0) O=sync_i_LUT4_I3_O_LUT4_I1_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=n29_LUT4_I1_I0 I1=n11(4) I2=n11(5) I3=sync_i_LUT4_I3_O O=sync_i_LUT4_I3_O_LUT4_I1_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=n11(0) I1=n11(1) I2=n11(2) I3=sync_i_LUT4_I3_O O=sync_i_LUT4_I3_O_LUT4_I1_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.end diff --git a/BENCHMARK/cf_fft_256_8/rtl/cf_fft_256_8.v b/BENCHMARK/cf_fft_256_8/rtl/cf_fft_256_8.v new file mode 100644 index 00000000..c12ce4c9 --- /dev/null +++ b/BENCHMARK/cf_fft_256_8/rtl/cf_fft_256_8.v @@ -0,0 +1,5959 @@ +// +// Copyright (c) 2003 Launchbird Design Systems, Inc. +// All rights reserved. +// +// Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: +// Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. +// Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, +// INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. +// IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, +// OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; +// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// +// +// Overview: +// +// Performs a radix 2 Fast Fourier Transform. +// The FFT architecture is pipelined on a rank basis; each rank has its own butterfly and ranks are +// isolated from each other using memory interleavers. This FFT can perform calcualations on continuous +// streaming data (one data set right after another). More over, inputs and outputs are passed in pairs, +// doubling the bandwidth. For instance, a 2048 point FFT can perform a transform every 1024 cycles. +// +// Interface: +// +// Synchronization: +// clock_c : Clock input. +// enable_i : Synchronous enable. +// reset_i : Synchronous reset. +// +// Inputs: +// sync_i : Input sync pulse must occur one frame prior to data input. +// data_0_i : Input data 0. Width is 2 * precision. Real on the left, imag on the right. +// data_1_i : Input data 1. Width is 2 * precision. Real on the left, imag on the right. +// +// Outputs: +// sync_o : Output sync pulse occurs one frame before data output. +// data_0_o : Output data 0. Width is 2 * precision. Real on the left, imag on the right. +// data_1_o : Output data 1. Width is 2 * precision. Real on the left, imag on the right. +// +// Built In Parameters: +// +// FFT Points = 256 +// Precision = 8 +// +// +// +// +// Generated by Confluence 0.3.0 -- Launchbird Design Systems, Inc. -- www.launchbird.com +// +// Interface +// +// Build Name : cf_fft_256_8 +// Clock Domains : clock_c +// Input : enable_i(1) +// Input : reset_i(1) +// Input : sync_i(1) +// Input : data_0_i(16) +// Input : data_1_i(16) +// Output : sync_o(1) +// Output : data_0_o(16) +// Output : data_1_o(16) +// +// +// + +module cf_fft_256_8 (clock_c, enable_i, reset_i, sync_i, data_0_i, data_1_i, sync_o, data_0_o, data_1_o); +input clock_c; +input enable_i; +input reset_i; +input sync_i; +input [15:0] data_0_i; +input [15:0] data_1_i; +output sync_o; +output [15:0] data_0_o; +output [15:0] data_1_o; +wire [6:0] n4; +wire [6:0] n7; +wire n8; +wire [6:0] n12; +wire n13; +wire [1:0] n14; +wire n15; +wire [2:0] n17; +wire n18; +wire n19; +wire n27; +wire [31:0] n28; +wire n29; +wire n30; +wire [5:0] n31; +wire [5:0] n32; +wire [5:0] n33; +wire [5:0] n36; +wire [1:0] n41; +wire n42; +wire n43; +wire n47; +wire n53; +wire [1:0] n54; +wire [2:0] n55; +wire [3:0] n56; +wire [4:0] n57; +wire [5:0] n58; +wire n59; +wire n60; +wire n65; +wire [31:0] n73; +wire [5:0] n75; +wire [1:0] n80; +wire n81; +wire n82; +wire n86; +wire n98; +wire n102; +wire [31:0] n110; +wire [1:0] n111; +wire [2:0] n113; +wire n114; +wire n115; +wire [15:0] n119; +wire [15:0] n120; +wire [15:0] n121; +wire [15:0] n122; +wire [15:0] n123; +wire [15:0] n124; +wire [6:0] n126; +wire n130; +wire [1:0] n131; +wire [2:0] n133; +wire n134; +wire n135; +wire n143; +wire [7:0] n149; +wire [7:0] n150; +wire [7:0] n155; +wire [7:0] n156; +wire [7:0] n177; +wire [7:0] n178; +wire [15:0] n179; +wire [7:0] n180; +wire [15:0] n185; +wire [7:0] n186; +wire [7:0] n191; +wire [15:0] n196; +wire [7:0] n197; +wire [15:0] n202; +wire [7:0] n203; +wire [7:0] n208; +wire [7:0] n213; +wire [7:0] n214; +wire [15:0] n215; +wire [7:0] n220; +wire [7:0] n221; +wire [15:0] n222; +wire [31:0] n227; +wire [5:0] n244; +wire n261; +wire n278; +wire [5:0] n280; +wire [1:0] n285; +wire n286; +wire n287; +wire n291; +wire n296; +wire [1:0] n297; +wire [2:0] n298; +wire [3:0] n299; +wire [4:0] n300; +wire [5:0] n301; +wire n302; +wire n303; +wire n307; +wire [31:0] n315; +wire [5:0] n317; +wire [1:0] n322; +wire n323; +wire n324; +wire n328; +wire n340; +wire n344; +wire [31:0] n352; +wire [1:0] n353; +wire [2:0] n355; +wire n356; +wire n357; +wire [15:0] n361; +wire [15:0] n362; +wire [15:0] n363; +wire [15:0] n364; +wire [15:0] n365; +wire [15:0] n366; +wire [6:0] n368; +wire n372; +wire [1:0] n373; +wire [2:0] n375; +wire n376; +wire n377; +wire n385; +wire n386; +wire [7:0] n391; +wire [7:0] n392; +wire [7:0] n397; +wire [7:0] n398; +wire [7:0] n418; +wire [7:0] n419; +wire [15:0] n420; +wire [7:0] n421; +wire [15:0] n426; +wire [7:0] n427; +wire [7:0] n432; +wire [15:0] n437; +wire [7:0] n438; +wire [15:0] n443; +wire [7:0] n444; +wire [7:0] n449; +wire [7:0] n454; +wire [7:0] n455; +wire [15:0] n456; +wire [7:0] n461; +wire [7:0] n462; +wire [15:0] n463; +wire [31:0] n468; +wire [5:0] n485; +wire n502; +wire n519; +wire [5:0] n521; +wire [1:0] n526; +wire n527; +wire n528; +wire n532; +wire n537; +wire [1:0] n538; +wire [2:0] n539; +wire [3:0] n540; +wire [4:0] n541; +wire [5:0] n542; +wire n543; +wire n544; +wire n548; +wire [31:0] n556; +wire [5:0] n558; +wire [1:0] n563; +wire n564; +wire n565; +wire n569; +wire n581; +wire n585; +wire [31:0] n593; +wire [1:0] n594; +wire [2:0] n596; +wire n597; +wire n598; +wire [15:0] n602; +wire [15:0] n603; +wire [15:0] n604; +wire [15:0] n605; +wire [15:0] n606; +wire [15:0] n607; +wire [6:0] n609; +wire n613; +wire [1:0] n614; +wire [2:0] n616; +wire n617; +wire n618; +wire n626; +wire [1:0] n627; +wire [7:0] n632; +wire [7:0] n633; +wire [7:0] n638; +wire [7:0] n639; +wire [7:0] n659; +wire [7:0] n660; +wire [15:0] n661; +wire [7:0] n662; +wire [15:0] n667; +wire [7:0] n668; +wire [7:0] n673; +wire [15:0] n678; +wire [7:0] n679; +wire [15:0] n684; +wire [7:0] n685; +wire [7:0] n690; +wire [7:0] n695; +wire [7:0] n696; +wire [15:0] n697; +wire [7:0] n702; +wire [7:0] n703; +wire [15:0] n704; +wire [31:0] n709; +wire [5:0] n726; +wire n743; +wire n760; +wire [5:0] n762; +wire [1:0] n767; +wire n768; +wire n769; +wire n773; +wire n778; +wire [1:0] n779; +wire [2:0] n780; +wire [3:0] n781; +wire [4:0] n782; +wire [5:0] n783; +wire n784; +wire n785; +wire n789; +wire [31:0] n797; +wire [5:0] n799; +wire [1:0] n804; +wire n805; +wire n806; +wire n810; +wire n822; +wire n826; +wire [31:0] n834; +wire [1:0] n835; +wire [2:0] n837; +wire n838; +wire n839; +wire [15:0] n843; +wire [15:0] n844; +wire [15:0] n845; +wire [15:0] n846; +wire [15:0] n847; +wire [15:0] n848; +wire [6:0] n850; +wire n854; +wire [1:0] n855; +wire [2:0] n857; +wire n858; +wire n859; +wire n867; +wire [2:0] n868; +wire [7:0] n873; +wire [7:0] n874; +wire [7:0] n879; +wire [7:0] n880; +wire [7:0] n900; +wire [7:0] n901; +wire [15:0] n902; +wire [7:0] n903; +wire [15:0] n908; +wire [7:0] n909; +wire [7:0] n914; +wire [15:0] n919; +wire [7:0] n920; +wire [15:0] n925; +wire [7:0] n926; +wire [7:0] n931; +wire [7:0] n936; +wire [7:0] n937; +wire [15:0] n938; +wire [7:0] n943; +wire [7:0] n944; +wire [15:0] n945; +wire [31:0] n950; +wire [5:0] n967; +wire n984; +wire n1001; +wire [5:0] n1003; +wire [1:0] n1008; +wire n1009; +wire n1010; +wire n1014; +wire n1019; +wire [1:0] n1020; +wire [2:0] n1021; +wire [3:0] n1022; +wire [4:0] n1023; +wire [5:0] n1024; +wire n1025; +wire n1026; +wire n1030; +wire [31:0] n1038; +wire [5:0] n1040; +wire [1:0] n1045; +wire n1046; +wire n1047; +wire n1051; +wire n1063; +wire n1067; +wire [31:0] n1075; +wire [1:0] n1076; +wire [2:0] n1078; +wire n1079; +wire n1080; +wire [15:0] n1084; +wire [15:0] n1085; +wire [15:0] n1086; +wire [15:0] n1087; +wire [15:0] n1088; +wire [15:0] n1089; +wire [6:0] n1091; +wire n1095; +wire [1:0] n1096; +wire [2:0] n1098; +wire n1099; +wire n1100; +wire n1108; +wire [3:0] n1109; +wire [7:0] n1114; +wire [7:0] n1115; +wire [7:0] n1120; +wire [7:0] n1121; +wire [7:0] n1141; +wire [7:0] n1142; +wire [15:0] n1143; +wire [7:0] n1144; +wire [15:0] n1149; +wire [7:0] n1150; +wire [7:0] n1155; +wire [15:0] n1160; +wire [7:0] n1161; +wire [15:0] n1166; +wire [7:0] n1167; +wire [7:0] n1172; +wire [7:0] n1177; +wire [7:0] n1178; +wire [15:0] n1179; +wire [7:0] n1184; +wire [7:0] n1185; +wire [15:0] n1186; +wire [31:0] n1191; +wire [5:0] n1208; +wire n1225; +wire n1242; +wire [5:0] n1244; +wire [1:0] n1249; +wire n1250; +wire n1251; +wire n1255; +wire n1260; +wire [1:0] n1261; +wire [2:0] n1262; +wire [3:0] n1263; +wire [4:0] n1264; +wire [5:0] n1265; +wire n1266; +wire n1267; +wire n1271; +wire [31:0] n1279; +wire [5:0] n1281; +wire [1:0] n1286; +wire n1287; +wire n1288; +wire n1292; +wire n1304; +wire n1308; +wire [31:0] n1316; +wire [1:0] n1317; +wire [2:0] n1319; +wire n1320; +wire n1321; +wire [15:0] n1325; +wire [15:0] n1326; +wire [15:0] n1327; +wire [15:0] n1328; +wire [15:0] n1329; +wire [15:0] n1330; +wire [6:0] n1332; +wire n1336; +wire [1:0] n1337; +wire [2:0] n1339; +wire n1340; +wire n1341; +wire n1349; +wire [4:0] n1350; +wire [7:0] n1355; +wire [7:0] n1356; +wire [7:0] n1361; +wire [7:0] n1362; +wire [7:0] n1382; +wire [7:0] n1383; +wire [15:0] n1384; +wire [7:0] n1385; +wire [15:0] n1390; +wire [7:0] n1391; +wire [7:0] n1396; +wire [15:0] n1401; +wire [7:0] n1402; +wire [15:0] n1407; +wire [7:0] n1408; +wire [7:0] n1413; +wire [7:0] n1418; +wire [7:0] n1419; +wire [15:0] n1420; +wire [7:0] n1425; +wire [7:0] n1426; +wire [15:0] n1427; +wire [31:0] n1432; +wire [5:0] n1449; +wire n1466; +wire n1483; +wire [5:0] n1485; +wire [1:0] n1490; +wire n1491; +wire n1492; +wire n1496; +wire n1501; +wire [1:0] n1502; +wire [2:0] n1503; +wire [3:0] n1504; +wire [4:0] n1505; +wire [5:0] n1506; +wire n1507; +wire n1508; +wire n1512; +wire [31:0] n1520; +wire [5:0] n1522; +wire [1:0] n1527; +wire n1528; +wire n1529; +wire n1533; +wire n1545; +wire n1549; +wire [31:0] n1557; +wire [1:0] n1558; +wire [2:0] n1560; +wire n1561; +wire n1562; +wire [15:0] n1566; +wire [15:0] n1567; +wire [15:0] n1568; +wire [15:0] n1569; +wire [15:0] n1570; +wire [15:0] n1571; +wire [6:0] n1573; +wire n1577; +wire [1:0] n1578; +wire [2:0] n1580; +wire n1581; +wire n1582; +wire n1590; +wire [5:0] n1591; +wire [7:0] n1596; +wire [7:0] n1597; +wire [7:0] n1602; +wire [7:0] n1603; +wire [7:0] n1623; +wire [7:0] n1624; +wire [15:0] n1625; +wire [7:0] n1626; +wire [15:0] n1631; +wire [7:0] n1632; +wire [7:0] n1637; +wire [15:0] n1642; +wire [7:0] n1643; +wire [15:0] n1648; +wire [7:0] n1649; +wire [7:0] n1654; +wire [7:0] n1659; +wire [7:0] n1660; +wire [15:0] n1661; +wire [7:0] n1666; +wire [7:0] n1667; +wire [15:0] n1668; +wire [31:0] n1673; +wire [5:0] n1690; +wire n1707; +wire n1724; +wire [5:0] n1726; +wire [1:0] n1731; +wire n1732; +wire n1733; +wire n1737; +wire n1742; +wire [1:0] n1743; +wire [2:0] n1744; +wire [3:0] n1745; +wire [4:0] n1746; +wire [5:0] n1747; +wire n1748; +wire n1749; +wire n1753; +wire [31:0] n1761; +wire [5:0] n1763; +wire [1:0] n1768; +wire n1769; +wire n1770; +wire n1774; +wire n1786; +wire n1790; +wire [31:0] n1798; +wire [1:0] n1799; +wire [2:0] n1801; +wire n1802; +wire n1803; +wire [15:0] n1807; +wire [15:0] n1808; +wire [15:0] n1809; +wire [15:0] n1810; +wire [15:0] n1811; +wire [15:0] n1812; +wire [6:0] n1814; +wire n1818; +wire [1:0] n1819; +wire [2:0] n1821; +wire n1822; +wire n1823; +wire n1831; +wire [6:0] n1832; +wire [7:0] n1837; +wire [7:0] n1838; +wire [7:0] n1843; +wire [7:0] n1844; +wire [7:0] n1864; +wire [7:0] n1865; +wire [15:0] n1866; +wire [7:0] n1867; +wire [15:0] n1872; +wire [7:0] n1873; +wire [7:0] n1878; +wire [15:0] n1883; +wire [7:0] n1884; +wire [15:0] n1889; +wire [7:0] n1890; +wire [7:0] n1895; +wire [7:0] n1900; +wire [7:0] n1901; +wire [15:0] n1902; +wire [7:0] n1907; +wire [7:0] n1908; +wire [15:0] n1909; +wire [31:0] n1914; +wire [5:0] n1931; +wire n1948; +wire n1965; +wire [5:0] n1967; +wire [1:0] n1972; +wire n1973; +wire n1974; +wire n1978; +wire n1983; +wire [1:0] n1984; +wire [2:0] n1985; +wire [3:0] n1986; +wire [4:0] n1987; +wire [5:0] n1988; +wire n1989; +wire n1990; +wire n1994; +wire [31:0] n2002; +wire [5:0] n2004; +wire [1:0] n2009; +wire n2010; +wire n2011; +wire n2015; +wire n2027; +wire n2031; +wire [31:0] n2039; +wire [1:0] n2040; +wire [2:0] n2042; +wire n2043; +wire n2044; +wire [15:0] n2048; +wire [15:0] n2049; +wire [15:0] n2050; +wire [15:0] n2051; +wire [15:0] n2052; +wire [15:0] n2053; +wire n2059; +wire n2060; +wire n2061; +wire n2062; +wire n2063; +wire n2064; +wire n2065; +wire n2066; +wire n2067; +wire n2068; +wire n2069; +wire n2070; +wire n2071; +wire n2072; +wire n2073; +wire n2074; +wire n2075; +wire n2076; +wire n2077; +wire n2078; +wire n2079; +wire n2080; +wire n2081; +wire n2082; +wire n2083; +wire n2084; +wire n2085; +wire n2086; +wire n2087; +wire n2088; +wire n2089; +wire n2090; +wire n2091; +wire n2092; +wire n2093; +wire n2094; +wire n2095; +wire n2096; +wire n2097; +wire n2098; +wire n2099; +wire n2100; +wire n2101; +wire n2102; +wire n2103; +wire n2104; +wire n2105; +wire n2106; +wire n2107; +wire n2108; +wire n2109; +wire n2110; +wire n2111; +wire n2112; +wire n2113; +wire n2114; +wire n2115; +wire n2116; +reg [6:0] n11; +reg n22; +reg n26; +reg [5:0] n39; +reg n46; +reg n51; +wire [31:0] n64; +reg [5:0] n64ra; +reg [31:0] n64m ; +wire [31:0] n68; +reg [5:0] n68ra; +reg [31:0] n68m ; +reg n72; +reg [5:0] n78; +reg n85; +wire [31:0] n101; +reg [5:0] n101ra; +reg [31:0] n101m ; +wire [31:0] n105; +reg [5:0] n105ra; +reg [31:0] n105m ; +reg n109; +reg n118; +reg [6:0] n129; +reg n138; +reg n142; +reg [15:0] n148; +reg [15:0] n154; +reg [7:0] n161; +reg [7:0] n165; +reg [7:0] n169; +reg [7:0] n173; +reg [15:0] n176; +reg [7:0] n184; +reg [7:0] n190; +reg [7:0] n195; +reg [7:0] n201; +reg [7:0] n207; +reg [7:0] n212; +reg [15:0] n219; +reg [15:0] n226; +reg n231; +reg n235; +reg n239; +reg n243; +reg [5:0] n248; +reg [5:0] n252; +reg [5:0] n256; +reg [5:0] n260; +reg n265; +reg n269; +reg n273; +reg n277; +reg [5:0] n283; +reg n290; +reg n295; +wire [31:0] n306; +reg [5:0] n306ra; +reg [31:0] n306m ; +wire [31:0] n310; +reg [5:0] n310ra; +reg [31:0] n310m ; +reg n314; +reg [5:0] n320; +reg n327; +wire [31:0] n343; +reg [5:0] n343ra; +reg [31:0] n343m ; +wire [31:0] n347; +reg [5:0] n347ra; +reg [31:0] n347m ; +reg n351; +reg n360; +reg [6:0] n371; +reg n380; +reg n384; +reg [15:0] n390; +reg [15:0] n396; +reg [7:0] n402; +reg [7:0] n406; +reg [7:0] n410; +reg [7:0] n414; +reg [15:0] n417; +reg [7:0] n425; +reg [7:0] n431; +reg [7:0] n436; +reg [7:0] n442; +reg [7:0] n448; +reg [7:0] n453; +reg [15:0] n460; +reg [15:0] n467; +reg n472; +reg n476; +reg n480; +reg n484; +reg [5:0] n489; +reg [5:0] n493; +reg [5:0] n497; +reg [5:0] n501; +reg n506; +reg n510; +reg n514; +reg n518; +reg [5:0] n524; +reg n531; +reg n536; +wire [31:0] n547; +reg [5:0] n547ra; +reg [31:0] n547m ; +wire [31:0] n551; +reg [5:0] n551ra; +reg [31:0] n551m ; +reg n555; +reg [5:0] n561; +reg n568; +wire [31:0] n584; +reg [5:0] n584ra; +reg [31:0] n584m ; +wire [31:0] n588; +reg [5:0] n588ra; +reg [31:0] n588m ; +reg n592; +reg n601; +reg [6:0] n612; +reg n621; +reg n625; +reg [15:0] n631; +reg [15:0] n637; +reg [7:0] n643; +reg [7:0] n647; +reg [7:0] n651; +reg [7:0] n655; +reg [15:0] n658; +reg [7:0] n666; +reg [7:0] n672; +reg [7:0] n677; +reg [7:0] n683; +reg [7:0] n689; +reg [7:0] n694; +reg [15:0] n701; +reg [15:0] n708; +reg n713; +reg n717; +reg n721; +reg n725; +reg [5:0] n730; +reg [5:0] n734; +reg [5:0] n738; +reg [5:0] n742; +reg n747; +reg n751; +reg n755; +reg n759; +reg [5:0] n765; +reg n772; +reg n777; +wire [31:0] n788; +reg [5:0] n788ra; +reg [31:0] n788m ; +wire [31:0] n792; +reg [5:0] n792ra; +reg [31:0] n792m ; +reg n796; +reg [5:0] n802; +reg n809; +wire [31:0] n825; +reg [5:0] n825ra; +reg [31:0] n825m ; +wire [31:0] n829; +reg [5:0] n829ra; +reg [31:0] n829m ; +reg n833; +reg n842; +reg [6:0] n853; +reg n862; +reg n866; +reg [15:0] n872; +reg [15:0] n878; +reg [7:0] n884; +reg [7:0] n888; +reg [7:0] n892; +reg [7:0] n896; +reg [15:0] n899; +reg [7:0] n907; +reg [7:0] n913; +reg [7:0] n918; +reg [7:0] n924; +reg [7:0] n930; +reg [7:0] n935; +reg [15:0] n942; +reg [15:0] n949; +reg n954; +reg n958; +reg n962; +reg n966; +reg [5:0] n971; +reg [5:0] n975; +reg [5:0] n979; +reg [5:0] n983; +reg n988; +reg n992; +reg n996; +reg n1000; +reg [5:0] n1006; +reg n1013; +reg n1018; +wire [31:0] n1029; +reg [5:0] n1029ra; +reg [31:0] n1029m ; +wire [31:0] n1033; +reg [5:0] n1033ra; +reg [31:0] n1033m ; +reg n1037; +reg [5:0] n1043; +reg n1050; +wire [31:0] n1066; +reg [5:0] n1066ra; +reg [31:0] n1066m ; +wire [31:0] n1070; +reg [5:0] n1070ra; +reg [31:0] n1070m ; +reg n1074; +reg n1083; +reg [6:0] n1094; +reg n1103; +reg n1107; +reg [15:0] n1113; +reg [15:0] n1119; +reg [7:0] n1125; +reg [7:0] n1129; +reg [7:0] n1133; +reg [7:0] n1137; +reg [15:0] n1140; +reg [7:0] n1148; +reg [7:0] n1154; +reg [7:0] n1159; +reg [7:0] n1165; +reg [7:0] n1171; +reg [7:0] n1176; +reg [15:0] n1183; +reg [15:0] n1190; +reg n1195; +reg n1199; +reg n1203; +reg n1207; +reg [5:0] n1212; +reg [5:0] n1216; +reg [5:0] n1220; +reg [5:0] n1224; +reg n1229; +reg n1233; +reg n1237; +reg n1241; +reg [5:0] n1247; +reg n1254; +reg n1259; +wire [31:0] n1270; +reg [5:0] n1270ra; +reg [31:0] n1270m ; +wire [31:0] n1274; +reg [5:0] n1274ra; +reg [31:0] n1274m ; +reg n1278; +reg [5:0] n1284; +reg n1291; +wire [31:0] n1307; +reg [5:0] n1307ra; +reg [31:0] n1307m ; +wire [31:0] n1311; +reg [5:0] n1311ra; +reg [31:0] n1311m ; +reg n1315; +reg n1324; +reg [6:0] n1335; +reg n1344; +reg n1348; +reg [15:0] n1354; +reg [15:0] n1360; +reg [7:0] n1366; +reg [7:0] n1370; +reg [7:0] n1374; +reg [7:0] n1378; +reg [15:0] n1381; +reg [7:0] n1389; +reg [7:0] n1395; +reg [7:0] n1400; +reg [7:0] n1406; +reg [7:0] n1412; +reg [7:0] n1417; +reg [15:0] n1424; +reg [15:0] n1431; +reg n1436; +reg n1440; +reg n1444; +reg n1448; +reg [5:0] n1453; +reg [5:0] n1457; +reg [5:0] n1461; +reg [5:0] n1465; +reg n1470; +reg n1474; +reg n1478; +reg n1482; +reg [5:0] n1488; +reg n1495; +reg n1500; +wire [31:0] n1511; +reg [5:0] n1511ra; +reg [31:0] n1511m ; +wire [31:0] n1515; +reg [5:0] n1515ra; +reg [31:0] n1515m ; +reg n1519; +reg [5:0] n1525; +reg n1532; +wire [31:0] n1548; +reg [5:0] n1548ra; +reg [31:0] n1548m ; +wire [31:0] n1552; +reg [5:0] n1552ra; +reg [31:0] n1552m ; +reg n1556; +reg n1565; +reg [6:0] n1576; +reg n1585; +reg n1589; +reg [15:0] n1595; +reg [15:0] n1601; +reg [7:0] n1607; +reg [7:0] n1611; +reg [7:0] n1615; +reg [7:0] n1619; +reg [15:0] n1622; +reg [7:0] n1630; +reg [7:0] n1636; +reg [7:0] n1641; +reg [7:0] n1647; +reg [7:0] n1653; +reg [7:0] n1658; +reg [15:0] n1665; +reg [15:0] n1672; +reg n1677; +reg n1681; +reg n1685; +reg n1689; +reg [5:0] n1694; +reg [5:0] n1698; +reg [5:0] n1702; +reg [5:0] n1706; +reg n1711; +reg n1715; +reg n1719; +reg n1723; +reg [5:0] n1729; +reg n1736; +reg n1741; +wire [31:0] n1752; +reg [5:0] n1752ra; +reg [31:0] n1752m ; +wire [31:0] n1756; +reg [5:0] n1756ra; +reg [31:0] n1756m ; +reg n1760; +reg [5:0] n1766; +reg n1773; +wire [31:0] n1789; +reg [5:0] n1789ra; +reg [31:0] n1789m ; +wire [31:0] n1793; +reg [5:0] n1793ra; +reg [31:0] n1793m ; +reg n1797; +reg n1806; +reg [6:0] n1817; +reg n1826; +reg n1830; +reg [15:0] n1836; +reg [15:0] n1842; +reg [7:0] n1848; +reg [7:0] n1852; +reg [7:0] n1856; +reg [7:0] n1860; +reg [15:0] n1863; +reg [7:0] n1871; +reg [7:0] n1877; +reg [7:0] n1882; +reg [7:0] n1888; +reg [7:0] n1894; +reg [7:0] n1899; +reg [15:0] n1906; +reg [15:0] n1913; +reg n1918; +reg n1922; +reg n1926; +reg n1930; +reg [5:0] n1935; +reg [5:0] n1939; +reg [5:0] n1943; +reg [5:0] n1947; +reg n1952; +reg n1956; +reg n1960; +reg n1964; +reg [5:0] n1970; +reg n1977; +reg n1982; +wire [31:0] n1993; +reg [5:0] n1993ra; +reg [31:0] n1993m ; +wire [31:0] n1997; +reg [5:0] n1997ra; +reg [31:0] n1997m ; +reg n2001; +reg [5:0] n2007; +reg n2014; +wire [31:0] n2030; +reg [5:0] n2030ra; +reg [31:0] n2030m ; +wire [31:0] n2034; +reg [5:0] n2034ra; +reg [31:0] n2034m ; +reg n2038; +reg n2047; +assign n4 = 7'b0000001; +assign n7 = n11 + n4; +assign n8 = 1'b0; +assign n12 = 7'b1111111; +assign n13 = n11 == n12; +assign n14 = {sync_i, n13}; +assign n15 = 1'b1; +assign n17 = {n14, n22}; +assign n18 = + n17 == 3'b000 ? n8 : + n17 == 3'b010 ? n8 : + n17 == 3'b100 ? n15 : + n17 == 3'b110 ? n15 : + n17 == 3'b001 ? n15 : + n17 == 3'b011 ? n8 : + n17 == 3'b101 ? n15 : + n15; +assign n19 = + n17 == 3'b000 ? n8 : + n17 == 3'b010 ? n8 : + n17 == 3'b100 ? n15 : + n17 == 3'b110 ? n15 : + n17 == 3'b001 ? n15 : + n17 == 3'b011 ? n8 : + n17 == 3'b101 ? n15 : + n15; +assign n27 = n26 & n13; +assign n28 = {data_0_i, data_1_i}; +assign n29 = n11[6]; +assign n30 = ~n29; +assign n31 = {n11[5], + n11[4], + n11[3], + n11[2], + n11[1], + n11[0]}; +assign n32 = {n31[0], + n31[1], + n31[2], + n31[3], + n31[4], + n31[5]}; +assign n33 = 6'b000001; +assign n36 = n39 + n33; +assign n41 = {n27, n46}; +assign n42 = + n41 == 2'b00 ? n8 : + n41 == 2'b10 ? n8 : + n41 == 2'b01 ? n15 : + n15; +assign n43 = + n41 == 2'b00 ? n8 : + n41 == 2'b10 ? n15 : + n41 == 2'b01 ? n15 : + n8; +assign n47 = ~n42; +assign n53 = n8; +assign n54 = {n8, n53}; +assign n55 = {n8, n54}; +assign n56 = {n8, n55}; +assign n57 = {n8, n56}; +assign n58 = {n8, n57}; +assign n59 = n39 == n58; +assign n60 = n30 & n47; +assign n65 = n30 & n42; +assign n73 = + n72 == 1'b0 ? n64 : + n68; +assign n75 = n78 + n33; +assign n80 = {n27, n85}; +assign n81 = + n80 == 2'b00 ? n8 : + n80 == 2'b10 ? n8 : + n80 == 2'b01 ? n15 : + n15; +assign n82 = + n80 == 2'b00 ? n8 : + n80 == 2'b10 ? n15 : + n80 == 2'b01 ? n15 : + n8; +assign n86 = ~n81; +assign n98 = n29 & n86; +assign n102 = n29 & n81; +assign n110 = + n109 == 1'b0 ? n101 : + n105; +assign n111 = {n59, n51}; +assign n113 = {n111, n118}; +assign n114 = + n113 == 3'b000 ? n8 : + n113 == 3'b010 ? n8 : + n113 == 3'b100 ? n8 : + n113 == 3'b110 ? n8 : + n113 == 3'b001 ? n15 : + n113 == 3'b011 ? n15 : + n113 == 3'b101 ? n15 : + n15; +assign n115 = + n113 == 3'b000 ? n8 : + n113 == 3'b010 ? n8 : + n113 == 3'b100 ? n15 : + n113 == 3'b110 ? n8 : + n113 == 3'b001 ? n15 : + n113 == 3'b011 ? n8 : + n113 == 3'b101 ? n15 : + n8; +assign n119 = {n73[31], + n73[30], + n73[29], + n73[28], + n73[27], + n73[26], + n73[25], + n73[24], + n73[23], + n73[22], + n73[21], + n73[20], + n73[19], + n73[18], + n73[17], + n73[16]}; +assign n120 = {n73[15], + n73[14], + n73[13], + n73[12], + n73[11], + n73[10], + n73[9], + n73[8], + n73[7], + n73[6], + n73[5], + n73[4], + n73[3], + n73[2], + n73[1], + n73[0]}; +assign n121 = {n110[31], + n110[30], + n110[29], + n110[28], + n110[27], + n110[26], + n110[25], + n110[24], + n110[23], + n110[22], + n110[21], + n110[20], + n110[19], + n110[18], + n110[17], + n110[16]}; +assign n122 = {n110[15], + n110[14], + n110[13], + n110[12], + n110[11], + n110[10], + n110[9], + n110[8], + n110[7], + n110[6], + n110[5], + n110[4], + n110[3], + n110[2], + n110[1], + n110[0]}; +assign n123 = + n114 == 1'b0 ? n119 : + n120; +assign n124 = + n114 == 1'b0 ? n121 : + n122; +assign n126 = n129 + n4; +assign n130 = n129 == n12; +assign n131 = {n51, n130}; +assign n133 = {n131, n138}; +assign n134 = + n133 == 3'b000 ? n8 : + n133 == 3'b010 ? n8 : + n133 == 3'b100 ? n15 : + n133 == 3'b110 ? n15 : + n133 == 3'b001 ? n15 : + n133 == 3'b011 ? n8 : + n133 == 3'b101 ? n15 : + n15; +assign n135 = + n133 == 3'b000 ? n8 : + n133 == 3'b010 ? n8 : + n133 == 3'b100 ? n15 : + n133 == 3'b110 ? n15 : + n133 == 3'b001 ? n15 : + n133 == 3'b011 ? n8 : + n133 == 3'b101 ? n15 : + n15; +assign n143 = n142 & n130; +assign n149 = {n148[15], + n148[14], + n148[13], + n148[12], + n148[11], + n148[10], + n148[9], + n148[8]}; +assign n150 = {n148[7], + n148[6], + n148[5], + n148[4], + n148[3], + n148[2], + n148[1], + n148[0]}; +assign n155 = {n154[15], + n154[14], + n154[13], + n154[12], + n154[11], + n154[10], + n154[9], + n154[8]}; +assign n156 = {n154[7], + n154[6], + n154[5], + n154[4], + n154[3], + n154[2], + n154[1], + n154[0]}; +assign n177 = {n176[15], + n176[14], + n176[13], + n176[12], + n176[11], + n176[10], + n176[9], + n176[8]}; +assign n178 = {n176[7], + n176[6], + n176[5], + n176[4], + n176[3], + n176[2], + n176[1], + n176[0]}; +assign n179 = {n155} * {n177}; +assign n180 = {n179[14], + n179[13], + n179[12], + n179[11], + n179[10], + n179[9], + n179[8], + n179[7]}; +assign n185 = {n156} * {n178}; +assign n186 = {n185[14], + n185[13], + n185[12], + n185[11], + n185[10], + n185[9], + n185[8], + n185[7]}; +assign n191 = n184 - n190; +assign n196 = {n155} * {n178}; +assign n197 = {n196[14], + n196[13], + n196[12], + n196[11], + n196[10], + n196[9], + n196[8], + n196[7]}; +assign n202 = {n156} * {n177}; +assign n203 = {n202[14], + n202[13], + n202[12], + n202[11], + n202[10], + n202[9], + n202[8], + n202[7]}; +assign n208 = n201 + n207; +assign n213 = n165 + n195; +assign n214 = n173 + n212; +assign n215 = {n213, n214}; +assign n220 = n165 - n195; +assign n221 = n173 - n212; +assign n222 = {n220, n221}; +assign n227 = {n219, n226}; +assign n244 = {n129[6], + n129[5], + n129[4], + n129[3], + n129[2], + n129[1]}; +assign n261 = n129[0]; +assign n278 = ~n277; +assign n280 = n283 + n33; +assign n285 = {n243, n290}; +assign n286 = + n285 == 2'b00 ? n8 : + n285 == 2'b10 ? n8 : + n285 == 2'b01 ? n15 : + n15; +assign n287 = + n285 == 2'b00 ? n8 : + n285 == 2'b10 ? n15 : + n285 == 2'b01 ? n15 : + n8; +assign n291 = ~n286; +assign n296 = n8; +assign n297 = {n8, n296}; +assign n298 = {n8, n297}; +assign n299 = {n8, n298}; +assign n300 = {n8, n299}; +assign n301 = {n8, n300}; +assign n302 = n283 == n301; +assign n303 = n278 & n291; +assign n307 = n278 & n286; +assign n315 = + n314 == 1'b0 ? n306 : + n310; +assign n317 = n320 + n33; +assign n322 = {n243, n327}; +assign n323 = + n322 == 2'b00 ? n8 : + n322 == 2'b10 ? n8 : + n322 == 2'b01 ? n15 : + n15; +assign n324 = + n322 == 2'b00 ? n8 : + n322 == 2'b10 ? n15 : + n322 == 2'b01 ? n15 : + n8; +assign n328 = ~n323; +assign n340 = n277 & n328; +assign n344 = n277 & n323; +assign n352 = + n351 == 1'b0 ? n343 : + n347; +assign n353 = {n302, n295}; +assign n355 = {n353, n360}; +assign n356 = + n355 == 3'b000 ? n8 : + n355 == 3'b010 ? n8 : + n355 == 3'b100 ? n8 : + n355 == 3'b110 ? n8 : + n355 == 3'b001 ? n15 : + n355 == 3'b011 ? n15 : + n355 == 3'b101 ? n15 : + n15; +assign n357 = + n355 == 3'b000 ? n8 : + n355 == 3'b010 ? n8 : + n355 == 3'b100 ? n15 : + n355 == 3'b110 ? n8 : + n355 == 3'b001 ? n15 : + n355 == 3'b011 ? n8 : + n355 == 3'b101 ? n15 : + n8; +assign n361 = {n315[31], + n315[30], + n315[29], + n315[28], + n315[27], + n315[26], + n315[25], + n315[24], + n315[23], + n315[22], + n315[21], + n315[20], + n315[19], + n315[18], + n315[17], + n315[16]}; +assign n362 = {n315[15], + n315[14], + n315[13], + n315[12], + n315[11], + n315[10], + n315[9], + n315[8], + n315[7], + n315[6], + n315[5], + n315[4], + n315[3], + n315[2], + n315[1], + n315[0]}; +assign n363 = {n352[31], + n352[30], + n352[29], + n352[28], + n352[27], + n352[26], + n352[25], + n352[24], + n352[23], + n352[22], + n352[21], + n352[20], + n352[19], + n352[18], + n352[17], + n352[16]}; +assign n364 = {n352[15], + n352[14], + n352[13], + n352[12], + n352[11], + n352[10], + n352[9], + n352[8], + n352[7], + n352[6], + n352[5], + n352[4], + n352[3], + n352[2], + n352[1], + n352[0]}; +assign n365 = + n356 == 1'b0 ? n361 : + n362; +assign n366 = + n356 == 1'b0 ? n363 : + n364; +assign n368 = n371 + n4; +assign n372 = n371 == n12; +assign n373 = {n295, n372}; +assign n375 = {n373, n380}; +assign n376 = + n375 == 3'b000 ? n8 : + n375 == 3'b010 ? n8 : + n375 == 3'b100 ? n15 : + n375 == 3'b110 ? n15 : + n375 == 3'b001 ? n15 : + n375 == 3'b011 ? n8 : + n375 == 3'b101 ? n15 : + n15; +assign n377 = + n375 == 3'b000 ? n8 : + n375 == 3'b010 ? n8 : + n375 == 3'b100 ? n15 : + n375 == 3'b110 ? n15 : + n375 == 3'b001 ? n15 : + n375 == 3'b011 ? n8 : + n375 == 3'b101 ? n15 : + n15; +assign n385 = n384 & n372; +assign n386 = n371[6]; +assign n391 = {n390[15], + n390[14], + n390[13], + n390[12], + n390[11], + n390[10], + n390[9], + n390[8]}; +assign n392 = {n390[7], + n390[6], + n390[5], + n390[4], + n390[3], + n390[2], + n390[1], + n390[0]}; +assign n397 = {n396[15], + n396[14], + n396[13], + n396[12], + n396[11], + n396[10], + n396[9], + n396[8]}; +assign n398 = {n396[7], + n396[6], + n396[5], + n396[4], + n396[3], + n396[2], + n396[1], + n396[0]}; +assign n418 = {n417[15], + n417[14], + n417[13], + n417[12], + n417[11], + n417[10], + n417[9], + n417[8]}; +assign n419 = {n417[7], + n417[6], + n417[5], + n417[4], + n417[3], + n417[2], + n417[1], + n417[0]}; +assign n420 = {n397} * {n418}; +assign n421 = {n420[14], + n420[13], + n420[12], + n420[11], + n420[10], + n420[9], + n420[8], + n420[7]}; +assign n426 = {n398} * {n419}; +assign n427 = {n426[14], + n426[13], + n426[12], + n426[11], + n426[10], + n426[9], + n426[8], + n426[7]}; +assign n432 = n425 - n431; +assign n437 = {n397} * {n419}; +assign n438 = {n437[14], + n437[13], + n437[12], + n437[11], + n437[10], + n437[9], + n437[8], + n437[7]}; +assign n443 = {n398} * {n418}; +assign n444 = {n443[14], + n443[13], + n443[12], + n443[11], + n443[10], + n443[9], + n443[8], + n443[7]}; +assign n449 = n442 + n448; +assign n454 = n406 + n436; +assign n455 = n414 + n453; +assign n456 = {n454, n455}; +assign n461 = n406 - n436; +assign n462 = n414 - n453; +assign n463 = {n461, n462}; +assign n468 = {n460, n467}; +assign n485 = {n371[6], + n371[5], + n371[4], + n371[3], + n371[2], + n371[1]}; +assign n502 = n371[0]; +assign n519 = ~n518; +assign n521 = n524 + n33; +assign n526 = {n484, n531}; +assign n527 = + n526 == 2'b00 ? n8 : + n526 == 2'b10 ? n8 : + n526 == 2'b01 ? n15 : + n15; +assign n528 = + n526 == 2'b00 ? n8 : + n526 == 2'b10 ? n15 : + n526 == 2'b01 ? n15 : + n8; +assign n532 = ~n527; +assign n537 = n8; +assign n538 = {n8, n537}; +assign n539 = {n8, n538}; +assign n540 = {n8, n539}; +assign n541 = {n8, n540}; +assign n542 = {n8, n541}; +assign n543 = n524 == n542; +assign n544 = n519 & n532; +assign n548 = n519 & n527; +assign n556 = + n555 == 1'b0 ? n547 : + n551; +assign n558 = n561 + n33; +assign n563 = {n484, n568}; +assign n564 = + n563 == 2'b00 ? n8 : + n563 == 2'b10 ? n8 : + n563 == 2'b01 ? n15 : + n15; +assign n565 = + n563 == 2'b00 ? n8 : + n563 == 2'b10 ? n15 : + n563 == 2'b01 ? n15 : + n8; +assign n569 = ~n564; +assign n581 = n518 & n569; +assign n585 = n518 & n564; +assign n593 = + n592 == 1'b0 ? n584 : + n588; +assign n594 = {n543, n536}; +assign n596 = {n594, n601}; +assign n597 = + n596 == 3'b000 ? n8 : + n596 == 3'b010 ? n8 : + n596 == 3'b100 ? n8 : + n596 == 3'b110 ? n8 : + n596 == 3'b001 ? n15 : + n596 == 3'b011 ? n15 : + n596 == 3'b101 ? n15 : + n15; +assign n598 = + n596 == 3'b000 ? n8 : + n596 == 3'b010 ? n8 : + n596 == 3'b100 ? n15 : + n596 == 3'b110 ? n8 : + n596 == 3'b001 ? n15 : + n596 == 3'b011 ? n8 : + n596 == 3'b101 ? n15 : + n8; +assign n602 = {n556[31], + n556[30], + n556[29], + n556[28], + n556[27], + n556[26], + n556[25], + n556[24], + n556[23], + n556[22], + n556[21], + n556[20], + n556[19], + n556[18], + n556[17], + n556[16]}; +assign n603 = {n556[15], + n556[14], + n556[13], + n556[12], + n556[11], + n556[10], + n556[9], + n556[8], + n556[7], + n556[6], + n556[5], + n556[4], + n556[3], + n556[2], + n556[1], + n556[0]}; +assign n604 = {n593[31], + n593[30], + n593[29], + n593[28], + n593[27], + n593[26], + n593[25], + n593[24], + n593[23], + n593[22], + n593[21], + n593[20], + n593[19], + n593[18], + n593[17], + n593[16]}; +assign n605 = {n593[15], + n593[14], + n593[13], + n593[12], + n593[11], + n593[10], + n593[9], + n593[8], + n593[7], + n593[6], + n593[5], + n593[4], + n593[3], + n593[2], + n593[1], + n593[0]}; +assign n606 = + n597 == 1'b0 ? n602 : + n603; +assign n607 = + n597 == 1'b0 ? n604 : + n605; +assign n609 = n612 + n4; +assign n613 = n612 == n12; +assign n614 = {n536, n613}; +assign n616 = {n614, n621}; +assign n617 = + n616 == 3'b000 ? n8 : + n616 == 3'b010 ? n8 : + n616 == 3'b100 ? n15 : + n616 == 3'b110 ? n15 : + n616 == 3'b001 ? n15 : + n616 == 3'b011 ? n8 : + n616 == 3'b101 ? n15 : + n15; +assign n618 = + n616 == 3'b000 ? n8 : + n616 == 3'b010 ? n8 : + n616 == 3'b100 ? n15 : + n616 == 3'b110 ? n15 : + n616 == 3'b001 ? n15 : + n616 == 3'b011 ? n8 : + n616 == 3'b101 ? n15 : + n15; +assign n626 = n625 & n613; +assign n627 = {n612[6], + n612[5]}; +assign n632 = {n631[15], + n631[14], + n631[13], + n631[12], + n631[11], + n631[10], + n631[9], + n631[8]}; +assign n633 = {n631[7], + n631[6], + n631[5], + n631[4], + n631[3], + n631[2], + n631[1], + n631[0]}; +assign n638 = {n637[15], + n637[14], + n637[13], + n637[12], + n637[11], + n637[10], + n637[9], + n637[8]}; +assign n639 = {n637[7], + n637[6], + n637[5], + n637[4], + n637[3], + n637[2], + n637[1], + n637[0]}; +assign n659 = {n658[15], + n658[14], + n658[13], + n658[12], + n658[11], + n658[10], + n658[9], + n658[8]}; +assign n660 = {n658[7], + n658[6], + n658[5], + n658[4], + n658[3], + n658[2], + n658[1], + n658[0]}; +assign n661 = {n638} * {n659}; +assign n662 = {n661[14], + n661[13], + n661[12], + n661[11], + n661[10], + n661[9], + n661[8], + n661[7]}; +assign n667 = {n639} * {n660}; +assign n668 = {n667[14], + n667[13], + n667[12], + n667[11], + n667[10], + n667[9], + n667[8], + n667[7]}; +assign n673 = n666 - n672; +assign n678 = {n638} * {n660}; +assign n679 = {n678[14], + n678[13], + n678[12], + n678[11], + n678[10], + n678[9], + n678[8], + n678[7]}; +assign n684 = {n639} * {n659}; +assign n685 = {n684[14], + n684[13], + n684[12], + n684[11], + n684[10], + n684[9], + n684[8], + n684[7]}; +assign n690 = n683 + n689; +assign n695 = n647 + n677; +assign n696 = n655 + n694; +assign n697 = {n695, n696}; +assign n702 = n647 - n677; +assign n703 = n655 - n694; +assign n704 = {n702, n703}; +assign n709 = {n701, n708}; +assign n726 = {n612[6], + n612[5], + n612[4], + n612[3], + n612[2], + n612[1]}; +assign n743 = n612[0]; +assign n760 = ~n759; +assign n762 = n765 + n33; +assign n767 = {n725, n772}; +assign n768 = + n767 == 2'b00 ? n8 : + n767 == 2'b10 ? n8 : + n767 == 2'b01 ? n15 : + n15; +assign n769 = + n767 == 2'b00 ? n8 : + n767 == 2'b10 ? n15 : + n767 == 2'b01 ? n15 : + n8; +assign n773 = ~n768; +assign n778 = n8; +assign n779 = {n8, n778}; +assign n780 = {n8, n779}; +assign n781 = {n8, n780}; +assign n782 = {n8, n781}; +assign n783 = {n8, n782}; +assign n784 = n765 == n783; +assign n785 = n760 & n773; +assign n789 = n760 & n768; +assign n797 = + n796 == 1'b0 ? n788 : + n792; +assign n799 = n802 + n33; +assign n804 = {n725, n809}; +assign n805 = + n804 == 2'b00 ? n8 : + n804 == 2'b10 ? n8 : + n804 == 2'b01 ? n15 : + n15; +assign n806 = + n804 == 2'b00 ? n8 : + n804 == 2'b10 ? n15 : + n804 == 2'b01 ? n15 : + n8; +assign n810 = ~n805; +assign n822 = n759 & n810; +assign n826 = n759 & n805; +assign n834 = + n833 == 1'b0 ? n825 : + n829; +assign n835 = {n784, n777}; +assign n837 = {n835, n842}; +assign n838 = + n837 == 3'b000 ? n8 : + n837 == 3'b010 ? n8 : + n837 == 3'b100 ? n8 : + n837 == 3'b110 ? n8 : + n837 == 3'b001 ? n15 : + n837 == 3'b011 ? n15 : + n837 == 3'b101 ? n15 : + n15; +assign n839 = + n837 == 3'b000 ? n8 : + n837 == 3'b010 ? n8 : + n837 == 3'b100 ? n15 : + n837 == 3'b110 ? n8 : + n837 == 3'b001 ? n15 : + n837 == 3'b011 ? n8 : + n837 == 3'b101 ? n15 : + n8; +assign n843 = {n797[31], + n797[30], + n797[29], + n797[28], + n797[27], + n797[26], + n797[25], + n797[24], + n797[23], + n797[22], + n797[21], + n797[20], + n797[19], + n797[18], + n797[17], + n797[16]}; +assign n844 = {n797[15], + n797[14], + n797[13], + n797[12], + n797[11], + n797[10], + n797[9], + n797[8], + n797[7], + n797[6], + n797[5], + n797[4], + n797[3], + n797[2], + n797[1], + n797[0]}; +assign n845 = {n834[31], + n834[30], + n834[29], + n834[28], + n834[27], + n834[26], + n834[25], + n834[24], + n834[23], + n834[22], + n834[21], + n834[20], + n834[19], + n834[18], + n834[17], + n834[16]}; +assign n846 = {n834[15], + n834[14], + n834[13], + n834[12], + n834[11], + n834[10], + n834[9], + n834[8], + n834[7], + n834[6], + n834[5], + n834[4], + n834[3], + n834[2], + n834[1], + n834[0]}; +assign n847 = + n838 == 1'b0 ? n843 : + n844; +assign n848 = + n838 == 1'b0 ? n845 : + n846; +assign n850 = n853 + n4; +assign n854 = n853 == n12; +assign n855 = {n777, n854}; +assign n857 = {n855, n862}; +assign n858 = + n857 == 3'b000 ? n8 : + n857 == 3'b010 ? n8 : + n857 == 3'b100 ? n15 : + n857 == 3'b110 ? n15 : + n857 == 3'b001 ? n15 : + n857 == 3'b011 ? n8 : + n857 == 3'b101 ? n15 : + n15; +assign n859 = + n857 == 3'b000 ? n8 : + n857 == 3'b010 ? n8 : + n857 == 3'b100 ? n15 : + n857 == 3'b110 ? n15 : + n857 == 3'b001 ? n15 : + n857 == 3'b011 ? n8 : + n857 == 3'b101 ? n15 : + n15; +assign n867 = n866 & n854; +assign n868 = {n853[6], + n853[5], + n853[4]}; +assign n873 = {n872[15], + n872[14], + n872[13], + n872[12], + n872[11], + n872[10], + n872[9], + n872[8]}; +assign n874 = {n872[7], + n872[6], + n872[5], + n872[4], + n872[3], + n872[2], + n872[1], + n872[0]}; +assign n879 = {n878[15], + n878[14], + n878[13], + n878[12], + n878[11], + n878[10], + n878[9], + n878[8]}; +assign n880 = {n878[7], + n878[6], + n878[5], + n878[4], + n878[3], + n878[2], + n878[1], + n878[0]}; +assign n900 = {n899[15], + n899[14], + n899[13], + n899[12], + n899[11], + n899[10], + n899[9], + n899[8]}; +assign n901 = {n899[7], + n899[6], + n899[5], + n899[4], + n899[3], + n899[2], + n899[1], + n899[0]}; +assign n902 = {n879} * {n900}; +assign n903 = {n902[14], + n902[13], + n902[12], + n902[11], + n902[10], + n902[9], + n902[8], + n902[7]}; +assign n908 = {n880} * {n901}; +assign n909 = {n908[14], + n908[13], + n908[12], + n908[11], + n908[10], + n908[9], + n908[8], + n908[7]}; +assign n914 = n907 - n913; +assign n919 = {n879} * {n901}; +assign n920 = {n919[14], + n919[13], + n919[12], + n919[11], + n919[10], + n919[9], + n919[8], + n919[7]}; +assign n925 = {n880} * {n900}; +assign n926 = {n925[14], + n925[13], + n925[12], + n925[11], + n925[10], + n925[9], + n925[8], + n925[7]}; +assign n931 = n924 + n930; +assign n936 = n888 + n918; +assign n937 = n896 + n935; +assign n938 = {n936, n937}; +assign n943 = n888 - n918; +assign n944 = n896 - n935; +assign n945 = {n943, n944}; +assign n950 = {n942, n949}; +assign n967 = {n853[6], + n853[5], + n853[4], + n853[3], + n853[2], + n853[1]}; +assign n984 = n853[0]; +assign n1001 = ~n1000; +assign n1003 = n1006 + n33; +assign n1008 = {n966, n1013}; +assign n1009 = + n1008 == 2'b00 ? n8 : + n1008 == 2'b10 ? n8 : + n1008 == 2'b01 ? n15 : + n15; +assign n1010 = + n1008 == 2'b00 ? n8 : + n1008 == 2'b10 ? n15 : + n1008 == 2'b01 ? n15 : + n8; +assign n1014 = ~n1009; +assign n1019 = n8; +assign n1020 = {n8, n1019}; +assign n1021 = {n8, n1020}; +assign n1022 = {n8, n1021}; +assign n1023 = {n8, n1022}; +assign n1024 = {n8, n1023}; +assign n1025 = n1006 == n1024; +assign n1026 = n1001 & n1014; +assign n1030 = n1001 & n1009; +assign n1038 = + n1037 == 1'b0 ? n1029 : + n1033; +assign n1040 = n1043 + n33; +assign n1045 = {n966, n1050}; +assign n1046 = + n1045 == 2'b00 ? n8 : + n1045 == 2'b10 ? n8 : + n1045 == 2'b01 ? n15 : + n15; +assign n1047 = + n1045 == 2'b00 ? n8 : + n1045 == 2'b10 ? n15 : + n1045 == 2'b01 ? n15 : + n8; +assign n1051 = ~n1046; +assign n1063 = n1000 & n1051; +assign n1067 = n1000 & n1046; +assign n1075 = + n1074 == 1'b0 ? n1066 : + n1070; +assign n1076 = {n1025, n1018}; +assign n1078 = {n1076, n1083}; +assign n1079 = + n1078 == 3'b000 ? n8 : + n1078 == 3'b010 ? n8 : + n1078 == 3'b100 ? n8 : + n1078 == 3'b110 ? n8 : + n1078 == 3'b001 ? n15 : + n1078 == 3'b011 ? n15 : + n1078 == 3'b101 ? n15 : + n15; +assign n1080 = + n1078 == 3'b000 ? n8 : + n1078 == 3'b010 ? n8 : + n1078 == 3'b100 ? n15 : + n1078 == 3'b110 ? n8 : + n1078 == 3'b001 ? n15 : + n1078 == 3'b011 ? n8 : + n1078 == 3'b101 ? n15 : + n8; +assign n1084 = {n1038[31], + n1038[30], + n1038[29], + n1038[28], + n1038[27], + n1038[26], + n1038[25], + n1038[24], + n1038[23], + n1038[22], + n1038[21], + n1038[20], + n1038[19], + n1038[18], + n1038[17], + n1038[16]}; +assign n1085 = {n1038[15], + n1038[14], + n1038[13], + n1038[12], + n1038[11], + n1038[10], + n1038[9], + n1038[8], + n1038[7], + n1038[6], + n1038[5], + n1038[4], + n1038[3], + n1038[2], + n1038[1], + n1038[0]}; +assign n1086 = {n1075[31], + n1075[30], + n1075[29], + n1075[28], + n1075[27], + n1075[26], + n1075[25], + n1075[24], + n1075[23], + n1075[22], + n1075[21], + n1075[20], + n1075[19], + n1075[18], + n1075[17], + n1075[16]}; +assign n1087 = {n1075[15], + n1075[14], + n1075[13], + n1075[12], + n1075[11], + n1075[10], + n1075[9], + n1075[8], + n1075[7], + n1075[6], + n1075[5], + n1075[4], + n1075[3], + n1075[2], + n1075[1], + n1075[0]}; +assign n1088 = + n1079 == 1'b0 ? n1084 : + n1085; +assign n1089 = + n1079 == 1'b0 ? n1086 : + n1087; +assign n1091 = n1094 + n4; +assign n1095 = n1094 == n12; +assign n1096 = {n1018, n1095}; +assign n1098 = {n1096, n1103}; +assign n1099 = + n1098 == 3'b000 ? n8 : + n1098 == 3'b010 ? n8 : + n1098 == 3'b100 ? n15 : + n1098 == 3'b110 ? n15 : + n1098 == 3'b001 ? n15 : + n1098 == 3'b011 ? n8 : + n1098 == 3'b101 ? n15 : + n15; +assign n1100 = + n1098 == 3'b000 ? n8 : + n1098 == 3'b010 ? n8 : + n1098 == 3'b100 ? n15 : + n1098 == 3'b110 ? n15 : + n1098 == 3'b001 ? n15 : + n1098 == 3'b011 ? n8 : + n1098 == 3'b101 ? n15 : + n15; +assign n1108 = n1107 & n1095; +assign n1109 = {n1094[6], + n1094[5], + n1094[4], + n1094[3]}; +assign n1114 = {n1113[15], + n1113[14], + n1113[13], + n1113[12], + n1113[11], + n1113[10], + n1113[9], + n1113[8]}; +assign n1115 = {n1113[7], + n1113[6], + n1113[5], + n1113[4], + n1113[3], + n1113[2], + n1113[1], + n1113[0]}; +assign n1120 = {n1119[15], + n1119[14], + n1119[13], + n1119[12], + n1119[11], + n1119[10], + n1119[9], + n1119[8]}; +assign n1121 = {n1119[7], + n1119[6], + n1119[5], + n1119[4], + n1119[3], + n1119[2], + n1119[1], + n1119[0]}; +assign n1141 = {n1140[15], + n1140[14], + n1140[13], + n1140[12], + n1140[11], + n1140[10], + n1140[9], + n1140[8]}; +assign n1142 = {n1140[7], + n1140[6], + n1140[5], + n1140[4], + n1140[3], + n1140[2], + n1140[1], + n1140[0]}; +assign n1143 = {n1120} * {n1141}; +assign n1144 = {n1143[14], + n1143[13], + n1143[12], + n1143[11], + n1143[10], + n1143[9], + n1143[8], + n1143[7]}; +assign n1149 = {n1121} * {n1142}; +assign n1150 = {n1149[14], + n1149[13], + n1149[12], + n1149[11], + n1149[10], + n1149[9], + n1149[8], + n1149[7]}; +assign n1155 = n1148 - n1154; +assign n1160 = {n1120} * {n1142}; +assign n1161 = {n1160[14], + n1160[13], + n1160[12], + n1160[11], + n1160[10], + n1160[9], + n1160[8], + n1160[7]}; +assign n1166 = {n1121} * {n1141}; +assign n1167 = {n1166[14], + n1166[13], + n1166[12], + n1166[11], + n1166[10], + n1166[9], + n1166[8], + n1166[7]}; +assign n1172 = n1165 + n1171; +assign n1177 = n1129 + n1159; +assign n1178 = n1137 + n1176; +assign n1179 = {n1177, n1178}; +assign n1184 = n1129 - n1159; +assign n1185 = n1137 - n1176; +assign n1186 = {n1184, n1185}; +assign n1191 = {n1183, n1190}; +assign n1208 = {n1094[6], + n1094[5], + n1094[4], + n1094[3], + n1094[2], + n1094[1]}; +assign n1225 = n1094[0]; +assign n1242 = ~n1241; +assign n1244 = n1247 + n33; +assign n1249 = {n1207, n1254}; +assign n1250 = + n1249 == 2'b00 ? n8 : + n1249 == 2'b10 ? n8 : + n1249 == 2'b01 ? n15 : + n15; +assign n1251 = + n1249 == 2'b00 ? n8 : + n1249 == 2'b10 ? n15 : + n1249 == 2'b01 ? n15 : + n8; +assign n1255 = ~n1250; +assign n1260 = n8; +assign n1261 = {n8, n1260}; +assign n1262 = {n8, n1261}; +assign n1263 = {n8, n1262}; +assign n1264 = {n8, n1263}; +assign n1265 = {n8, n1264}; +assign n1266 = n1247 == n1265; +assign n1267 = n1242 & n1255; +assign n1271 = n1242 & n1250; +assign n1279 = + n1278 == 1'b0 ? n1270 : + n1274; +assign n1281 = n1284 + n33; +assign n1286 = {n1207, n1291}; +assign n1287 = + n1286 == 2'b00 ? n8 : + n1286 == 2'b10 ? n8 : + n1286 == 2'b01 ? n15 : + n15; +assign n1288 = + n1286 == 2'b00 ? n8 : + n1286 == 2'b10 ? n15 : + n1286 == 2'b01 ? n15 : + n8; +assign n1292 = ~n1287; +assign n1304 = n1241 & n1292; +assign n1308 = n1241 & n1287; +assign n1316 = + n1315 == 1'b0 ? n1307 : + n1311; +assign n1317 = {n1266, n1259}; +assign n1319 = {n1317, n1324}; +assign n1320 = + n1319 == 3'b000 ? n8 : + n1319 == 3'b010 ? n8 : + n1319 == 3'b100 ? n8 : + n1319 == 3'b110 ? n8 : + n1319 == 3'b001 ? n15 : + n1319 == 3'b011 ? n15 : + n1319 == 3'b101 ? n15 : + n15; +assign n1321 = + n1319 == 3'b000 ? n8 : + n1319 == 3'b010 ? n8 : + n1319 == 3'b100 ? n15 : + n1319 == 3'b110 ? n8 : + n1319 == 3'b001 ? n15 : + n1319 == 3'b011 ? n8 : + n1319 == 3'b101 ? n15 : + n8; +assign n1325 = {n1279[31], + n1279[30], + n1279[29], + n1279[28], + n1279[27], + n1279[26], + n1279[25], + n1279[24], + n1279[23], + n1279[22], + n1279[21], + n1279[20], + n1279[19], + n1279[18], + n1279[17], + n1279[16]}; +assign n1326 = {n1279[15], + n1279[14], + n1279[13], + n1279[12], + n1279[11], + n1279[10], + n1279[9], + n1279[8], + n1279[7], + n1279[6], + n1279[5], + n1279[4], + n1279[3], + n1279[2], + n1279[1], + n1279[0]}; +assign n1327 = {n1316[31], + n1316[30], + n1316[29], + n1316[28], + n1316[27], + n1316[26], + n1316[25], + n1316[24], + n1316[23], + n1316[22], + n1316[21], + n1316[20], + n1316[19], + n1316[18], + n1316[17], + n1316[16]}; +assign n1328 = {n1316[15], + n1316[14], + n1316[13], + n1316[12], + n1316[11], + n1316[10], + n1316[9], + n1316[8], + n1316[7], + n1316[6], + n1316[5], + n1316[4], + n1316[3], + n1316[2], + n1316[1], + n1316[0]}; +assign n1329 = + n1320 == 1'b0 ? n1325 : + n1326; +assign n1330 = + n1320 == 1'b0 ? n1327 : + n1328; +assign n1332 = n1335 + n4; +assign n1336 = n1335 == n12; +assign n1337 = {n1259, n1336}; +assign n1339 = {n1337, n1344}; +assign n1340 = + n1339 == 3'b000 ? n8 : + n1339 == 3'b010 ? n8 : + n1339 == 3'b100 ? n15 : + n1339 == 3'b110 ? n15 : + n1339 == 3'b001 ? n15 : + n1339 == 3'b011 ? n8 : + n1339 == 3'b101 ? n15 : + n15; +assign n1341 = + n1339 == 3'b000 ? n8 : + n1339 == 3'b010 ? n8 : + n1339 == 3'b100 ? n15 : + n1339 == 3'b110 ? n15 : + n1339 == 3'b001 ? n15 : + n1339 == 3'b011 ? n8 : + n1339 == 3'b101 ? n15 : + n15; +assign n1349 = n1348 & n1336; +assign n1350 = {n1335[6], + n1335[5], + n1335[4], + n1335[3], + n1335[2]}; +assign n1355 = {n1354[15], + n1354[14], + n1354[13], + n1354[12], + n1354[11], + n1354[10], + n1354[9], + n1354[8]}; +assign n1356 = {n1354[7], + n1354[6], + n1354[5], + n1354[4], + n1354[3], + n1354[2], + n1354[1], + n1354[0]}; +assign n1361 = {n1360[15], + n1360[14], + n1360[13], + n1360[12], + n1360[11], + n1360[10], + n1360[9], + n1360[8]}; +assign n1362 = {n1360[7], + n1360[6], + n1360[5], + n1360[4], + n1360[3], + n1360[2], + n1360[1], + n1360[0]}; +assign n1382 = {n1381[15], + n1381[14], + n1381[13], + n1381[12], + n1381[11], + n1381[10], + n1381[9], + n1381[8]}; +assign n1383 = {n1381[7], + n1381[6], + n1381[5], + n1381[4], + n1381[3], + n1381[2], + n1381[1], + n1381[0]}; +assign n1384 = {n1361} * {n1382}; +assign n1385 = {n1384[14], + n1384[13], + n1384[12], + n1384[11], + n1384[10], + n1384[9], + n1384[8], + n1384[7]}; +assign n1390 = {n1362} * {n1383}; +assign n1391 = {n1390[14], + n1390[13], + n1390[12], + n1390[11], + n1390[10], + n1390[9], + n1390[8], + n1390[7]}; +assign n1396 = n1389 - n1395; +assign n1401 = {n1361} * {n1383}; +assign n1402 = {n1401[14], + n1401[13], + n1401[12], + n1401[11], + n1401[10], + n1401[9], + n1401[8], + n1401[7]}; +assign n1407 = {n1362} * {n1382}; +assign n1408 = {n1407[14], + n1407[13], + n1407[12], + n1407[11], + n1407[10], + n1407[9], + n1407[8], + n1407[7]}; +assign n1413 = n1406 + n1412; +assign n1418 = n1370 + n1400; +assign n1419 = n1378 + n1417; +assign n1420 = {n1418, n1419}; +assign n1425 = n1370 - n1400; +assign n1426 = n1378 - n1417; +assign n1427 = {n1425, n1426}; +assign n1432 = {n1424, n1431}; +assign n1449 = {n1335[6], + n1335[5], + n1335[4], + n1335[3], + n1335[2], + n1335[1]}; +assign n1466 = n1335[0]; +assign n1483 = ~n1482; +assign n1485 = n1488 + n33; +assign n1490 = {n1448, n1495}; +assign n1491 = + n1490 == 2'b00 ? n8 : + n1490 == 2'b10 ? n8 : + n1490 == 2'b01 ? n15 : + n15; +assign n1492 = + n1490 == 2'b00 ? n8 : + n1490 == 2'b10 ? n15 : + n1490 == 2'b01 ? n15 : + n8; +assign n1496 = ~n1491; +assign n1501 = n8; +assign n1502 = {n8, n1501}; +assign n1503 = {n8, n1502}; +assign n1504 = {n8, n1503}; +assign n1505 = {n8, n1504}; +assign n1506 = {n8, n1505}; +assign n1507 = n1488 == n1506; +assign n1508 = n1483 & n1496; +assign n1512 = n1483 & n1491; +assign n1520 = + n1519 == 1'b0 ? n1511 : + n1515; +assign n1522 = n1525 + n33; +assign n1527 = {n1448, n1532}; +assign n1528 = + n1527 == 2'b00 ? n8 : + n1527 == 2'b10 ? n8 : + n1527 == 2'b01 ? n15 : + n15; +assign n1529 = + n1527 == 2'b00 ? n8 : + n1527 == 2'b10 ? n15 : + n1527 == 2'b01 ? n15 : + n8; +assign n1533 = ~n1528; +assign n1545 = n1482 & n1533; +assign n1549 = n1482 & n1528; +assign n1557 = + n1556 == 1'b0 ? n1548 : + n1552; +assign n1558 = {n1507, n1500}; +assign n1560 = {n1558, n1565}; +assign n1561 = + n1560 == 3'b000 ? n8 : + n1560 == 3'b010 ? n8 : + n1560 == 3'b100 ? n8 : + n1560 == 3'b110 ? n8 : + n1560 == 3'b001 ? n15 : + n1560 == 3'b011 ? n15 : + n1560 == 3'b101 ? n15 : + n15; +assign n1562 = + n1560 == 3'b000 ? n8 : + n1560 == 3'b010 ? n8 : + n1560 == 3'b100 ? n15 : + n1560 == 3'b110 ? n8 : + n1560 == 3'b001 ? n15 : + n1560 == 3'b011 ? n8 : + n1560 == 3'b101 ? n15 : + n8; +assign n1566 = {n1520[31], + n1520[30], + n1520[29], + n1520[28], + n1520[27], + n1520[26], + n1520[25], + n1520[24], + n1520[23], + n1520[22], + n1520[21], + n1520[20], + n1520[19], + n1520[18], + n1520[17], + n1520[16]}; +assign n1567 = {n1520[15], + n1520[14], + n1520[13], + n1520[12], + n1520[11], + n1520[10], + n1520[9], + n1520[8], + n1520[7], + n1520[6], + n1520[5], + n1520[4], + n1520[3], + n1520[2], + n1520[1], + n1520[0]}; +assign n1568 = {n1557[31], + n1557[30], + n1557[29], + n1557[28], + n1557[27], + n1557[26], + n1557[25], + n1557[24], + n1557[23], + n1557[22], + n1557[21], + n1557[20], + n1557[19], + n1557[18], + n1557[17], + n1557[16]}; +assign n1569 = {n1557[15], + n1557[14], + n1557[13], + n1557[12], + n1557[11], + n1557[10], + n1557[9], + n1557[8], + n1557[7], + n1557[6], + n1557[5], + n1557[4], + n1557[3], + n1557[2], + n1557[1], + n1557[0]}; +assign n1570 = + n1561 == 1'b0 ? n1566 : + n1567; +assign n1571 = + n1561 == 1'b0 ? n1568 : + n1569; +assign n1573 = n1576 + n4; +assign n1577 = n1576 == n12; +assign n1578 = {n1500, n1577}; +assign n1580 = {n1578, n1585}; +assign n1581 = + n1580 == 3'b000 ? n8 : + n1580 == 3'b010 ? n8 : + n1580 == 3'b100 ? n15 : + n1580 == 3'b110 ? n15 : + n1580 == 3'b001 ? n15 : + n1580 == 3'b011 ? n8 : + n1580 == 3'b101 ? n15 : + n15; +assign n1582 = + n1580 == 3'b000 ? n8 : + n1580 == 3'b010 ? n8 : + n1580 == 3'b100 ? n15 : + n1580 == 3'b110 ? n15 : + n1580 == 3'b001 ? n15 : + n1580 == 3'b011 ? n8 : + n1580 == 3'b101 ? n15 : + n15; +assign n1590 = n1589 & n1577; +assign n1591 = {n1576[6], + n1576[5], + n1576[4], + n1576[3], + n1576[2], + n1576[1]}; +assign n1596 = {n1595[15], + n1595[14], + n1595[13], + n1595[12], + n1595[11], + n1595[10], + n1595[9], + n1595[8]}; +assign n1597 = {n1595[7], + n1595[6], + n1595[5], + n1595[4], + n1595[3], + n1595[2], + n1595[1], + n1595[0]}; +assign n1602 = {n1601[15], + n1601[14], + n1601[13], + n1601[12], + n1601[11], + n1601[10], + n1601[9], + n1601[8]}; +assign n1603 = {n1601[7], + n1601[6], + n1601[5], + n1601[4], + n1601[3], + n1601[2], + n1601[1], + n1601[0]}; +assign n1623 = {n1622[15], + n1622[14], + n1622[13], + n1622[12], + n1622[11], + n1622[10], + n1622[9], + n1622[8]}; +assign n1624 = {n1622[7], + n1622[6], + n1622[5], + n1622[4], + n1622[3], + n1622[2], + n1622[1], + n1622[0]}; +assign n1625 = {n1602} * {n1623}; +assign n1626 = {n1625[14], + n1625[13], + n1625[12], + n1625[11], + n1625[10], + n1625[9], + n1625[8], + n1625[7]}; +assign n1631 = {n1603} * {n1624}; +assign n1632 = {n1631[14], + n1631[13], + n1631[12], + n1631[11], + n1631[10], + n1631[9], + n1631[8], + n1631[7]}; +assign n1637 = n1630 - n1636; +assign n1642 = {n1602} * {n1624}; +assign n1643 = {n1642[14], + n1642[13], + n1642[12], + n1642[11], + n1642[10], + n1642[9], + n1642[8], + n1642[7]}; +assign n1648 = {n1603} * {n1623}; +assign n1649 = {n1648[14], + n1648[13], + n1648[12], + n1648[11], + n1648[10], + n1648[9], + n1648[8], + n1648[7]}; +assign n1654 = n1647 + n1653; +assign n1659 = n1611 + n1641; +assign n1660 = n1619 + n1658; +assign n1661 = {n1659, n1660}; +assign n1666 = n1611 - n1641; +assign n1667 = n1619 - n1658; +assign n1668 = {n1666, n1667}; +assign n1673 = {n1665, n1672}; +assign n1690 = {n1576[6], + n1576[5], + n1576[4], + n1576[3], + n1576[2], + n1576[1]}; +assign n1707 = n1576[0]; +assign n1724 = ~n1723; +assign n1726 = n1729 + n33; +assign n1731 = {n1689, n1736}; +assign n1732 = + n1731 == 2'b00 ? n8 : + n1731 == 2'b10 ? n8 : + n1731 == 2'b01 ? n15 : + n15; +assign n1733 = + n1731 == 2'b00 ? n8 : + n1731 == 2'b10 ? n15 : + n1731 == 2'b01 ? n15 : + n8; +assign n1737 = ~n1732; +assign n1742 = n8; +assign n1743 = {n8, n1742}; +assign n1744 = {n8, n1743}; +assign n1745 = {n8, n1744}; +assign n1746 = {n8, n1745}; +assign n1747 = {n8, n1746}; +assign n1748 = n1729 == n1747; +assign n1749 = n1724 & n1737; +assign n1753 = n1724 & n1732; +assign n1761 = + n1760 == 1'b0 ? n1752 : + n1756; +assign n1763 = n1766 + n33; +assign n1768 = {n1689, n1773}; +assign n1769 = + n1768 == 2'b00 ? n8 : + n1768 == 2'b10 ? n8 : + n1768 == 2'b01 ? n15 : + n15; +assign n1770 = + n1768 == 2'b00 ? n8 : + n1768 == 2'b10 ? n15 : + n1768 == 2'b01 ? n15 : + n8; +assign n1774 = ~n1769; +assign n1786 = n1723 & n1774; +assign n1790 = n1723 & n1769; +assign n1798 = + n1797 == 1'b0 ? n1789 : + n1793; +assign n1799 = {n1748, n1741}; +assign n1801 = {n1799, n1806}; +assign n1802 = + n1801 == 3'b000 ? n8 : + n1801 == 3'b010 ? n8 : + n1801 == 3'b100 ? n8 : + n1801 == 3'b110 ? n8 : + n1801 == 3'b001 ? n15 : + n1801 == 3'b011 ? n15 : + n1801 == 3'b101 ? n15 : + n15; +assign n1803 = + n1801 == 3'b000 ? n8 : + n1801 == 3'b010 ? n8 : + n1801 == 3'b100 ? n15 : + n1801 == 3'b110 ? n8 : + n1801 == 3'b001 ? n15 : + n1801 == 3'b011 ? n8 : + n1801 == 3'b101 ? n15 : + n8; +assign n1807 = {n1761[31], + n1761[30], + n1761[29], + n1761[28], + n1761[27], + n1761[26], + n1761[25], + n1761[24], + n1761[23], + n1761[22], + n1761[21], + n1761[20], + n1761[19], + n1761[18], + n1761[17], + n1761[16]}; +assign n1808 = {n1761[15], + n1761[14], + n1761[13], + n1761[12], + n1761[11], + n1761[10], + n1761[9], + n1761[8], + n1761[7], + n1761[6], + n1761[5], + n1761[4], + n1761[3], + n1761[2], + n1761[1], + n1761[0]}; +assign n1809 = {n1798[31], + n1798[30], + n1798[29], + n1798[28], + n1798[27], + n1798[26], + n1798[25], + n1798[24], + n1798[23], + n1798[22], + n1798[21], + n1798[20], + n1798[19], + n1798[18], + n1798[17], + n1798[16]}; +assign n1810 = {n1798[15], + n1798[14], + n1798[13], + n1798[12], + n1798[11], + n1798[10], + n1798[9], + n1798[8], + n1798[7], + n1798[6], + n1798[5], + n1798[4], + n1798[3], + n1798[2], + n1798[1], + n1798[0]}; +assign n1811 = + n1802 == 1'b0 ? n1807 : + n1808; +assign n1812 = + n1802 == 1'b0 ? n1809 : + n1810; +assign n1814 = n1817 + n4; +assign n1818 = n1817 == n12; +assign n1819 = {n1741, n1818}; +assign n1821 = {n1819, n1826}; +assign n1822 = + n1821 == 3'b000 ? n8 : + n1821 == 3'b010 ? n8 : + n1821 == 3'b100 ? n15 : + n1821 == 3'b110 ? n15 : + n1821 == 3'b001 ? n15 : + n1821 == 3'b011 ? n8 : + n1821 == 3'b101 ? n15 : + n15; +assign n1823 = + n1821 == 3'b000 ? n8 : + n1821 == 3'b010 ? n8 : + n1821 == 3'b100 ? n15 : + n1821 == 3'b110 ? n15 : + n1821 == 3'b001 ? n15 : + n1821 == 3'b011 ? n8 : + n1821 == 3'b101 ? n15 : + n15; +assign n1831 = n1830 & n1818; +assign n1832 = {n1817[6], + n1817[5], + n1817[4], + n1817[3], + n1817[2], + n1817[1], + n1817[0]}; +assign n1837 = {n1836[15], + n1836[14], + n1836[13], + n1836[12], + n1836[11], + n1836[10], + n1836[9], + n1836[8]}; +assign n1838 = {n1836[7], + n1836[6], + n1836[5], + n1836[4], + n1836[3], + n1836[2], + n1836[1], + n1836[0]}; +assign n1843 = {n1842[15], + n1842[14], + n1842[13], + n1842[12], + n1842[11], + n1842[10], + n1842[9], + n1842[8]}; +assign n1844 = {n1842[7], + n1842[6], + n1842[5], + n1842[4], + n1842[3], + n1842[2], + n1842[1], + n1842[0]}; +assign n1864 = {n1863[15], + n1863[14], + n1863[13], + n1863[12], + n1863[11], + n1863[10], + n1863[9], + n1863[8]}; +assign n1865 = {n1863[7], + n1863[6], + n1863[5], + n1863[4], + n1863[3], + n1863[2], + n1863[1], + n1863[0]}; +assign n1866 = {n1843} * {n1864}; +assign n1867 = {n1866[14], + n1866[13], + n1866[12], + n1866[11], + n1866[10], + n1866[9], + n1866[8], + n1866[7]}; +assign n1872 = {n1844} * {n1865}; +assign n1873 = {n1872[14], + n1872[13], + n1872[12], + n1872[11], + n1872[10], + n1872[9], + n1872[8], + n1872[7]}; +assign n1878 = n1871 - n1877; +assign n1883 = {n1843} * {n1865}; +assign n1884 = {n1883[14], + n1883[13], + n1883[12], + n1883[11], + n1883[10], + n1883[9], + n1883[8], + n1883[7]}; +assign n1889 = {n1844} * {n1864}; +assign n1890 = {n1889[14], + n1889[13], + n1889[12], + n1889[11], + n1889[10], + n1889[9], + n1889[8], + n1889[7]}; +assign n1895 = n1888 + n1894; +assign n1900 = n1852 + n1882; +assign n1901 = n1860 + n1899; +assign n1902 = {n1900, n1901}; +assign n1907 = n1852 - n1882; +assign n1908 = n1860 - n1899; +assign n1909 = {n1907, n1908}; +assign n1914 = {n1906, n1913}; +assign n1931 = {n1817[6], + n1817[5], + n1817[4], + n1817[3], + n1817[2], + n1817[1]}; +assign n1948 = n1817[0]; +assign n1965 = ~n1964; +assign n1967 = n1970 + n33; +assign n1972 = {n1930, n1977}; +assign n1973 = + n1972 == 2'b00 ? n8 : + n1972 == 2'b10 ? n8 : + n1972 == 2'b01 ? n15 : + n15; +assign n1974 = + n1972 == 2'b00 ? n8 : + n1972 == 2'b10 ? n15 : + n1972 == 2'b01 ? n15 : + n8; +assign n1978 = ~n1973; +assign n1983 = n8; +assign n1984 = {n8, n1983}; +assign n1985 = {n8, n1984}; +assign n1986 = {n8, n1985}; +assign n1987 = {n8, n1986}; +assign n1988 = {n8, n1987}; +assign n1989 = n1970 == n1988; +assign n1990 = n1965 & n1978; +assign n1994 = n1965 & n1973; +assign n2002 = + n2001 == 1'b0 ? n1993 : + n1997; +assign n2004 = n2007 + n33; +assign n2009 = {n1930, n2014}; +assign n2010 = + n2009 == 2'b00 ? n8 : + n2009 == 2'b10 ? n8 : + n2009 == 2'b01 ? n15 : + n15; +assign n2011 = + n2009 == 2'b00 ? n8 : + n2009 == 2'b10 ? n15 : + n2009 == 2'b01 ? n15 : + n8; +assign n2015 = ~n2010; +assign n2027 = n1964 & n2015; +assign n2031 = n1964 & n2010; +assign n2039 = + n2038 == 1'b0 ? n2030 : + n2034; +assign n2040 = {n1989, n1982}; +assign n2042 = {n2040, n2047}; +assign n2043 = + n2042 == 3'b000 ? n8 : + n2042 == 3'b010 ? n8 : + n2042 == 3'b100 ? n8 : + n2042 == 3'b110 ? n8 : + n2042 == 3'b001 ? n15 : + n2042 == 3'b011 ? n15 : + n2042 == 3'b101 ? n15 : + n15; +assign n2044 = + n2042 == 3'b000 ? n8 : + n2042 == 3'b010 ? n8 : + n2042 == 3'b100 ? n15 : + n2042 == 3'b110 ? n8 : + n2042 == 3'b001 ? n15 : + n2042 == 3'b011 ? n8 : + n2042 == 3'b101 ? n15 : + n8; +assign n2048 = {n2002[31], + n2002[30], + n2002[29], + n2002[28], + n2002[27], + n2002[26], + n2002[25], + n2002[24], + n2002[23], + n2002[22], + n2002[21], + n2002[20], + n2002[19], + n2002[18], + n2002[17], + n2002[16]}; +assign n2049 = {n2002[15], + n2002[14], + n2002[13], + n2002[12], + n2002[11], + n2002[10], + n2002[9], + n2002[8], + n2002[7], + n2002[6], + n2002[5], + n2002[4], + n2002[3], + n2002[2], + n2002[1], + n2002[0]}; +assign n2050 = {n2039[31], + n2039[30], + n2039[29], + n2039[28], + n2039[27], + n2039[26], + n2039[25], + n2039[24], + n2039[23], + n2039[22], + n2039[21], + n2039[20], + n2039[19], + n2039[18], + n2039[17], + n2039[16]}; +assign n2051 = {n2039[15], + n2039[14], + n2039[13], + n2039[12], + n2039[11], + n2039[10], + n2039[9], + n2039[8], + n2039[7], + n2039[6], + n2039[5], + n2039[4], + n2039[3], + n2039[2], + n2039[1], + n2039[0]}; +assign n2052 = + n2043 == 1'b0 ? n2048 : + n2049; +assign n2053 = + n2043 == 1'b0 ? n2050 : + n2051; +assign sync_o = n1982; +assign data_0_o = n2052; +assign data_1_o = n2053; +assign n2059 = enable_i & n15; +assign n2060 = n8 | n2059; +assign n2061 = n15 & n2060; +assign n2062 = reset_i | n8; +assign n2063 = n1930 | n2062; +assign n2064 = n1930 | n2062; +assign n2065 = n1822 & n15; +assign n2066 = n2062 | n2065; +assign n2067 = n2061 & n2066; +assign n2068 = n1741 | n2062; +assign n2069 = n1689 | n2062; +assign n2070 = n1689 | n2062; +assign n2071 = n1581 & n15; +assign n2072 = n2062 | n2071; +assign n2073 = n2061 & n2072; +assign n2074 = n1500 | n2062; +assign n2075 = n1448 | n2062; +assign n2076 = n1448 | n2062; +assign n2077 = n1340 & n15; +assign n2078 = n2062 | n2077; +assign n2079 = n2061 & n2078; +assign n2080 = n1259 | n2062; +assign n2081 = n1207 | n2062; +assign n2082 = n1207 | n2062; +assign n2083 = n1099 & n15; +assign n2084 = n2062 | n2083; +assign n2085 = n2061 & n2084; +assign n2086 = n1018 | n2062; +assign n2087 = n966 | n2062; +assign n2088 = n966 | n2062; +assign n2089 = n858 & n15; +assign n2090 = n2062 | n2089; +assign n2091 = n2061 & n2090; +assign n2092 = n777 | n2062; +assign n2093 = n725 | n2062; +assign n2094 = n725 | n2062; +assign n2095 = n617 & n15; +assign n2096 = n2062 | n2095; +assign n2097 = n2061 & n2096; +assign n2098 = n536 | n2062; +assign n2099 = n484 | n2062; +assign n2100 = n484 | n2062; +assign n2101 = n376 & n15; +assign n2102 = n2062 | n2101; +assign n2103 = n2061 & n2102; +assign n2104 = n295 | n2062; +assign n2105 = n243 | n2062; +assign n2106 = n243 | n2062; +assign n2107 = n134 & n15; +assign n2108 = n2062 | n2107; +assign n2109 = n2061 & n2108; +assign n2110 = n51 | n2062; +assign n2111 = n27 | n2062; +assign n2112 = n27 | n2062; +assign n2113 = n18 & n15; +assign n2114 = n2062 | n2113; +assign n2115 = n2061 & n2114; +assign n2116 = sync_i | n2062; +always @ (posedge clock_c) + if (n2115 == 1'b1) + if (n2116 == 1'b1) + n11 <= 7'b0000000; + else + n11 <= n7; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n22 <= 1'b0; + else + n22 <= n19; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n26 <= 1'b0; + else + n26 <= n18; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2112 == 1'b1) + n39 <= 6'b000000; + else + n39 <= n36; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n46 <= 1'b0; + else + n46 <= n43; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n51 <= 1'b0; + else + n51 <= n27; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n60 == 1'b1) + n64m <= n28; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n64ra <= n39; + end +assign n64 = n64m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n65 == 1'b1) + n68m <= n28; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n68ra <= n39; + end +assign n68 = n68m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n72 <= 1'b0; + else + n72 <= n47; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2111 == 1'b1) + n78 <= 6'b000000; + else + n78 <= n75; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n85 <= 1'b0; + else + n85 <= n82; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n98 == 1'b1) + n101m <= n28; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n101ra <= n78; + end +assign n101 = n101m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n102 == 1'b1) + n105m <= n28; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n105ra <= n78; + end +assign n105 = n105m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n109 <= 1'b0; + else + n109 <= n86; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n118 <= 1'b0; + else + n118 <= n115; +always @ (posedge clock_c) + if (n2109 == 1'b1) + if (n2110 == 1'b1) + n129 <= 7'b0000000; + else + n129 <= n126; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n138 <= 1'b0; + else + n138 <= n135; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n142 <= 1'b0; + else + n142 <= n134; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n148 <= 16'b0000000000000000; + else + n148 <= n123; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n154 <= 16'b0000000000000000; + else + n154 <= n124; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n161 <= 8'b00000000; + else + n161 <= n149; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n165 <= 8'b00000000; + else + n165 <= n161; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n169 <= 8'b00000000; + else + n169 <= n150; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n173 <= 8'b00000000; + else + n173 <= n169; +always @ (posedge clock_c) + if (n2061 == 1'b1) + case (n8) + 1'b0 : n176 <= 16'b0111111100000000; + 1'b1 : n176 <= 16'b0000000010000000; + endcase +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n184 <= 8'b00000000; + else + n184 <= n180; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n190 <= 8'b00000000; + else + n190 <= n186; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n195 <= 8'b00000000; + else + n195 <= n191; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n201 <= 8'b00000000; + else + n201 <= n197; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n207 <= 8'b00000000; + else + n207 <= n203; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n212 <= 8'b00000000; + else + n212 <= n208; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n219 <= 16'b0000000000000000; + else + n219 <= n215; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n226 <= 16'b0000000000000000; + else + n226 <= n222; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n231 <= 1'b0; + else + n231 <= n143; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n235 <= 1'b0; + else + n235 <= n231; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n239 <= 1'b0; + else + n239 <= n235; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n243 <= 1'b0; + else + n243 <= n239; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n248 <= 6'b000000; + else + n248 <= n244; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n252 <= 6'b000000; + else + n252 <= n248; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n256 <= 6'b000000; + else + n256 <= n252; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n260 <= 6'b000000; + else + n260 <= n256; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n265 <= 1'b0; + else + n265 <= n261; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n269 <= 1'b0; + else + n269 <= n265; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n273 <= 1'b0; + else + n273 <= n269; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n277 <= 1'b0; + else + n277 <= n273; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2106 == 1'b1) + n283 <= 6'b000000; + else + n283 <= n280; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n290 <= 1'b0; + else + n290 <= n287; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n295 <= 1'b0; + else + n295 <= n243; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n303 == 1'b1) + n306m <= n227; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n306ra <= n283; + end +assign n306 = n306m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n307 == 1'b1) + n310m <= n227; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n310ra <= n283; + end +assign n310 = n310m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n314 <= 1'b0; + else + n314 <= n291; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2105 == 1'b1) + n320 <= 6'b000000; + else + n320 <= n317; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n327 <= 1'b0; + else + n327 <= n324; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n340 == 1'b1) + n343m <= n227; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n343ra <= n320; + end +assign n343 = n343m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n344 == 1'b1) + n347m <= n227; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n347ra <= n320; + end +assign n347 = n347m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n351 <= 1'b0; + else + n351 <= n328; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n360 <= 1'b0; + else + n360 <= n357; +always @ (posedge clock_c) + if (n2103 == 1'b1) + if (n2104 == 1'b1) + n371 <= 7'b0000000; + else + n371 <= n368; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n380 <= 1'b0; + else + n380 <= n377; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n384 <= 1'b0; + else + n384 <= n376; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n390 <= 16'b0000000000000000; + else + n390 <= n365; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n396 <= 16'b0000000000000000; + else + n396 <= n366; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n402 <= 8'b00000000; + else + n402 <= n391; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n406 <= 8'b00000000; + else + n406 <= n402; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n410 <= 8'b00000000; + else + n410 <= n392; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n414 <= 8'b00000000; + else + n414 <= n410; +always @ (posedge clock_c) + if (n2061 == 1'b1) + case (n386) + 1'b0 : n417 <= 16'b0111111100000000; + 1'b1 : n417 <= 16'b0000000010000000; + endcase +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n425 <= 8'b00000000; + else + n425 <= n421; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n431 <= 8'b00000000; + else + n431 <= n427; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n436 <= 8'b00000000; + else + n436 <= n432; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n442 <= 8'b00000000; + else + n442 <= n438; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n448 <= 8'b00000000; + else + n448 <= n444; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n453 <= 8'b00000000; + else + n453 <= n449; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n460 <= 16'b0000000000000000; + else + n460 <= n456; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n467 <= 16'b0000000000000000; + else + n467 <= n463; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n472 <= 1'b0; + else + n472 <= n385; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n476 <= 1'b0; + else + n476 <= n472; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n480 <= 1'b0; + else + n480 <= n476; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n484 <= 1'b0; + else + n484 <= n480; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n489 <= 6'b000000; + else + n489 <= n485; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n493 <= 6'b000000; + else + n493 <= n489; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n497 <= 6'b000000; + else + n497 <= n493; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n501 <= 6'b000000; + else + n501 <= n497; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n506 <= 1'b0; + else + n506 <= n502; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n510 <= 1'b0; + else + n510 <= n506; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n514 <= 1'b0; + else + n514 <= n510; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n518 <= 1'b0; + else + n518 <= n514; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2100 == 1'b1) + n524 <= 6'b000000; + else + n524 <= n521; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n531 <= 1'b0; + else + n531 <= n528; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n536 <= 1'b0; + else + n536 <= n484; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n544 == 1'b1) + n547m <= n468; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n547ra <= n524; + end +assign n547 = n547m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n548 == 1'b1) + n551m <= n468; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n551ra <= n524; + end +assign n551 = n551m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n555 <= 1'b0; + else + n555 <= n532; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2099 == 1'b1) + n561 <= 6'b000000; + else + n561 <= n558; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n568 <= 1'b0; + else + n568 <= n565; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n581 == 1'b1) + n584m <= n468; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n584ra <= n561; + end +assign n584 = n584m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n585 == 1'b1) + n588m <= n468; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n588ra <= n561; + end +assign n588 = n588m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n592 <= 1'b0; + else + n592 <= n569; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n601 <= 1'b0; + else + n601 <= n598; +always @ (posedge clock_c) + if (n2097 == 1'b1) + if (n2098 == 1'b1) + n612 <= 7'b0000000; + else + n612 <= n609; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n621 <= 1'b0; + else + n621 <= n618; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n625 <= 1'b0; + else + n625 <= n617; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n631 <= 16'b0000000000000000; + else + n631 <= n606; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n637 <= 16'b0000000000000000; + else + n637 <= n607; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n643 <= 8'b00000000; + else + n643 <= n632; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n647 <= 8'b00000000; + else + n647 <= n643; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n651 <= 8'b00000000; + else + n651 <= n633; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n655 <= 8'b00000000; + else + n655 <= n651; +always @ (posedge clock_c) + if (n2061 == 1'b1) + case (n627) + 2'b00 : n658 <= 16'b0111111100000000; + 2'b01 : n658 <= 16'b0101101010100101; + 2'b10 : n658 <= 16'b0000000010000000; + 2'b11 : n658 <= 16'b1010010110100101; + endcase +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n666 <= 8'b00000000; + else + n666 <= n662; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n672 <= 8'b00000000; + else + n672 <= n668; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n677 <= 8'b00000000; + else + n677 <= n673; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n683 <= 8'b00000000; + else + n683 <= n679; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n689 <= 8'b00000000; + else + n689 <= n685; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n694 <= 8'b00000000; + else + n694 <= n690; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n701 <= 16'b0000000000000000; + else + n701 <= n697; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n708 <= 16'b0000000000000000; + else + n708 <= n704; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n713 <= 1'b0; + else + n713 <= n626; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n717 <= 1'b0; + else + n717 <= n713; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n721 <= 1'b0; + else + n721 <= n717; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n725 <= 1'b0; + else + n725 <= n721; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n730 <= 6'b000000; + else + n730 <= n726; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n734 <= 6'b000000; + else + n734 <= n730; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n738 <= 6'b000000; + else + n738 <= n734; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n742 <= 6'b000000; + else + n742 <= n738; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n747 <= 1'b0; + else + n747 <= n743; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n751 <= 1'b0; + else + n751 <= n747; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n755 <= 1'b0; + else + n755 <= n751; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n759 <= 1'b0; + else + n759 <= n755; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2094 == 1'b1) + n765 <= 6'b000000; + else + n765 <= n762; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n772 <= 1'b0; + else + n772 <= n769; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n777 <= 1'b0; + else + n777 <= n725; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n785 == 1'b1) + n788m <= n709; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n788ra <= n765; + end +assign n788 = n788m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n789 == 1'b1) + n792m <= n709; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n792ra <= n765; + end +assign n792 = n792m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n796 <= 1'b0; + else + n796 <= n773; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2093 == 1'b1) + n802 <= 6'b000000; + else + n802 <= n799; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n809 <= 1'b0; + else + n809 <= n806; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n822 == 1'b1) + n825m <= n709; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n825ra <= n802; + end +assign n825 = n825m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n826 == 1'b1) + n829m <= n709; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n829ra <= n802; + end +assign n829 = n829m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n833 <= 1'b0; + else + n833 <= n810; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n842 <= 1'b0; + else + n842 <= n839; +always @ (posedge clock_c) + if (n2091 == 1'b1) + if (n2092 == 1'b1) + n853 <= 7'b0000000; + else + n853 <= n850; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n862 <= 1'b0; + else + n862 <= n859; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n866 <= 1'b0; + else + n866 <= n858; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n872 <= 16'b0000000000000000; + else + n872 <= n847; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n878 <= 16'b0000000000000000; + else + n878 <= n848; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n884 <= 8'b00000000; + else + n884 <= n873; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n888 <= 8'b00000000; + else + n888 <= n884; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n892 <= 8'b00000000; + else + n892 <= n874; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n896 <= 8'b00000000; + else + n896 <= n892; +always @ (posedge clock_c) + if (n2061 == 1'b1) + case (n868) + 3'b000 : n899 <= 16'b0111111100000000; + 3'b001 : n899 <= 16'b0111011011001111; + 3'b010 : n899 <= 16'b0101101010100101; + 3'b011 : n899 <= 16'b0011000010001001; + 3'b100 : n899 <= 16'b0000000010000000; + 3'b101 : n899 <= 16'b1100111110001001; + 3'b110 : n899 <= 16'b1010010110100101; + 3'b111 : n899 <= 16'b1000100111001111; + endcase +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n907 <= 8'b00000000; + else + n907 <= n903; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n913 <= 8'b00000000; + else + n913 <= n909; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n918 <= 8'b00000000; + else + n918 <= n914; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n924 <= 8'b00000000; + else + n924 <= n920; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n930 <= 8'b00000000; + else + n930 <= n926; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n935 <= 8'b00000000; + else + n935 <= n931; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n942 <= 16'b0000000000000000; + else + n942 <= n938; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n949 <= 16'b0000000000000000; + else + n949 <= n945; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n954 <= 1'b0; + else + n954 <= n867; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n958 <= 1'b0; + else + n958 <= n954; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n962 <= 1'b0; + else + n962 <= n958; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n966 <= 1'b0; + else + n966 <= n962; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n971 <= 6'b000000; + else + n971 <= n967; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n975 <= 6'b000000; + else + n975 <= n971; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n979 <= 6'b000000; + else + n979 <= n975; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n983 <= 6'b000000; + else + n983 <= n979; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n988 <= 1'b0; + else + n988 <= n984; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n992 <= 1'b0; + else + n992 <= n988; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n996 <= 1'b0; + else + n996 <= n992; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1000 <= 1'b0; + else + n1000 <= n996; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2088 == 1'b1) + n1006 <= 6'b000000; + else + n1006 <= n1003; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1013 <= 1'b0; + else + n1013 <= n1010; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1018 <= 1'b0; + else + n1018 <= n966; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1026 == 1'b1) + n1029m <= n950; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1029ra <= n1006; + end +assign n1029 = n1029m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1030 == 1'b1) + n1033m <= n950; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1033ra <= n1006; + end +assign n1033 = n1033m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1037 <= 1'b0; + else + n1037 <= n1014; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2087 == 1'b1) + n1043 <= 6'b000000; + else + n1043 <= n1040; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1050 <= 1'b0; + else + n1050 <= n1047; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1063 == 1'b1) + n1066m <= n950; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1066ra <= n1043; + end +assign n1066 = n1066m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1067 == 1'b1) + n1070m <= n950; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1070ra <= n1043; + end +assign n1070 = n1070m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1074 <= 1'b0; + else + n1074 <= n1051; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1083 <= 1'b0; + else + n1083 <= n1080; +always @ (posedge clock_c) + if (n2085 == 1'b1) + if (n2086 == 1'b1) + n1094 <= 7'b0000000; + else + n1094 <= n1091; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1103 <= 1'b0; + else + n1103 <= n1100; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1107 <= 1'b0; + else + n1107 <= n1099; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1113 <= 16'b0000000000000000; + else + n1113 <= n1088; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1119 <= 16'b0000000000000000; + else + n1119 <= n1089; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1125 <= 8'b00000000; + else + n1125 <= n1114; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1129 <= 8'b00000000; + else + n1129 <= n1125; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1133 <= 8'b00000000; + else + n1133 <= n1115; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1137 <= 8'b00000000; + else + n1137 <= n1133; +always @ (posedge clock_c) + if (n2061 == 1'b1) + case (n1109) + 4'b0000 : n1140 <= 16'b0111111100000000; + 4'b0001 : n1140 <= 16'b0111110111100111; + 4'b0010 : n1140 <= 16'b0111011011001111; + 4'b0011 : n1140 <= 16'b0110101010111000; + 4'b0100 : n1140 <= 16'b0101101010100101; + 4'b0101 : n1140 <= 16'b0100011110010101; + 4'b0110 : n1140 <= 16'b0011000010001001; + 4'b0111 : n1140 <= 16'b0001100010000010; + 4'b1000 : n1140 <= 16'b0000000010000000; + 4'b1001 : n1140 <= 16'b1110011110000010; + 4'b1010 : n1140 <= 16'b1100111110001001; + 4'b1011 : n1140 <= 16'b1011100010010101; + 4'b1100 : n1140 <= 16'b1010010110100101; + 4'b1101 : n1140 <= 16'b1001010110111000; + 4'b1110 : n1140 <= 16'b1000100111001111; + 4'b1111 : n1140 <= 16'b1000001011100111; + endcase +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1148 <= 8'b00000000; + else + n1148 <= n1144; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1154 <= 8'b00000000; + else + n1154 <= n1150; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1159 <= 8'b00000000; + else + n1159 <= n1155; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1165 <= 8'b00000000; + else + n1165 <= n1161; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1171 <= 8'b00000000; + else + n1171 <= n1167; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1176 <= 8'b00000000; + else + n1176 <= n1172; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1183 <= 16'b0000000000000000; + else + n1183 <= n1179; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1190 <= 16'b0000000000000000; + else + n1190 <= n1186; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1195 <= 1'b0; + else + n1195 <= n1108; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1199 <= 1'b0; + else + n1199 <= n1195; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1203 <= 1'b0; + else + n1203 <= n1199; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1207 <= 1'b0; + else + n1207 <= n1203; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1212 <= 6'b000000; + else + n1212 <= n1208; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1216 <= 6'b000000; + else + n1216 <= n1212; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1220 <= 6'b000000; + else + n1220 <= n1216; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1224 <= 6'b000000; + else + n1224 <= n1220; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1229 <= 1'b0; + else + n1229 <= n1225; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1233 <= 1'b0; + else + n1233 <= n1229; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1237 <= 1'b0; + else + n1237 <= n1233; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1241 <= 1'b0; + else + n1241 <= n1237; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2082 == 1'b1) + n1247 <= 6'b000000; + else + n1247 <= n1244; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1254 <= 1'b0; + else + n1254 <= n1251; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1259 <= 1'b0; + else + n1259 <= n1207; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1267 == 1'b1) + n1270m <= n1191; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1270ra <= n1247; + end +assign n1270 = n1270m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1271 == 1'b1) + n1274m <= n1191; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1274ra <= n1247; + end +assign n1274 = n1274m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1278 <= 1'b0; + else + n1278 <= n1255; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2081 == 1'b1) + n1284 <= 6'b000000; + else + n1284 <= n1281; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1291 <= 1'b0; + else + n1291 <= n1288; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1304 == 1'b1) + n1307m <= n1191; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1307ra <= n1284; + end +assign n1307 = n1307m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1308 == 1'b1) + n1311m <= n1191; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1311ra <= n1284; + end +assign n1311 = n1311m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1315 <= 1'b0; + else + n1315 <= n1292; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1324 <= 1'b0; + else + n1324 <= n1321; +always @ (posedge clock_c) + if (n2079 == 1'b1) + if (n2080 == 1'b1) + n1335 <= 7'b0000000; + else + n1335 <= n1332; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1344 <= 1'b0; + else + n1344 <= n1341; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1348 <= 1'b0; + else + n1348 <= n1340; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1354 <= 16'b0000000000000000; + else + n1354 <= n1329; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1360 <= 16'b0000000000000000; + else + n1360 <= n1330; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1366 <= 8'b00000000; + else + n1366 <= n1355; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1370 <= 8'b00000000; + else + n1370 <= n1366; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1374 <= 8'b00000000; + else + n1374 <= n1356; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1378 <= 8'b00000000; + else + n1378 <= n1374; +always @ (posedge clock_c) + if (n2061 == 1'b1) + case (n1350) + 5'b00000 : n1381 <= 16'b0111111100000000; + 5'b00001 : n1381 <= 16'b0111111111110011; + 5'b00010 : n1381 <= 16'b0111110111100111; + 5'b00011 : n1381 <= 16'b0111101011011010; + 5'b00100 : n1381 <= 16'b0111011011001111; + 5'b00101 : n1381 <= 16'b0111000011000011; + 5'b00110 : n1381 <= 16'b0110101010111000; + 5'b00111 : n1381 <= 16'b0110001010101110; + 5'b01000 : n1381 <= 16'b0101101010100101; + 5'b01001 : n1381 <= 16'b0101000110011101; + 5'b01010 : n1381 <= 16'b0100011110010101; + 5'b01011 : n1381 <= 16'b0011110010001111; + 5'b01100 : n1381 <= 16'b0011000010001001; + 5'b01101 : n1381 <= 16'b0010010110000101; + 5'b01110 : n1381 <= 16'b0001100010000010; + 5'b01111 : n1381 <= 16'b0000110010000000; + 5'b10000 : n1381 <= 16'b0000000010000000; + 5'b10001 : n1381 <= 16'b1111001110000000; + 5'b10010 : n1381 <= 16'b1110011110000010; + 5'b10011 : n1381 <= 16'b1101101010000101; + 5'b10100 : n1381 <= 16'b1100111110001001; + 5'b10101 : n1381 <= 16'b1100001110001111; + 5'b10110 : n1381 <= 16'b1011100010010101; + 5'b10111 : n1381 <= 16'b1010111010011101; + 5'b11000 : n1381 <= 16'b1010010110100101; + 5'b11001 : n1381 <= 16'b1001110110101110; + 5'b11010 : n1381 <= 16'b1001010110111000; + 5'b11011 : n1381 <= 16'b1000111111000011; + 5'b11100 : n1381 <= 16'b1000100111001111; + 5'b11101 : n1381 <= 16'b1000010111011010; + 5'b11110 : n1381 <= 16'b1000001011100111; + 5'b11111 : n1381 <= 16'b1000000011110011; + endcase +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1389 <= 8'b00000000; + else + n1389 <= n1385; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1395 <= 8'b00000000; + else + n1395 <= n1391; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1400 <= 8'b00000000; + else + n1400 <= n1396; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1406 <= 8'b00000000; + else + n1406 <= n1402; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1412 <= 8'b00000000; + else + n1412 <= n1408; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1417 <= 8'b00000000; + else + n1417 <= n1413; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1424 <= 16'b0000000000000000; + else + n1424 <= n1420; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1431 <= 16'b0000000000000000; + else + n1431 <= n1427; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1436 <= 1'b0; + else + n1436 <= n1349; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1440 <= 1'b0; + else + n1440 <= n1436; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1444 <= 1'b0; + else + n1444 <= n1440; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1448 <= 1'b0; + else + n1448 <= n1444; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1453 <= 6'b000000; + else + n1453 <= n1449; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1457 <= 6'b000000; + else + n1457 <= n1453; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1461 <= 6'b000000; + else + n1461 <= n1457; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1465 <= 6'b000000; + else + n1465 <= n1461; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1470 <= 1'b0; + else + n1470 <= n1466; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1474 <= 1'b0; + else + n1474 <= n1470; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1478 <= 1'b0; + else + n1478 <= n1474; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1482 <= 1'b0; + else + n1482 <= n1478; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2076 == 1'b1) + n1488 <= 6'b000000; + else + n1488 <= n1485; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1495 <= 1'b0; + else + n1495 <= n1492; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1500 <= 1'b0; + else + n1500 <= n1448; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1508 == 1'b1) + n1511m <= n1432; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1511ra <= n1488; + end +assign n1511 = n1511m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1512 == 1'b1) + n1515m <= n1432; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1515ra <= n1488; + end +assign n1515 = n1515m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1519 <= 1'b0; + else + n1519 <= n1496; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2075 == 1'b1) + n1525 <= 6'b000000; + else + n1525 <= n1522; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1532 <= 1'b0; + else + n1532 <= n1529; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1545 == 1'b1) + n1548m <= n1432; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1548ra <= n1525; + end +assign n1548 = n1548m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1549 == 1'b1) + n1552m <= n1432; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1552ra <= n1525; + end +assign n1552 = n1552m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1556 <= 1'b0; + else + n1556 <= n1533; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1565 <= 1'b0; + else + n1565 <= n1562; +always @ (posedge clock_c) + if (n2073 == 1'b1) + if (n2074 == 1'b1) + n1576 <= 7'b0000000; + else + n1576 <= n1573; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1585 <= 1'b0; + else + n1585 <= n1582; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1589 <= 1'b0; + else + n1589 <= n1581; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1595 <= 16'b0000000000000000; + else + n1595 <= n1570; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1601 <= 16'b0000000000000000; + else + n1601 <= n1571; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1607 <= 8'b00000000; + else + n1607 <= n1596; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1611 <= 8'b00000000; + else + n1611 <= n1607; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1615 <= 8'b00000000; + else + n1615 <= n1597; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1619 <= 8'b00000000; + else + n1619 <= n1615; +always @ (posedge clock_c) + if (n2061 == 1'b1) + case (n1591) + 6'b000000 : n1622 <= 16'b0111111100000000; + 6'b000001 : n1622 <= 16'b0111111111111001; + 6'b000010 : n1622 <= 16'b0111111111110011; + 6'b000011 : n1622 <= 16'b0111111011101101; + 6'b000100 : n1622 <= 16'b0111110111100111; + 6'b000101 : n1622 <= 16'b0111110011100000; + 6'b000110 : n1622 <= 16'b0111101011011010; + 6'b000111 : n1622 <= 16'b0111100011010100; + 6'b001000 : n1622 <= 16'b0111011011001111; + 6'b001001 : n1622 <= 16'b0111001111001001; + 6'b001010 : n1622 <= 16'b0111000011000011; + 6'b001011 : n1622 <= 16'b0110110110111110; + 6'b001100 : n1622 <= 16'b0110101010111000; + 6'b001101 : n1622 <= 16'b0110011010110011; + 6'b001110 : n1622 <= 16'b0110001010101110; + 6'b001111 : n1622 <= 16'b0101111010101010; + 6'b010000 : n1622 <= 16'b0101101010100101; + 6'b010001 : n1622 <= 16'b0101010110100001; + 6'b010010 : n1622 <= 16'b0101000110011101; + 6'b010011 : n1622 <= 16'b0100110010011001; + 6'b010100 : n1622 <= 16'b0100011110010101; + 6'b010101 : n1622 <= 16'b0100000110010010; + 6'b010110 : n1622 <= 16'b0011110010001111; + 6'b010111 : n1622 <= 16'b0011011010001100; + 6'b011000 : n1622 <= 16'b0011000010001001; + 6'b011001 : n1622 <= 16'b0010101110000111; + 6'b011010 : n1622 <= 16'b0010010110000101; + 6'b011011 : n1622 <= 16'b0001111110000011; + 6'b011100 : n1622 <= 16'b0001100010000010; + 6'b011101 : n1622 <= 16'b0001001010000001; + 6'b011110 : n1622 <= 16'b0000110010000000; + 6'b011111 : n1622 <= 16'b0000011010000000; + 6'b100000 : n1622 <= 16'b0000000010000000; + 6'b100001 : n1622 <= 16'b1111100110000000; + 6'b100010 : n1622 <= 16'b1111001110000000; + 6'b100011 : n1622 <= 16'b1110110110000001; + 6'b100100 : n1622 <= 16'b1110011110000010; + 6'b100101 : n1622 <= 16'b1110000010000011; + 6'b100110 : n1622 <= 16'b1101101010000101; + 6'b100111 : n1622 <= 16'b1101010010000111; + 6'b101000 : n1622 <= 16'b1100111110001001; + 6'b101001 : n1622 <= 16'b1100100110001100; + 6'b101010 : n1622 <= 16'b1100001110001111; + 6'b101011 : n1622 <= 16'b1011111010010010; + 6'b101100 : n1622 <= 16'b1011100010010101; + 6'b101101 : n1622 <= 16'b1011001110011001; + 6'b101110 : n1622 <= 16'b1010111010011101; + 6'b101111 : n1622 <= 16'b1010101010100001; + 6'b110000 : n1622 <= 16'b1010010110100101; + 6'b110001 : n1622 <= 16'b1010000110101010; + 6'b110010 : n1622 <= 16'b1001110110101110; + 6'b110011 : n1622 <= 16'b1001100110110011; + 6'b110100 : n1622 <= 16'b1001010110111000; + 6'b110101 : n1622 <= 16'b1001001010111110; + 6'b110110 : n1622 <= 16'b1000111111000011; + 6'b110111 : n1622 <= 16'b1000110011001001; + 6'b111000 : n1622 <= 16'b1000100111001111; + 6'b111001 : n1622 <= 16'b1000011111010100; + 6'b111010 : n1622 <= 16'b1000010111011010; + 6'b111011 : n1622 <= 16'b1000001111100000; + 6'b111100 : n1622 <= 16'b1000001011100111; + 6'b111101 : n1622 <= 16'b1000000111101101; + 6'b111110 : n1622 <= 16'b1000000011110011; + 6'b111111 : n1622 <= 16'b1000000011111001; + endcase +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1630 <= 8'b00000000; + else + n1630 <= n1626; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1636 <= 8'b00000000; + else + n1636 <= n1632; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1641 <= 8'b00000000; + else + n1641 <= n1637; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1647 <= 8'b00000000; + else + n1647 <= n1643; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1653 <= 8'b00000000; + else + n1653 <= n1649; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1658 <= 8'b00000000; + else + n1658 <= n1654; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1665 <= 16'b0000000000000000; + else + n1665 <= n1661; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1672 <= 16'b0000000000000000; + else + n1672 <= n1668; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1677 <= 1'b0; + else + n1677 <= n1590; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1681 <= 1'b0; + else + n1681 <= n1677; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1685 <= 1'b0; + else + n1685 <= n1681; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1689 <= 1'b0; + else + n1689 <= n1685; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1694 <= 6'b000000; + else + n1694 <= n1690; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1698 <= 6'b000000; + else + n1698 <= n1694; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1702 <= 6'b000000; + else + n1702 <= n1698; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1706 <= 6'b000000; + else + n1706 <= n1702; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1711 <= 1'b0; + else + n1711 <= n1707; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1715 <= 1'b0; + else + n1715 <= n1711; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1719 <= 1'b0; + else + n1719 <= n1715; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1723 <= 1'b0; + else + n1723 <= n1719; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2070 == 1'b1) + n1729 <= 6'b000000; + else + n1729 <= n1726; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1736 <= 1'b0; + else + n1736 <= n1733; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1741 <= 1'b0; + else + n1741 <= n1689; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1749 == 1'b1) + n1752m <= n1673; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1752ra <= n1729; + end +assign n1752 = n1752m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1753 == 1'b1) + n1756m <= n1673; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1756ra <= n1729; + end +assign n1756 = n1756m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1760 <= 1'b0; + else + n1760 <= n1737; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2069 == 1'b1) + n1766 <= 6'b000000; + else + n1766 <= n1763; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1773 <= 1'b0; + else + n1773 <= n1770; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1786 == 1'b1) + n1789m <= n1673; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1789ra <= n1766; + end +assign n1789 = n1789m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1790 == 1'b1) + n1793m <= n1673; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1793ra <= n1766; + end +assign n1793 = n1793m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1797 <= 1'b0; + else + n1797 <= n1774; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1806 <= 1'b0; + else + n1806 <= n1803; +always @ (posedge clock_c) + if (n2067 == 1'b1) + if (n2068 == 1'b1) + n1817 <= 7'b0000000; + else + n1817 <= n1814; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1826 <= 1'b0; + else + n1826 <= n1823; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1830 <= 1'b0; + else + n1830 <= n1822; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1836 <= 16'b0000000000000000; + else + n1836 <= n1811; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1842 <= 16'b0000000000000000; + else + n1842 <= n1812; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1848 <= 8'b00000000; + else + n1848 <= n1837; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1852 <= 8'b00000000; + else + n1852 <= n1848; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1856 <= 8'b00000000; + else + n1856 <= n1838; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1860 <= 8'b00000000; + else + n1860 <= n1856; +always @ (posedge clock_c) + if (n2061 == 1'b1) + case (n1832) + 7'b0000000 : n1863 <= 16'b0111111100000000; + 7'b0000001 : n1863 <= 16'b0111111111111100; + 7'b0000010 : n1863 <= 16'b0111111111111001; + 7'b0000011 : n1863 <= 16'b0111111111110110; + 7'b0000100 : n1863 <= 16'b0111111111110011; + 7'b0000101 : n1863 <= 16'b0111111111110000; + 7'b0000110 : n1863 <= 16'b0111111011101101; + 7'b0000111 : n1863 <= 16'b0111111011101010; + 7'b0001000 : n1863 <= 16'b0111110111100111; + 7'b0001001 : n1863 <= 16'b0111110011100011; + 7'b0001010 : n1863 <= 16'b0111110011100000; + 7'b0001011 : n1863 <= 16'b0111101111011101; + 7'b0001100 : n1863 <= 16'b0111101011011010; + 7'b0001101 : n1863 <= 16'b0111100111010111; + 7'b0001110 : n1863 <= 16'b0111100011010100; + 7'b0001111 : n1863 <= 16'b0111011111010001; + 7'b0010000 : n1863 <= 16'b0111011011001111; + 7'b0010001 : n1863 <= 16'b0111010111001100; + 7'b0010010 : n1863 <= 16'b0111001111001001; + 7'b0010011 : n1863 <= 16'b0111001011000110; + 7'b0010100 : n1863 <= 16'b0111000011000011; + 7'b0010101 : n1863 <= 16'b0110111111000000; + 7'b0010110 : n1863 <= 16'b0110110110111110; + 7'b0010111 : n1863 <= 16'b0110110010111011; + 7'b0011000 : n1863 <= 16'b0110101010111000; + 7'b0011001 : n1863 <= 16'b0110100010110110; + 7'b0011010 : n1863 <= 16'b0110011010110011; + 7'b0011011 : n1863 <= 16'b0110010010110001; + 7'b0011100 : n1863 <= 16'b0110001010101110; + 7'b0011101 : n1863 <= 16'b0110000010101100; + 7'b0011110 : n1863 <= 16'b0101111010101010; + 7'b0011111 : n1863 <= 16'b0101110010100111; + 7'b0100000 : n1863 <= 16'b0101101010100101; + 7'b0100001 : n1863 <= 16'b0101100010100011; + 7'b0100010 : n1863 <= 16'b0101010110100001; + 7'b0100011 : n1863 <= 16'b0101001110011111; + 7'b0100100 : n1863 <= 16'b0101000110011101; + 7'b0100101 : n1863 <= 16'b0100111010011011; + 7'b0100110 : n1863 <= 16'b0100110010011001; + 7'b0100111 : n1863 <= 16'b0100100110010111; + 7'b0101000 : n1863 <= 16'b0100011110010101; + 7'b0101001 : n1863 <= 16'b0100010010010011; + 7'b0101010 : n1863 <= 16'b0100000110010010; + 7'b0101011 : n1863 <= 16'b0011111110010000; + 7'b0101100 : n1863 <= 16'b0011110010001111; + 7'b0101101 : n1863 <= 16'b0011100110001101; + 7'b0101110 : n1863 <= 16'b0011011010001100; + 7'b0101111 : n1863 <= 16'b0011001110001010; + 7'b0110000 : n1863 <= 16'b0011000010001001; + 7'b0110001 : n1863 <= 16'b0010111010001000; + 7'b0110010 : n1863 <= 16'b0010101110000111; + 7'b0110011 : n1863 <= 16'b0010100010000110; + 7'b0110100 : n1863 <= 16'b0010010110000101; + 7'b0110101 : n1863 <= 16'b0010001010000100; + 7'b0110110 : n1863 <= 16'b0001111110000011; + 7'b0110111 : n1863 <= 16'b0001110010000011; + 7'b0111000 : n1863 <= 16'b0001100010000010; + 7'b0111001 : n1863 <= 16'b0001010110000001; + 7'b0111010 : n1863 <= 16'b0001001010000001; + 7'b0111011 : n1863 <= 16'b0000111110000000; + 7'b0111100 : n1863 <= 16'b0000110010000000; + 7'b0111101 : n1863 <= 16'b0000100110000000; + 7'b0111110 : n1863 <= 16'b0000011010000000; + 7'b0111111 : n1863 <= 16'b0000001110000000; + 7'b1000000 : n1863 <= 16'b0000000010000000; + 7'b1000001 : n1863 <= 16'b1111110010000000; + 7'b1000010 : n1863 <= 16'b1111100110000000; + 7'b1000011 : n1863 <= 16'b1111011010000000; + 7'b1000100 : n1863 <= 16'b1111001110000000; + 7'b1000101 : n1863 <= 16'b1111000010000000; + 7'b1000110 : n1863 <= 16'b1110110110000001; + 7'b1000111 : n1863 <= 16'b1110101010000001; + 7'b1001000 : n1863 <= 16'b1110011110000010; + 7'b1001001 : n1863 <= 16'b1110001110000011; + 7'b1001010 : n1863 <= 16'b1110000010000011; + 7'b1001011 : n1863 <= 16'b1101110110000100; + 7'b1001100 : n1863 <= 16'b1101101010000101; + 7'b1001101 : n1863 <= 16'b1101011110000110; + 7'b1001110 : n1863 <= 16'b1101010010000111; + 7'b1001111 : n1863 <= 16'b1101000110001000; + 7'b1010000 : n1863 <= 16'b1100111110001001; + 7'b1010001 : n1863 <= 16'b1100110010001010; + 7'b1010010 : n1863 <= 16'b1100100110001100; + 7'b1010011 : n1863 <= 16'b1100011010001101; + 7'b1010100 : n1863 <= 16'b1100001110001111; + 7'b1010101 : n1863 <= 16'b1100000010010000; + 7'b1010110 : n1863 <= 16'b1011111010010010; + 7'b1010111 : n1863 <= 16'b1011101110010011; + 7'b1011000 : n1863 <= 16'b1011100010010101; + 7'b1011001 : n1863 <= 16'b1011011010010111; + 7'b1011010 : n1863 <= 16'b1011001110011001; + 7'b1011011 : n1863 <= 16'b1011000110011011; + 7'b1011100 : n1863 <= 16'b1010111010011101; + 7'b1011101 : n1863 <= 16'b1010110010011111; + 7'b1011110 : n1863 <= 16'b1010101010100001; + 7'b1011111 : n1863 <= 16'b1010011110100011; + 7'b1100000 : n1863 <= 16'b1010010110100101; + 7'b1100001 : n1863 <= 16'b1010001110100111; + 7'b1100010 : n1863 <= 16'b1010000110101010; + 7'b1100011 : n1863 <= 16'b1001111110101100; + 7'b1100100 : n1863 <= 16'b1001110110101110; + 7'b1100101 : n1863 <= 16'b1001101110110001; + 7'b1100110 : n1863 <= 16'b1001100110110011; + 7'b1100111 : n1863 <= 16'b1001011110110110; + 7'b1101000 : n1863 <= 16'b1001010110111000; + 7'b1101001 : n1863 <= 16'b1001001110111011; + 7'b1101010 : n1863 <= 16'b1001001010111110; + 7'b1101011 : n1863 <= 16'b1001000011000000; + 7'b1101100 : n1863 <= 16'b1000111111000011; + 7'b1101101 : n1863 <= 16'b1000110111000110; + 7'b1101110 : n1863 <= 16'b1000110011001001; + 7'b1101111 : n1863 <= 16'b1000101011001100; + 7'b1110000 : n1863 <= 16'b1000100111001111; + 7'b1110001 : n1863 <= 16'b1000100011010001; + 7'b1110010 : n1863 <= 16'b1000011111010100; + 7'b1110011 : n1863 <= 16'b1000011011010111; + 7'b1110100 : n1863 <= 16'b1000010111011010; + 7'b1110101 : n1863 <= 16'b1000010011011101; + 7'b1110110 : n1863 <= 16'b1000001111100000; + 7'b1110111 : n1863 <= 16'b1000001111100011; + 7'b1111000 : n1863 <= 16'b1000001011100111; + 7'b1111001 : n1863 <= 16'b1000000111101010; + 7'b1111010 : n1863 <= 16'b1000000111101101; + 7'b1111011 : n1863 <= 16'b1000000011110000; + 7'b1111100 : n1863 <= 16'b1000000011110011; + 7'b1111101 : n1863 <= 16'b1000000011110110; + 7'b1111110 : n1863 <= 16'b1000000011111001; + 7'b1111111 : n1863 <= 16'b1000000011111100; + endcase +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1871 <= 8'b00000000; + else + n1871 <= n1867; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1877 <= 8'b00000000; + else + n1877 <= n1873; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1882 <= 8'b00000000; + else + n1882 <= n1878; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1888 <= 8'b00000000; + else + n1888 <= n1884; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1894 <= 8'b00000000; + else + n1894 <= n1890; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1899 <= 8'b00000000; + else + n1899 <= n1895; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1906 <= 16'b0000000000000000; + else + n1906 <= n1902; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1913 <= 16'b0000000000000000; + else + n1913 <= n1909; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1918 <= 1'b0; + else + n1918 <= n1831; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1922 <= 1'b0; + else + n1922 <= n1918; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1926 <= 1'b0; + else + n1926 <= n1922; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1930 <= 1'b0; + else + n1930 <= n1926; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1935 <= 6'b000000; + else + n1935 <= n1931; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1939 <= 6'b000000; + else + n1939 <= n1935; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1943 <= 6'b000000; + else + n1943 <= n1939; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1947 <= 6'b000000; + else + n1947 <= n1943; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1952 <= 1'b0; + else + n1952 <= n1948; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1956 <= 1'b0; + else + n1956 <= n1952; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1960 <= 1'b0; + else + n1960 <= n1956; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1964 <= 1'b0; + else + n1964 <= n1960; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2064 == 1'b1) + n1970 <= 6'b000000; + else + n1970 <= n1967; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1977 <= 1'b0; + else + n1977 <= n1974; +always @ (posedge clock_c) +begin + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n1982 <= 1'b0; + else + n1982 <= n1930; +end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1990 == 1'b1) + n1993m <= n1914; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1993ra <= n1970; + end +assign n1993 = n1993m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n1994 == 1'b1) + n1997m <= n1914; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n1997ra <= n1970; + end +assign n1997 = n1997m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n2001 <= 1'b0; + else + n2001 <= n1978; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2063 == 1'b1) + n2007 <= 6'b000000; + else + n2007 <= n2004; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n2014 <= 1'b0; + else + n2014 <= n2011; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n2027 == 1'b1) + n2030m <= n1914; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n2030ra <= n2007; + end +assign n2030 = n2030m; +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + if (n2031 == 1'b1) + n2034m <= n1914; + end +always @ (posedge clock_c) + if (n2061 == 1'b1) begin + n2034ra <= n2007; + end +assign n2034 = n2034m; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n2038 <= 1'b0; + else + n2038 <= n2015; +always @ (posedge clock_c) + if (n2061 == 1'b1) + if (n2062 == 1'b1) + n2047 <= 1'b0; + else + n2047 <= n2044; +endmodule + + diff --git a/BENCHMARK/counter120bitx5/counter120bitx5_yosys.blif b/BENCHMARK/counter120bitx5/counter120bitx5_yosys.blif new file mode 100644 index 00000000..d294f65b --- /dev/null +++ b/BENCHMARK/counter120bitx5/counter120bitx5_yosys.blif @@ -0,0 +1,7055 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model counter120bitx5 +.inputs clk1 clk2 clk3 clk4 clk5 reset +.outputs out1x(0) out1x(1) out1x(2) out1x(3) out1x(4) out1x(5) out1x(6) out1x(7) out1x(8) out1x(9) out1x(10) out1x(11) out1x(12) out1x(13) out2x(0) out2x(1) out2x(2) out2x(3) out2x(4) out2x(5) out2x(6) out2x(7) out2x(8) out2x(9) out2x(10) out2x(11) out2x(12) out2x(13) out3x(0) out3x(1) out3x(2) out3x(3) out3x(4) out3x(5) out3x(6) out3x(7) out3x(8) out3x(9) out3x(10) out3x(11) out3x(12) out3x(13) out4x(0) out4x(1) out4x(2) out4x(3) out4x(4) out4x(5) out4x(6) out4x(7) out4x(8) out4x(9) out4x(10) out4x(11) out4x(12) out4x(13) out5x(0) out5x(1) out5x(2) out5x(3) out5x(4) out5x(5) out5x(6) out5x(7) out5x(8) out5x(9) out5x(10) out5x(11) out5x(12) out5x(13) +.names $false +.names $true +1 +.names $undef +.subckt logic_1 a=$auto$hilomap.cc:39:hilomap_worker$10927 +.subckt logic_0 a=$auto$hilomap.cc:47:hilomap_worker$10925 +.subckt in_buff A=clk1 Q=$iopadmap$clk1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=clk2 Q=$iopadmap$clk2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=clk3 Q=$iopadmap$clk3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=clk4 Q=$iopadmap$clk4 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=clk5 Q=$iopadmap$clk5 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=cnt1(0) Q=out1x(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(1) Q=out1x(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(117) Q=out1x(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(118) Q=out1x(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(119) Q=out1x(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(120) Q=out1x(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(2) Q=out1x(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(3) Q=out1x(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(4) Q=out1x(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(5) Q=out1x(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(6) Q=out1x(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(7) Q=out1x(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(115) Q=out1x(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt1(116) Q=out1x(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(0) Q=out2x(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(1) Q=out2x(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(117) Q=out2x(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(118) Q=out2x(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(119) Q=out2x(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(120) Q=out2x(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(2) Q=out2x(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(3) Q=out2x(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(4) Q=out2x(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(5) Q=out2x(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(6) Q=out2x(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(7) Q=out2x(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(115) Q=out2x(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt2(116) Q=out2x(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(0) Q=out3x(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(1) Q=out3x(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(117) Q=out3x(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(118) Q=out3x(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(119) Q=out3x(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(120) Q=out3x(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(2) Q=out3x(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(3) Q=out3x(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(4) Q=out3x(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(5) Q=out3x(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(6) Q=out3x(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(7) Q=out3x(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(115) Q=out3x(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt3(116) Q=out3x(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(0) Q=out4x(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(1) Q=out4x(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(117) Q=out4x(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(118) Q=out4x(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(119) Q=out4x(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(120) Q=out4x(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(2) Q=out4x(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(3) Q=out4x(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(4) Q=out4x(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(5) Q=out4x(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(6) Q=out4x(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(7) Q=out4x(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(115) Q=out4x(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt4(116) Q=out4x(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(0) Q=out5x(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(1) Q=out5x(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(117) Q=out5x(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(118) Q=out5x(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(119) Q=out5x(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(120) Q=out5x(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(2) Q=out5x(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(3) Q=out5x(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(4) Q=out5x(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(5) Q=out5x(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(6) Q=out5x(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(7) Q=out5x(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(115) Q=out5x(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cnt5(116) Q=out5x(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=reset Q=$iopadmap$reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt ff CQZ=cnt1(120) D=cnt1_ff_CQZ_D(120) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(119) D=cnt1_ff_CQZ_D(119) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(110) D=cnt1_ff_CQZ_D(110) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(20) D=cnt1_ff_CQZ_D(20) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(19) D=cnt1_ff_CQZ_D(19) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(18) D=cnt1_ff_CQZ_D(18) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(17) D=cnt1_ff_CQZ_D(17) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(16) D=cnt1_ff_CQZ_D(16) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(15) D=cnt1_ff_CQZ_D(15) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(14) D=cnt1_ff_CQZ_D(14) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(13) D=cnt1_ff_CQZ_D(13) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(12) D=cnt1_ff_CQZ_D(12) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(11) D=cnt1_ff_CQZ_D(11) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(109) D=cnt1_ff_CQZ_D(109) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(10) D=cnt1_ff_CQZ_D(10) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(9) D=cnt1_ff_CQZ_D(9) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(8) D=cnt1_ff_CQZ_D(8) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(7) D=cnt1_ff_CQZ_D(7) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(6) D=cnt1_ff_CQZ_D(6) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(5) D=cnt1_ff_CQZ_D(5) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(4) D=cnt1_ff_CQZ_D(4) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(3) D=cnt1_ff_CQZ_D(3) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(2) D=cnt1_ff_CQZ_D(2) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(1) D=cnt1_ff_CQZ_D(1) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(108) D=cnt1_ff_CQZ_D(108) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(0) D=cnt1_ff_CQZ_D(0) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(107) D=cnt1_ff_CQZ_D(107) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(106) D=cnt1_ff_CQZ_D(106) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(105) D=cnt1_ff_CQZ_D(105) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(104) D=cnt1_ff_CQZ_D(104) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(103) D=cnt1_ff_CQZ_D(103) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(102) D=cnt1_ff_CQZ_D(102) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(101) D=cnt1_ff_CQZ_D(101) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(118) D=cnt1_ff_CQZ_D(118) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(100) D=cnt1_ff_CQZ_D(100) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(99) D=cnt1_ff_CQZ_D(99) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(98) D=cnt1_ff_CQZ_D(98) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(97) D=cnt1_ff_CQZ_D(97) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(96) D=cnt1_ff_CQZ_D(96) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(95) D=cnt1_ff_CQZ_D(95) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(94) D=cnt1_ff_CQZ_D(94) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(93) D=cnt1_ff_CQZ_D(93) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(92) D=cnt1_ff_CQZ_D(92) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(91) D=cnt1_ff_CQZ_D(91) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(117) D=cnt1_ff_CQZ_D(117) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(90) D=cnt1_ff_CQZ_D(90) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(89) D=cnt1_ff_CQZ_D(89) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(88) D=cnt1_ff_CQZ_D(88) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(87) D=cnt1_ff_CQZ_D(87) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(86) D=cnt1_ff_CQZ_D(86) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(85) D=cnt1_ff_CQZ_D(85) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(84) D=cnt1_ff_CQZ_D(84) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(83) D=cnt1_ff_CQZ_D(83) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(82) D=cnt1_ff_CQZ_D(82) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(81) D=cnt1_ff_CQZ_D(81) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(116) D=cnt1_ff_CQZ_D(116) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(80) D=cnt1_ff_CQZ_D(80) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(79) D=cnt1_ff_CQZ_D(79) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(78) D=cnt1_ff_CQZ_D(78) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(77) D=cnt1_ff_CQZ_D(77) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(76) D=cnt1_ff_CQZ_D(76) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(75) D=cnt1_ff_CQZ_D(75) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(74) D=cnt1_ff_CQZ_D(74) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(73) D=cnt1_ff_CQZ_D(73) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(72) D=cnt1_ff_CQZ_D(72) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(71) D=cnt1_ff_CQZ_D(71) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(115) D=cnt1_ff_CQZ_D(115) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(70) D=cnt1_ff_CQZ_D(70) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(69) D=cnt1_ff_CQZ_D(69) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(68) D=cnt1_ff_CQZ_D(68) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(67) D=cnt1_ff_CQZ_D(67) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(66) D=cnt1_ff_CQZ_D(66) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(65) D=cnt1_ff_CQZ_D(65) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(64) D=cnt1_ff_CQZ_D(64) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(63) D=cnt1_ff_CQZ_D(63) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(62) D=cnt1_ff_CQZ_D(62) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(61) D=cnt1_ff_CQZ_D(61) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(114) D=cnt1_ff_CQZ_D(114) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(60) D=cnt1_ff_CQZ_D(60) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(59) D=cnt1_ff_CQZ_D(59) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(58) D=cnt1_ff_CQZ_D(58) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(57) D=cnt1_ff_CQZ_D(57) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(56) D=cnt1_ff_CQZ_D(56) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(55) D=cnt1_ff_CQZ_D(55) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(54) D=cnt1_ff_CQZ_D(54) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(53) D=cnt1_ff_CQZ_D(53) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(52) D=cnt1_ff_CQZ_D(52) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(51) D=cnt1_ff_CQZ_D(51) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(113) D=cnt1_ff_CQZ_D(113) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(50) D=cnt1_ff_CQZ_D(50) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(49) D=cnt1_ff_CQZ_D(49) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(48) D=cnt1_ff_CQZ_D(48) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(47) D=cnt1_ff_CQZ_D(47) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(46) D=cnt1_ff_CQZ_D(46) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(45) D=cnt1_ff_CQZ_D(45) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(44) D=cnt1_ff_CQZ_D(44) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(43) D=cnt1_ff_CQZ_D(43) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(42) D=cnt1_ff_CQZ_D(42) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(41) D=cnt1_ff_CQZ_D(41) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(112) D=cnt1_ff_CQZ_D(112) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(40) D=cnt1_ff_CQZ_D(40) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(39) D=cnt1_ff_CQZ_D(39) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(38) D=cnt1_ff_CQZ_D(38) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(37) D=cnt1_ff_CQZ_D(37) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(36) D=cnt1_ff_CQZ_D(36) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(35) D=cnt1_ff_CQZ_D(35) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(34) D=cnt1_ff_CQZ_D(34) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(33) D=cnt1_ff_CQZ_D(33) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(32) D=cnt1_ff_CQZ_D(32) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(31) D=cnt1_ff_CQZ_D(31) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(111) D=cnt1_ff_CQZ_D(111) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(30) D=cnt1_ff_CQZ_D(30) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(29) D=cnt1_ff_CQZ_D(29) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(28) D=cnt1_ff_CQZ_D(28) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(27) D=cnt1_ff_CQZ_D(27) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(26) D=cnt1_ff_CQZ_D(26) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(25) D=cnt1_ff_CQZ_D(25) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(24) D=cnt1_ff_CQZ_D(24) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(23) D=cnt1_ff_CQZ_D(23) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(22) D=cnt1_ff_CQZ_D(22) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt1(21) D=cnt1_ff_CQZ_D(21) QCK=$iopadmap$clk1 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:31.1-43.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_I0 I1=cnt1(119) I2=$iopadmap$reset I3=cnt1(120) O=cnt1_ff_CQZ_D(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(119) I2=cnt1_ff_CQZ_D_LUT4_O_I0 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(110) I2=cnt1_ff_CQZ_D_LUT4_O_9_I0 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_101_I2 I1=cnt1(19) I2=$iopadmap$reset I3=cnt1(20) O=cnt1_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(19) I2=cnt1_ff_CQZ_D_LUT4_O_101_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_104_I2 I1=cnt1(16) I2=cnt1(17) I3=cnt1(18) O=cnt1_ff_CQZ_D_LUT4_O_101_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_102_I3 O=cnt1_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_104_I2 I1=cnt1(16) I2=cnt1(17) I3=cnt1(18) O=cnt1_ff_CQZ_D_LUT4_O_102_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_104_I2 I1=cnt1(16) I2=$iopadmap$reset I3=cnt1(17) O=cnt1_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(16) I2=cnt1_ff_CQZ_D_LUT4_O_104_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_107_I2 I1=cnt1(13) I2=cnt1(14) I3=cnt1(15) O=cnt1_ff_CQZ_D_LUT4_O_104_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_105_I3 O=cnt1_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_107_I2 I1=cnt1(13) I2=cnt1(14) I3=cnt1(15) O=cnt1_ff_CQZ_D_LUT4_O_105_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_107_I2 I1=cnt1(13) I2=$iopadmap$reset I3=cnt1(14) O=cnt1_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(13) I2=cnt1_ff_CQZ_D_LUT4_O_107_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_110_I2 I1=cnt1(10) I2=cnt1(11) I3=cnt1(12) O=cnt1_ff_CQZ_D_LUT4_O_107_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_108_I3 O=cnt1_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_110_I2 I1=cnt1(10) I2=cnt1(11) I3=cnt1(12) O=cnt1_ff_CQZ_D_LUT4_O_108_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_110_I2 I1=cnt1(10) I2=$iopadmap$reset I3=cnt1(11) O=cnt1_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_11_I3 O=cnt1_ff_CQZ_D(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(10) I2=cnt1_ff_CQZ_D_LUT4_O_110_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_113_I2 I1=cnt1(7) I2=cnt1(8) I3=cnt1(9) O=cnt1_ff_CQZ_D_LUT4_O_110_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_111_I3 O=cnt1_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_113_I2 I1=cnt1(7) I2=cnt1(8) I3=cnt1(9) O=cnt1_ff_CQZ_D_LUT4_O_111_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_113_I2 I1=cnt1(7) I2=$iopadmap$reset I3=cnt1(8) O=cnt1_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(7) I2=cnt1_ff_CQZ_D_LUT4_O_113_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_116_I2 I1=cnt1(4) I2=cnt1(5) I3=cnt1(6) O=cnt1_ff_CQZ_D_LUT4_O_113_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_114_I3 O=cnt1_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_116_I2 I1=cnt1(4) I2=cnt1(5) I3=cnt1(6) O=cnt1_ff_CQZ_D_LUT4_O_114_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_116_I2 I1=cnt1(4) I2=$iopadmap$reset I3=cnt1(5) O=cnt1_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(4) I2=cnt1_ff_CQZ_D_LUT4_O_116_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1(0) I1=cnt1(1) I2=cnt1(2) I3=cnt1(3) O=cnt1_ff_CQZ_D_LUT4_O_116_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_117_I3 O=cnt1_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1(0) I1=cnt1(1) I2=cnt1(2) I3=cnt1(3) O=cnt1_ff_CQZ_D_LUT4_O_117_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1(0) I1=cnt1(1) I2=$iopadmap$reset I3=cnt1(2) O=cnt1_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(1) I2=cnt1(0) I3=$iopadmap$reset O=cnt1_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_13_I2 I1=cnt1(107) I2=cnt1(108) I3=cnt1(109) O=cnt1_ff_CQZ_D_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_13_I2 I1=cnt1(107) I2=$iopadmap$reset I3=cnt1(108) O=cnt1_ff_CQZ_D(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt1(0) I3=$iopadmap$reset O=cnt1_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(107) I2=cnt1_ff_CQZ_D_LUT4_O_13_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_16_I2 I1=cnt1(104) I2=cnt1(105) I3=cnt1(106) O=cnt1_ff_CQZ_D_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_14_I3 O=cnt1_ff_CQZ_D(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_16_I2 I1=cnt1(104) I2=cnt1(105) I3=cnt1(106) O=cnt1_ff_CQZ_D_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_16_I2 I1=cnt1(104) I2=$iopadmap$reset I3=cnt1(105) O=cnt1_ff_CQZ_D(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(104) I2=cnt1_ff_CQZ_D_LUT4_O_16_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_19_I2 I1=cnt1(101) I2=cnt1(102) I3=cnt1(103) O=cnt1_ff_CQZ_D_LUT4_O_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_17_I3 O=cnt1_ff_CQZ_D(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_19_I2 I1=cnt1(101) I2=cnt1(102) I3=cnt1(103) O=cnt1_ff_CQZ_D_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_19_I2 I1=cnt1(101) I2=$iopadmap$reset I3=cnt1(102) O=cnt1_ff_CQZ_D(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(101) I2=cnt1_ff_CQZ_D_LUT4_O_19_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_22_I2 I1=cnt1(98) I2=cnt1(99) I3=cnt1(100) O=cnt1_ff_CQZ_D_LUT4_O_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_2_I3 O=cnt1_ff_CQZ_D(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_20_I3 O=cnt1_ff_CQZ_D(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_22_I2 I1=cnt1(98) I2=cnt1(99) I3=cnt1(100) O=cnt1_ff_CQZ_D_LUT4_O_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_22_I2 I1=cnt1(98) I2=$iopadmap$reset I3=cnt1(99) O=cnt1_ff_CQZ_D(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(98) I2=cnt1_ff_CQZ_D_LUT4_O_22_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_25_I2 I1=cnt1(95) I2=cnt1(96) I3=cnt1(97) O=cnt1_ff_CQZ_D_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_23_I3 O=cnt1_ff_CQZ_D(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_25_I2 I1=cnt1(95) I2=cnt1(96) I3=cnt1(97) O=cnt1_ff_CQZ_D_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_25_I2 I1=cnt1(95) I2=$iopadmap$reset I3=cnt1(96) O=cnt1_ff_CQZ_D(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(95) I2=cnt1_ff_CQZ_D_LUT4_O_25_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_28_I2 I1=cnt1(92) I2=cnt1(93) I3=cnt1(94) O=cnt1_ff_CQZ_D_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_26_I3 O=cnt1_ff_CQZ_D(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_28_I2 I1=cnt1(92) I2=cnt1(93) I3=cnt1(94) O=cnt1_ff_CQZ_D_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_28_I2 I1=cnt1(92) I2=$iopadmap$reset I3=cnt1(93) O=cnt1_ff_CQZ_D(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(92) I2=cnt1_ff_CQZ_D_LUT4_O_28_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_31_I2 I1=cnt1(89) I2=cnt1(90) I3=cnt1(91) O=cnt1_ff_CQZ_D_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_29_I3 O=cnt1_ff_CQZ_D(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_31_I2 I1=cnt1(89) I2=cnt1(90) I3=cnt1(91) O=cnt1_ff_CQZ_D_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_4_I2 I1=cnt1(116) I2=cnt1(117) I3=cnt1(118) O=cnt1_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_4_I2 I1=cnt1(116) I2=$iopadmap$reset I3=cnt1(117) O=cnt1_ff_CQZ_D(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_31_I2 I1=cnt1(89) I2=$iopadmap$reset I3=cnt1(90) O=cnt1_ff_CQZ_D(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(89) I2=cnt1_ff_CQZ_D_LUT4_O_31_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_34_I2 I1=cnt1(86) I2=cnt1(87) I3=cnt1(88) O=cnt1_ff_CQZ_D_LUT4_O_31_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_32_I3 O=cnt1_ff_CQZ_D(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_34_I2 I1=cnt1(86) I2=cnt1(87) I3=cnt1(88) O=cnt1_ff_CQZ_D_LUT4_O_32_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_34_I2 I1=cnt1(86) I2=$iopadmap$reset I3=cnt1(87) O=cnt1_ff_CQZ_D(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(86) I2=cnt1_ff_CQZ_D_LUT4_O_34_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_37_I2 I1=cnt1(83) I2=cnt1(84) I3=cnt1(85) O=cnt1_ff_CQZ_D_LUT4_O_34_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_35_I3 O=cnt1_ff_CQZ_D(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_37_I2 I1=cnt1(83) I2=cnt1(84) I3=cnt1(85) O=cnt1_ff_CQZ_D_LUT4_O_35_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_37_I2 I1=cnt1(83) I2=$iopadmap$reset I3=cnt1(84) O=cnt1_ff_CQZ_D(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(83) I2=cnt1_ff_CQZ_D_LUT4_O_37_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_40_I2 I1=cnt1(80) I2=cnt1(81) I3=cnt1(82) O=cnt1_ff_CQZ_D_LUT4_O_37_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_38_I3 O=cnt1_ff_CQZ_D(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_40_I2 I1=cnt1(80) I2=cnt1(81) I3=cnt1(82) O=cnt1_ff_CQZ_D_LUT4_O_38_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_40_I2 I1=cnt1(80) I2=$iopadmap$reset I3=cnt1(81) O=cnt1_ff_CQZ_D(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(116) I2=cnt1_ff_CQZ_D_LUT4_O_4_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(80) I2=cnt1_ff_CQZ_D_LUT4_O_40_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_42_I2 I1=cnt1(78) I2=$iopadmap$reset I3=cnt1(79) O=cnt1_ff_CQZ_D(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(78) I2=cnt1_ff_CQZ_D_LUT4_O_42_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(79) I2=cnt1(78) I3=cnt1_ff_CQZ_D_LUT4_O_42_I2 O=cnt1_ff_CQZ_D_LUT4_O_40_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_45_I2 I1=cnt1(75) I2=cnt1(76) I3=cnt1(77) O=cnt1_ff_CQZ_D_LUT4_O_42_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_43_I3 O=cnt1_ff_CQZ_D(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_45_I2 I1=cnt1(75) I2=cnt1(76) I3=cnt1(77) O=cnt1_ff_CQZ_D_LUT4_O_43_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_45_I2 I1=cnt1(75) I2=$iopadmap$reset I3=cnt1(76) O=cnt1_ff_CQZ_D(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(75) I2=cnt1_ff_CQZ_D_LUT4_O_45_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_48_I2 I1=cnt1(72) I2=cnt1(73) I3=cnt1(74) O=cnt1_ff_CQZ_D_LUT4_O_45_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_46_I3 O=cnt1_ff_CQZ_D(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_48_I2 I1=cnt1(72) I2=cnt1(73) I3=cnt1(74) O=cnt1_ff_CQZ_D_LUT4_O_46_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_48_I2 I1=cnt1(72) I2=$iopadmap$reset I3=cnt1(73) O=cnt1_ff_CQZ_D(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(72) I2=cnt1_ff_CQZ_D_LUT4_O_48_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_53_I2 I1=cnt1_ff_CQZ_D_LUT4_O_49_I1 I2=$iopadmap$reset I3=cnt1(71) O=cnt1_ff_CQZ_D(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(71) I2=cnt1_ff_CQZ_D_LUT4_O_49_I1 I3=cnt1_ff_CQZ_D_LUT4_O_53_I2 O=cnt1_ff_CQZ_D_LUT4_O_48_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt1(67) I1=cnt1(68) I2=cnt1(69) I3=cnt1(70) O=cnt1_ff_CQZ_D_LUT4_O_49_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_7_I2 I1=cnt1(113) I2=cnt1(114) I3=cnt1(115) O=cnt1_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_5_I3 O=cnt1_ff_CQZ_D(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_51_I2 I1=cnt1(69) I2=$iopadmap$reset I3=cnt1(70) O=cnt1_ff_CQZ_D(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(69) I2=cnt1_ff_CQZ_D_LUT4_O_51_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt1(68) I3=cnt1_ff_CQZ_D_LUT4_O_52_I2 O=cnt1_ff_CQZ_D_LUT4_O_51_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(68) I2=cnt1_ff_CQZ_D_LUT4_O_52_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt1(67) I3=cnt1_ff_CQZ_D_LUT4_O_53_I2 O=cnt1_ff_CQZ_D_LUT4_O_52_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(67) I2=cnt1_ff_CQZ_D_LUT4_O_53_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_55_I2 I1=cnt1(65) I2=$iopadmap$reset I3=cnt1(66) O=cnt1_ff_CQZ_D(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(65) I2=cnt1_ff_CQZ_D_LUT4_O_55_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(64) I2=cnt1(63) I3=cnt1_ff_CQZ_D_LUT4_O_57_I2 O=cnt1_ff_CQZ_D_LUT4_O_55_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_57_I2 I1=cnt1(63) I2=$iopadmap$reset I3=cnt1(64) O=cnt1_ff_CQZ_D(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(63) I2=cnt1_ff_CQZ_D_LUT4_O_57_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(62) I2=cnt1(61) I3=cnt1_ff_CQZ_D_LUT4_O_58_I0 O=cnt1_ff_CQZ_D_LUT4_O_57_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_58_I0 I1=cnt1(61) I2=$iopadmap$reset I3=cnt1(62) O=cnt1_ff_CQZ_D(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_58_I0 I1=cnt1_ff_CQZ_D_LUT4_O_58_I0_LUT4_I0_I1 I2=cnt1(61) I3=cnt1(62) O=cnt1_ff_CQZ_D_LUT4_O_53_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1(63) I1=cnt1(64) I2=cnt1(65) I3=cnt1(66) O=cnt1_ff_CQZ_D_LUT4_O_58_I0_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_61_I0 I1=cnt1(58) I2=cnt1(59) I3=cnt1(60) O=cnt1_ff_CQZ_D_LUT4_O_58_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_60_I2 I1=cnt1(60) I2=$iopadmap$reset I3=cnt1(61) O=cnt1_ff_CQZ_D(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_7_I2 I1=cnt1(113) I2=cnt1(114) I3=cnt1(115) O=cnt1_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_7_I2 I1=cnt1(113) I2=$iopadmap$reset I3=cnt1(114) O=cnt1_ff_CQZ_D(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(60) I2=cnt1_ff_CQZ_D_LUT4_O_60_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(59) I2=cnt1(58) I3=cnt1_ff_CQZ_D_LUT4_O_61_I0 O=cnt1_ff_CQZ_D_LUT4_O_60_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_61_I0 I1=cnt1(58) I2=$iopadmap$reset I3=cnt1(59) O=cnt1_ff_CQZ_D(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_64_I0 I1=cnt1(55) I2=cnt1(56) I3=cnt1(57) O=cnt1_ff_CQZ_D_LUT4_O_61_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_63_I2 I1=cnt1(57) I2=$iopadmap$reset I3=cnt1(58) O=cnt1_ff_CQZ_D(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(57) I2=cnt1_ff_CQZ_D_LUT4_O_63_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(56) I2=cnt1(55) I3=cnt1_ff_CQZ_D_LUT4_O_64_I0 O=cnt1_ff_CQZ_D_LUT4_O_63_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_64_I0 I1=cnt1(55) I2=$iopadmap$reset I3=cnt1(56) O=cnt1_ff_CQZ_D(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_67_I0 I1=cnt1(52) I2=cnt1(53) I3=cnt1(54) O=cnt1_ff_CQZ_D_LUT4_O_64_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_66_I2 I1=cnt1(54) I2=$iopadmap$reset I3=cnt1(55) O=cnt1_ff_CQZ_D(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(54) I2=cnt1_ff_CQZ_D_LUT4_O_66_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(53) I2=cnt1(52) I3=cnt1_ff_CQZ_D_LUT4_O_67_I0 O=cnt1_ff_CQZ_D_LUT4_O_66_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_67_I0 I1=cnt1(52) I2=$iopadmap$reset I3=cnt1(53) O=cnt1_ff_CQZ_D(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_70_I0 I1=cnt1(49) I2=cnt1(50) I3=cnt1(51) O=cnt1_ff_CQZ_D_LUT4_O_67_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_69_I2 I1=cnt1(51) I2=$iopadmap$reset I3=cnt1(52) O=cnt1_ff_CQZ_D(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(51) I2=cnt1_ff_CQZ_D_LUT4_O_69_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(50) I2=cnt1(49) I3=cnt1_ff_CQZ_D_LUT4_O_70_I0 O=cnt1_ff_CQZ_D_LUT4_O_69_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(113) I2=cnt1_ff_CQZ_D_LUT4_O_7_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_70_I0 I1=cnt1(49) I2=$iopadmap$reset I3=cnt1(50) O=cnt1_ff_CQZ_D(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_74_I2 I1=cnt1(46) I2=cnt1(47) I3=cnt1(48) O=cnt1_ff_CQZ_D_LUT4_O_70_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_72_I2 I1=cnt1(48) I2=$iopadmap$reset I3=cnt1(49) O=cnt1_ff_CQZ_D(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(48) I2=cnt1_ff_CQZ_D_LUT4_O_72_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(47) I2=cnt1(46) I3=cnt1_ff_CQZ_D_LUT4_O_74_I2 O=cnt1_ff_CQZ_D_LUT4_O_72_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_74_I2 I1=cnt1(46) I2=$iopadmap$reset I3=cnt1(47) O=cnt1_ff_CQZ_D(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(46) I2=cnt1_ff_CQZ_D_LUT4_O_74_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_77_I2 I1=cnt1(43) I2=cnt1(44) I3=cnt1(45) O=cnt1_ff_CQZ_D_LUT4_O_74_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_75_I3 O=cnt1_ff_CQZ_D(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_77_I2 I1=cnt1(43) I2=cnt1(44) I3=cnt1(45) O=cnt1_ff_CQZ_D_LUT4_O_75_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_77_I2 I1=cnt1(43) I2=$iopadmap$reset I3=cnt1(44) O=cnt1_ff_CQZ_D(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(43) I2=cnt1_ff_CQZ_D_LUT4_O_77_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_80_I2 I1=cnt1(40) I2=cnt1(41) I3=cnt1(42) O=cnt1_ff_CQZ_D_LUT4_O_77_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_78_I3 O=cnt1_ff_CQZ_D(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_80_I2 I1=cnt1(40) I2=cnt1(41) I3=cnt1(42) O=cnt1_ff_CQZ_D_LUT4_O_78_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_80_I2 I1=cnt1(40) I2=$iopadmap$reset I3=cnt1(41) O=cnt1_ff_CQZ_D(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_9_I0 I1=cnt1(110) I2=cnt1(111) I3=cnt1(112) O=cnt1_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_8_I3 O=cnt1_ff_CQZ_D(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(40) I2=cnt1_ff_CQZ_D_LUT4_O_80_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_85_I2 I1=cnt1_ff_CQZ_D_LUT4_O_81_I1 I2=$iopadmap$reset I3=cnt1(39) O=cnt1_ff_CQZ_D(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_89_I2 I1=cnt1_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 I2=cnt1_ff_CQZ_D_LUT4_O_81_I1 I3=cnt1(39) O=cnt1_ff_CQZ_D_LUT4_O_80_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1(35) I1=cnt1(36) I2=cnt1(37) I3=cnt1(38) O=cnt1_ff_CQZ_D_LUT4_O_81_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_83_I2 I1=cnt1(37) I2=$iopadmap$reset I3=cnt1(38) O=cnt1_ff_CQZ_D(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(37) I2=cnt1_ff_CQZ_D_LUT4_O_83_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(36) I2=cnt1(35) I3=cnt1_ff_CQZ_D_LUT4_O_85_I2 O=cnt1_ff_CQZ_D_LUT4_O_83_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_85_I2 I1=cnt1(35) I2=$iopadmap$reset I3=cnt1(36) O=cnt1_ff_CQZ_D(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(35) I2=cnt1_ff_CQZ_D_LUT4_O_85_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt1_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 I3=cnt1_ff_CQZ_D_LUT4_O_89_I2 O=cnt1_ff_CQZ_D_LUT4_O_85_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cnt1(31) I1=cnt1(32) I2=cnt1(33) I3=cnt1(34) O=cnt1_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_87_I2 I1=cnt1(33) I2=$iopadmap$reset I3=cnt1(34) O=cnt1_ff_CQZ_D(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(33) I2=cnt1_ff_CQZ_D_LUT4_O_87_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(32) I2=cnt1(31) I3=cnt1_ff_CQZ_D_LUT4_O_89_I2 O=cnt1_ff_CQZ_D_LUT4_O_87_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_89_I2 I1=cnt1(31) I2=$iopadmap$reset I3=cnt1(32) O=cnt1_ff_CQZ_D(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(31) I2=cnt1_ff_CQZ_D_LUT4_O_89_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_92_I2 I1=cnt1(28) I2=cnt1(29) I3=cnt1(30) O=cnt1_ff_CQZ_D_LUT4_O_89_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_9_I0 I1=cnt1(110) I2=cnt1(111) I3=cnt1(112) O=cnt1_ff_CQZ_D_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_9_I0 I1=cnt1(110) I2=$iopadmap$reset I3=cnt1(111) O=cnt1_ff_CQZ_D(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_90_I3 O=cnt1_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_92_I2 I1=cnt1(28) I2=cnt1(29) I3=cnt1(30) O=cnt1_ff_CQZ_D_LUT4_O_90_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_92_I2 I1=cnt1(28) I2=$iopadmap$reset I3=cnt1(29) O=cnt1_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(28) I2=cnt1_ff_CQZ_D_LUT4_O_92_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_95_I2 I1=cnt1(25) I2=cnt1(26) I3=cnt1(27) O=cnt1_ff_CQZ_D_LUT4_O_92_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_93_I3 O=cnt1_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_95_I2 I1=cnt1(25) I2=cnt1(26) I3=cnt1(27) O=cnt1_ff_CQZ_D_LUT4_O_93_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_95_I2 I1=cnt1(25) I2=$iopadmap$reset I3=cnt1(26) O=cnt1_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(25) I2=cnt1_ff_CQZ_D_LUT4_O_95_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_98_I2 I1=cnt1(22) I2=cnt1(23) I3=cnt1(24) O=cnt1_ff_CQZ_D_LUT4_O_95_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_96_I3 O=cnt1_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_98_I2 I1=cnt1(22) I2=cnt1(23) I3=cnt1(24) O=cnt1_ff_CQZ_D_LUT4_O_96_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_98_I2 I1=cnt1(22) I2=$iopadmap$reset I3=cnt1(23) O=cnt1_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt1(22) I2=cnt1_ff_CQZ_D_LUT4_O_98_I2 I3=$iopadmap$reset O=cnt1_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_101_I2 I1=cnt1(19) I2=cnt1(20) I3=cnt1(21) O=cnt1_ff_CQZ_D_LUT4_O_98_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt1_ff_CQZ_D_LUT4_O_99_I3 O=cnt1_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_101_I2 I1=cnt1(19) I2=cnt1(20) I3=cnt1(21) O=cnt1_ff_CQZ_D_LUT4_O_99_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_13_I2 I1=cnt1(107) I2=cnt1(108) I3=cnt1(109) O=cnt1_ff_CQZ_D_LUT4_O_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt1_ff_CQZ_D_LUT4_O_4_I2 I1=cnt1(116) I2=cnt1(117) I3=cnt1(118) O=cnt1_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cnt2(120) D=cnt2_ff_CQZ_D(120) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(119) D=cnt2_ff_CQZ_D(119) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(110) D=cnt2_ff_CQZ_D(110) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(20) D=cnt2_ff_CQZ_D(20) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(19) D=cnt2_ff_CQZ_D(19) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(18) D=cnt2_ff_CQZ_D(18) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(17) D=cnt2_ff_CQZ_D(17) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(16) D=cnt2_ff_CQZ_D(16) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(15) D=cnt2_ff_CQZ_D(15) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(14) D=cnt2_ff_CQZ_D(14) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(13) D=cnt2_ff_CQZ_D(13) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(12) D=cnt2_ff_CQZ_D(12) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(11) D=cnt2_ff_CQZ_D(11) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(109) D=cnt2_ff_CQZ_D(109) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(10) D=cnt2_ff_CQZ_D(10) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(9) D=cnt2_ff_CQZ_D(9) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(8) D=cnt2_ff_CQZ_D(8) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(7) D=cnt2_ff_CQZ_D(7) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(6) D=cnt2_ff_CQZ_D(6) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(5) D=cnt2_ff_CQZ_D(5) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(4) D=cnt2_ff_CQZ_D(4) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(3) D=cnt2_ff_CQZ_D(3) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(2) D=cnt2_ff_CQZ_D(2) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(1) D=cnt2_ff_CQZ_D(1) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(108) D=cnt2_ff_CQZ_D(108) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(0) D=cnt2_ff_CQZ_D(0) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(107) D=cnt2_ff_CQZ_D(107) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(106) D=cnt2_ff_CQZ_D(106) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(105) D=cnt2_ff_CQZ_D(105) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(104) D=cnt2_ff_CQZ_D(104) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(103) D=cnt2_ff_CQZ_D(103) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(102) D=cnt2_ff_CQZ_D(102) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(101) D=cnt2_ff_CQZ_D(101) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(118) D=cnt2_ff_CQZ_D(118) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(100) D=cnt2_ff_CQZ_D(100) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(99) D=cnt2_ff_CQZ_D(99) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(98) D=cnt2_ff_CQZ_D(98) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(97) D=cnt2_ff_CQZ_D(97) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(96) D=cnt2_ff_CQZ_D(96) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(95) D=cnt2_ff_CQZ_D(95) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(94) D=cnt2_ff_CQZ_D(94) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(93) D=cnt2_ff_CQZ_D(93) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(92) D=cnt2_ff_CQZ_D(92) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(91) D=cnt2_ff_CQZ_D(91) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(117) D=cnt2_ff_CQZ_D(117) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(90) D=cnt2_ff_CQZ_D(90) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(89) D=cnt2_ff_CQZ_D(89) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(88) D=cnt2_ff_CQZ_D(88) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(87) D=cnt2_ff_CQZ_D(87) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(86) D=cnt2_ff_CQZ_D(86) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(85) D=cnt2_ff_CQZ_D(85) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(84) D=cnt2_ff_CQZ_D(84) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(83) D=cnt2_ff_CQZ_D(83) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(82) D=cnt2_ff_CQZ_D(82) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(81) D=cnt2_ff_CQZ_D(81) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(116) D=cnt2_ff_CQZ_D(116) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(80) D=cnt2_ff_CQZ_D(80) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(79) D=cnt2_ff_CQZ_D(79) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(78) D=cnt2_ff_CQZ_D(78) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(77) D=cnt2_ff_CQZ_D(77) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(76) D=cnt2_ff_CQZ_D(76) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(75) D=cnt2_ff_CQZ_D(75) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(74) D=cnt2_ff_CQZ_D(74) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(73) D=cnt2_ff_CQZ_D(73) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(72) D=cnt2_ff_CQZ_D(72) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(71) D=cnt2_ff_CQZ_D(71) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(115) D=cnt2_ff_CQZ_D(115) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(70) D=cnt2_ff_CQZ_D(70) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(69) D=cnt2_ff_CQZ_D(69) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(68) D=cnt2_ff_CQZ_D(68) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(67) D=cnt2_ff_CQZ_D(67) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(66) D=cnt2_ff_CQZ_D(66) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(65) D=cnt2_ff_CQZ_D(65) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(64) D=cnt2_ff_CQZ_D(64) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(63) D=cnt2_ff_CQZ_D(63) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(62) D=cnt2_ff_CQZ_D(62) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(61) D=cnt2_ff_CQZ_D(61) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(114) D=cnt2_ff_CQZ_D(114) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(60) D=cnt2_ff_CQZ_D(60) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(59) D=cnt2_ff_CQZ_D(59) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(58) D=cnt2_ff_CQZ_D(58) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(57) D=cnt2_ff_CQZ_D(57) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(56) D=cnt2_ff_CQZ_D(56) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(55) D=cnt2_ff_CQZ_D(55) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(54) D=cnt2_ff_CQZ_D(54) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(53) D=cnt2_ff_CQZ_D(53) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(52) D=cnt2_ff_CQZ_D(52) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(51) D=cnt2_ff_CQZ_D(51) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(113) D=cnt2_ff_CQZ_D(113) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(50) D=cnt2_ff_CQZ_D(50) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(49) D=cnt2_ff_CQZ_D(49) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(48) D=cnt2_ff_CQZ_D(48) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(47) D=cnt2_ff_CQZ_D(47) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(46) D=cnt2_ff_CQZ_D(46) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(45) D=cnt2_ff_CQZ_D(45) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(44) D=cnt2_ff_CQZ_D(44) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(43) D=cnt2_ff_CQZ_D(43) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(42) D=cnt2_ff_CQZ_D(42) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(41) D=cnt2_ff_CQZ_D(41) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(112) D=cnt2_ff_CQZ_D(112) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(40) D=cnt2_ff_CQZ_D(40) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(39) D=cnt2_ff_CQZ_D(39) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(38) D=cnt2_ff_CQZ_D(38) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(37) D=cnt2_ff_CQZ_D(37) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(36) D=cnt2_ff_CQZ_D(36) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(35) D=cnt2_ff_CQZ_D(35) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(34) D=cnt2_ff_CQZ_D(34) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(33) D=cnt2_ff_CQZ_D(33) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(32) D=cnt2_ff_CQZ_D(32) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(31) D=cnt2_ff_CQZ_D(31) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(111) D=cnt2_ff_CQZ_D(111) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(30) D=cnt2_ff_CQZ_D(30) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(29) D=cnt2_ff_CQZ_D(29) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(28) D=cnt2_ff_CQZ_D(28) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(27) D=cnt2_ff_CQZ_D(27) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(26) D=cnt2_ff_CQZ_D(26) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(25) D=cnt2_ff_CQZ_D(25) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(24) D=cnt2_ff_CQZ_D(24) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(23) D=cnt2_ff_CQZ_D(23) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(22) D=cnt2_ff_CQZ_D(22) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt2(21) D=cnt2_ff_CQZ_D(21) QCK=$iopadmap$clk2 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:46.1-58.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_I0 I1=cnt2(119) I2=$iopadmap$reset I3=cnt2(120) O=cnt2_ff_CQZ_D(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(119) I2=cnt2_ff_CQZ_D_LUT4_O_I0 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(110) I2=cnt2_ff_CQZ_D_LUT4_O_9_I0 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_101_I2 I1=cnt2(19) I2=$iopadmap$reset I3=cnt2(20) O=cnt2_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(19) I2=cnt2_ff_CQZ_D_LUT4_O_101_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_104_I2 I1=cnt2(16) I2=cnt2(17) I3=cnt2(18) O=cnt2_ff_CQZ_D_LUT4_O_101_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_102_I3 O=cnt2_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_104_I2 I1=cnt2(16) I2=cnt2(17) I3=cnt2(18) O=cnt2_ff_CQZ_D_LUT4_O_102_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_104_I2 I1=cnt2(16) I2=$iopadmap$reset I3=cnt2(17) O=cnt2_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(16) I2=cnt2_ff_CQZ_D_LUT4_O_104_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_107_I2 I1=cnt2(13) I2=cnt2(14) I3=cnt2(15) O=cnt2_ff_CQZ_D_LUT4_O_104_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_105_I3 O=cnt2_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_107_I2 I1=cnt2(13) I2=cnt2(14) I3=cnt2(15) O=cnt2_ff_CQZ_D_LUT4_O_105_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_107_I2 I1=cnt2(13) I2=$iopadmap$reset I3=cnt2(14) O=cnt2_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(13) I2=cnt2_ff_CQZ_D_LUT4_O_107_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_110_I2 I1=cnt2(10) I2=cnt2(11) I3=cnt2(12) O=cnt2_ff_CQZ_D_LUT4_O_107_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_108_I3 O=cnt2_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_110_I2 I1=cnt2(10) I2=cnt2(11) I3=cnt2(12) O=cnt2_ff_CQZ_D_LUT4_O_108_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_110_I2 I1=cnt2(10) I2=$iopadmap$reset I3=cnt2(11) O=cnt2_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_11_I3 O=cnt2_ff_CQZ_D(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(10) I2=cnt2_ff_CQZ_D_LUT4_O_110_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_113_I2 I1=cnt2(7) I2=cnt2(8) I3=cnt2(9) O=cnt2_ff_CQZ_D_LUT4_O_110_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_111_I3 O=cnt2_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_113_I2 I1=cnt2(7) I2=cnt2(8) I3=cnt2(9) O=cnt2_ff_CQZ_D_LUT4_O_111_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_113_I2 I1=cnt2(7) I2=$iopadmap$reset I3=cnt2(8) O=cnt2_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(7) I2=cnt2_ff_CQZ_D_LUT4_O_113_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_116_I2 I1=cnt2(4) I2=cnt2(5) I3=cnt2(6) O=cnt2_ff_CQZ_D_LUT4_O_113_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_114_I3 O=cnt2_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_116_I2 I1=cnt2(4) I2=cnt2(5) I3=cnt2(6) O=cnt2_ff_CQZ_D_LUT4_O_114_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_116_I2 I1=cnt2(4) I2=$iopadmap$reset I3=cnt2(5) O=cnt2_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(4) I2=cnt2_ff_CQZ_D_LUT4_O_116_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2(0) I1=cnt2(1) I2=cnt2(2) I3=cnt2(3) O=cnt2_ff_CQZ_D_LUT4_O_116_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_117_I3 O=cnt2_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2(0) I1=cnt2(1) I2=cnt2(2) I3=cnt2(3) O=cnt2_ff_CQZ_D_LUT4_O_117_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2(0) I1=cnt2(1) I2=$iopadmap$reset I3=cnt2(2) O=cnt2_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(1) I2=cnt2(0) I3=$iopadmap$reset O=cnt2_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_13_I2 I1=cnt2(107) I2=cnt2(108) I3=cnt2(109) O=cnt2_ff_CQZ_D_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_13_I2 I1=cnt2(107) I2=$iopadmap$reset I3=cnt2(108) O=cnt2_ff_CQZ_D(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt2(0) I3=$iopadmap$reset O=cnt2_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(107) I2=cnt2_ff_CQZ_D_LUT4_O_13_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_16_I2 I1=cnt2(104) I2=cnt2(105) I3=cnt2(106) O=cnt2_ff_CQZ_D_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_14_I3 O=cnt2_ff_CQZ_D(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_16_I2 I1=cnt2(104) I2=cnt2(105) I3=cnt2(106) O=cnt2_ff_CQZ_D_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_16_I2 I1=cnt2(104) I2=$iopadmap$reset I3=cnt2(105) O=cnt2_ff_CQZ_D(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(104) I2=cnt2_ff_CQZ_D_LUT4_O_16_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_19_I2 I1=cnt2(101) I2=cnt2(102) I3=cnt2(103) O=cnt2_ff_CQZ_D_LUT4_O_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_17_I3 O=cnt2_ff_CQZ_D(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_19_I2 I1=cnt2(101) I2=cnt2(102) I3=cnt2(103) O=cnt2_ff_CQZ_D_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_19_I2 I1=cnt2(101) I2=$iopadmap$reset I3=cnt2(102) O=cnt2_ff_CQZ_D(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(101) I2=cnt2_ff_CQZ_D_LUT4_O_19_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_22_I2 I1=cnt2(98) I2=cnt2(99) I3=cnt2(100) O=cnt2_ff_CQZ_D_LUT4_O_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_2_I3 O=cnt2_ff_CQZ_D(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_20_I3 O=cnt2_ff_CQZ_D(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_22_I2 I1=cnt2(98) I2=cnt2(99) I3=cnt2(100) O=cnt2_ff_CQZ_D_LUT4_O_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_22_I2 I1=cnt2(98) I2=$iopadmap$reset I3=cnt2(99) O=cnt2_ff_CQZ_D(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(98) I2=cnt2_ff_CQZ_D_LUT4_O_22_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_25_I2 I1=cnt2(95) I2=cnt2(96) I3=cnt2(97) O=cnt2_ff_CQZ_D_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_23_I3 O=cnt2_ff_CQZ_D(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_25_I2 I1=cnt2(95) I2=cnt2(96) I3=cnt2(97) O=cnt2_ff_CQZ_D_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_25_I2 I1=cnt2(95) I2=$iopadmap$reset I3=cnt2(96) O=cnt2_ff_CQZ_D(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(95) I2=cnt2_ff_CQZ_D_LUT4_O_25_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_28_I2 I1=cnt2(92) I2=cnt2(93) I3=cnt2(94) O=cnt2_ff_CQZ_D_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_26_I3 O=cnt2_ff_CQZ_D(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_28_I2 I1=cnt2(92) I2=cnt2(93) I3=cnt2(94) O=cnt2_ff_CQZ_D_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_28_I2 I1=cnt2(92) I2=$iopadmap$reset I3=cnt2(93) O=cnt2_ff_CQZ_D(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(92) I2=cnt2_ff_CQZ_D_LUT4_O_28_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_31_I2 I1=cnt2(89) I2=cnt2(90) I3=cnt2(91) O=cnt2_ff_CQZ_D_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_29_I3 O=cnt2_ff_CQZ_D(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_31_I2 I1=cnt2(89) I2=cnt2(90) I3=cnt2(91) O=cnt2_ff_CQZ_D_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_4_I2 I1=cnt2(116) I2=cnt2(117) I3=cnt2(118) O=cnt2_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_4_I2 I1=cnt2(116) I2=$iopadmap$reset I3=cnt2(117) O=cnt2_ff_CQZ_D(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_31_I2 I1=cnt2(89) I2=$iopadmap$reset I3=cnt2(90) O=cnt2_ff_CQZ_D(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(89) I2=cnt2_ff_CQZ_D_LUT4_O_31_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_34_I2 I1=cnt2(86) I2=cnt2(87) I3=cnt2(88) O=cnt2_ff_CQZ_D_LUT4_O_31_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_32_I3 O=cnt2_ff_CQZ_D(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_34_I2 I1=cnt2(86) I2=cnt2(87) I3=cnt2(88) O=cnt2_ff_CQZ_D_LUT4_O_32_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_34_I2 I1=cnt2(86) I2=$iopadmap$reset I3=cnt2(87) O=cnt2_ff_CQZ_D(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(86) I2=cnt2_ff_CQZ_D_LUT4_O_34_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_37_I2 I1=cnt2(83) I2=cnt2(84) I3=cnt2(85) O=cnt2_ff_CQZ_D_LUT4_O_34_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_35_I3 O=cnt2_ff_CQZ_D(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_37_I2 I1=cnt2(83) I2=cnt2(84) I3=cnt2(85) O=cnt2_ff_CQZ_D_LUT4_O_35_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_37_I2 I1=cnt2(83) I2=$iopadmap$reset I3=cnt2(84) O=cnt2_ff_CQZ_D(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(83) I2=cnt2_ff_CQZ_D_LUT4_O_37_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_40_I2 I1=cnt2(80) I2=cnt2(81) I3=cnt2(82) O=cnt2_ff_CQZ_D_LUT4_O_37_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_38_I3 O=cnt2_ff_CQZ_D(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_40_I2 I1=cnt2(80) I2=cnt2(81) I3=cnt2(82) O=cnt2_ff_CQZ_D_LUT4_O_38_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_40_I2 I1=cnt2(80) I2=$iopadmap$reset I3=cnt2(81) O=cnt2_ff_CQZ_D(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(116) I2=cnt2_ff_CQZ_D_LUT4_O_4_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(80) I2=cnt2_ff_CQZ_D_LUT4_O_40_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_42_I2 I1=cnt2(78) I2=$iopadmap$reset I3=cnt2(79) O=cnt2_ff_CQZ_D(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(78) I2=cnt2_ff_CQZ_D_LUT4_O_42_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(79) I2=cnt2(78) I3=cnt2_ff_CQZ_D_LUT4_O_42_I2 O=cnt2_ff_CQZ_D_LUT4_O_40_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_45_I2 I1=cnt2(75) I2=cnt2(76) I3=cnt2(77) O=cnt2_ff_CQZ_D_LUT4_O_42_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_43_I3 O=cnt2_ff_CQZ_D(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_45_I2 I1=cnt2(75) I2=cnt2(76) I3=cnt2(77) O=cnt2_ff_CQZ_D_LUT4_O_43_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_45_I2 I1=cnt2(75) I2=$iopadmap$reset I3=cnt2(76) O=cnt2_ff_CQZ_D(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(75) I2=cnt2_ff_CQZ_D_LUT4_O_45_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_48_I2 I1=cnt2(72) I2=cnt2(73) I3=cnt2(74) O=cnt2_ff_CQZ_D_LUT4_O_45_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_46_I3 O=cnt2_ff_CQZ_D(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_48_I2 I1=cnt2(72) I2=cnt2(73) I3=cnt2(74) O=cnt2_ff_CQZ_D_LUT4_O_46_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_48_I2 I1=cnt2(72) I2=$iopadmap$reset I3=cnt2(73) O=cnt2_ff_CQZ_D(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(72) I2=cnt2_ff_CQZ_D_LUT4_O_48_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_53_I2 I1=cnt2_ff_CQZ_D_LUT4_O_49_I1 I2=$iopadmap$reset I3=cnt2(71) O=cnt2_ff_CQZ_D(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(71) I2=cnt2_ff_CQZ_D_LUT4_O_49_I1 I3=cnt2_ff_CQZ_D_LUT4_O_53_I2 O=cnt2_ff_CQZ_D_LUT4_O_48_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt2(67) I1=cnt2(68) I2=cnt2(69) I3=cnt2(70) O=cnt2_ff_CQZ_D_LUT4_O_49_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_7_I2 I1=cnt2(113) I2=cnt2(114) I3=cnt2(115) O=cnt2_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_5_I3 O=cnt2_ff_CQZ_D(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_51_I2 I1=cnt2(69) I2=$iopadmap$reset I3=cnt2(70) O=cnt2_ff_CQZ_D(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(69) I2=cnt2_ff_CQZ_D_LUT4_O_51_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt2(68) I3=cnt2_ff_CQZ_D_LUT4_O_52_I2 O=cnt2_ff_CQZ_D_LUT4_O_51_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(68) I2=cnt2_ff_CQZ_D_LUT4_O_52_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt2(67) I3=cnt2_ff_CQZ_D_LUT4_O_53_I2 O=cnt2_ff_CQZ_D_LUT4_O_52_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(67) I2=cnt2_ff_CQZ_D_LUT4_O_53_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_55_I2 I1=cnt2(65) I2=$iopadmap$reset I3=cnt2(66) O=cnt2_ff_CQZ_D(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(65) I2=cnt2_ff_CQZ_D_LUT4_O_55_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(64) I2=cnt2(63) I3=cnt2_ff_CQZ_D_LUT4_O_57_I2 O=cnt2_ff_CQZ_D_LUT4_O_55_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_57_I2 I1=cnt2(63) I2=$iopadmap$reset I3=cnt2(64) O=cnt2_ff_CQZ_D(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(63) I2=cnt2_ff_CQZ_D_LUT4_O_57_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(62) I2=cnt2(61) I3=cnt2_ff_CQZ_D_LUT4_O_58_I0 O=cnt2_ff_CQZ_D_LUT4_O_57_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_58_I0 I1=cnt2(61) I2=$iopadmap$reset I3=cnt2(62) O=cnt2_ff_CQZ_D(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_58_I0 I1=cnt2_ff_CQZ_D_LUT4_O_58_I0_LUT4_I0_I1 I2=cnt2(61) I3=cnt2(62) O=cnt2_ff_CQZ_D_LUT4_O_53_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2(63) I1=cnt2(64) I2=cnt2(65) I3=cnt2(66) O=cnt2_ff_CQZ_D_LUT4_O_58_I0_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_61_I0 I1=cnt2(58) I2=cnt2(59) I3=cnt2(60) O=cnt2_ff_CQZ_D_LUT4_O_58_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_60_I2 I1=cnt2(60) I2=$iopadmap$reset I3=cnt2(61) O=cnt2_ff_CQZ_D(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_7_I2 I1=cnt2(113) I2=cnt2(114) I3=cnt2(115) O=cnt2_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_7_I2 I1=cnt2(113) I2=$iopadmap$reset I3=cnt2(114) O=cnt2_ff_CQZ_D(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(60) I2=cnt2_ff_CQZ_D_LUT4_O_60_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(59) I2=cnt2(58) I3=cnt2_ff_CQZ_D_LUT4_O_61_I0 O=cnt2_ff_CQZ_D_LUT4_O_60_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_61_I0 I1=cnt2(58) I2=$iopadmap$reset I3=cnt2(59) O=cnt2_ff_CQZ_D(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_64_I0 I1=cnt2(55) I2=cnt2(56) I3=cnt2(57) O=cnt2_ff_CQZ_D_LUT4_O_61_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_63_I2 I1=cnt2(57) I2=$iopadmap$reset I3=cnt2(58) O=cnt2_ff_CQZ_D(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(57) I2=cnt2_ff_CQZ_D_LUT4_O_63_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(56) I2=cnt2(55) I3=cnt2_ff_CQZ_D_LUT4_O_64_I0 O=cnt2_ff_CQZ_D_LUT4_O_63_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_64_I0 I1=cnt2(55) I2=$iopadmap$reset I3=cnt2(56) O=cnt2_ff_CQZ_D(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_67_I0 I1=cnt2(52) I2=cnt2(53) I3=cnt2(54) O=cnt2_ff_CQZ_D_LUT4_O_64_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_66_I2 I1=cnt2(54) I2=$iopadmap$reset I3=cnt2(55) O=cnt2_ff_CQZ_D(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(54) I2=cnt2_ff_CQZ_D_LUT4_O_66_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(53) I2=cnt2(52) I3=cnt2_ff_CQZ_D_LUT4_O_67_I0 O=cnt2_ff_CQZ_D_LUT4_O_66_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_67_I0 I1=cnt2(52) I2=$iopadmap$reset I3=cnt2(53) O=cnt2_ff_CQZ_D(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_70_I0 I1=cnt2(49) I2=cnt2(50) I3=cnt2(51) O=cnt2_ff_CQZ_D_LUT4_O_67_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_69_I2 I1=cnt2(51) I2=$iopadmap$reset I3=cnt2(52) O=cnt2_ff_CQZ_D(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(51) I2=cnt2_ff_CQZ_D_LUT4_O_69_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(50) I2=cnt2(49) I3=cnt2_ff_CQZ_D_LUT4_O_70_I0 O=cnt2_ff_CQZ_D_LUT4_O_69_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(113) I2=cnt2_ff_CQZ_D_LUT4_O_7_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_70_I0 I1=cnt2(49) I2=$iopadmap$reset I3=cnt2(50) O=cnt2_ff_CQZ_D(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_74_I2 I1=cnt2(46) I2=cnt2(47) I3=cnt2(48) O=cnt2_ff_CQZ_D_LUT4_O_70_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_72_I2 I1=cnt2(48) I2=$iopadmap$reset I3=cnt2(49) O=cnt2_ff_CQZ_D(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(48) I2=cnt2_ff_CQZ_D_LUT4_O_72_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(47) I2=cnt2(46) I3=cnt2_ff_CQZ_D_LUT4_O_74_I2 O=cnt2_ff_CQZ_D_LUT4_O_72_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_74_I2 I1=cnt2(46) I2=$iopadmap$reset I3=cnt2(47) O=cnt2_ff_CQZ_D(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(46) I2=cnt2_ff_CQZ_D_LUT4_O_74_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_77_I2 I1=cnt2(43) I2=cnt2(44) I3=cnt2(45) O=cnt2_ff_CQZ_D_LUT4_O_74_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_75_I3 O=cnt2_ff_CQZ_D(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_77_I2 I1=cnt2(43) I2=cnt2(44) I3=cnt2(45) O=cnt2_ff_CQZ_D_LUT4_O_75_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_77_I2 I1=cnt2(43) I2=$iopadmap$reset I3=cnt2(44) O=cnt2_ff_CQZ_D(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(43) I2=cnt2_ff_CQZ_D_LUT4_O_77_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_80_I2 I1=cnt2(40) I2=cnt2(41) I3=cnt2(42) O=cnt2_ff_CQZ_D_LUT4_O_77_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_78_I3 O=cnt2_ff_CQZ_D(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_80_I2 I1=cnt2(40) I2=cnt2(41) I3=cnt2(42) O=cnt2_ff_CQZ_D_LUT4_O_78_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_80_I2 I1=cnt2(40) I2=$iopadmap$reset I3=cnt2(41) O=cnt2_ff_CQZ_D(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_9_I0 I1=cnt2(110) I2=cnt2(111) I3=cnt2(112) O=cnt2_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_8_I3 O=cnt2_ff_CQZ_D(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(40) I2=cnt2_ff_CQZ_D_LUT4_O_80_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_85_I2 I1=cnt2_ff_CQZ_D_LUT4_O_81_I1 I2=$iopadmap$reset I3=cnt2(39) O=cnt2_ff_CQZ_D(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_89_I2 I1=cnt2_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 I2=cnt2_ff_CQZ_D_LUT4_O_81_I1 I3=cnt2(39) O=cnt2_ff_CQZ_D_LUT4_O_80_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2(35) I1=cnt2(36) I2=cnt2(37) I3=cnt2(38) O=cnt2_ff_CQZ_D_LUT4_O_81_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_83_I2 I1=cnt2(37) I2=$iopadmap$reset I3=cnt2(38) O=cnt2_ff_CQZ_D(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(37) I2=cnt2_ff_CQZ_D_LUT4_O_83_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(36) I2=cnt2(35) I3=cnt2_ff_CQZ_D_LUT4_O_85_I2 O=cnt2_ff_CQZ_D_LUT4_O_83_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_85_I2 I1=cnt2(35) I2=$iopadmap$reset I3=cnt2(36) O=cnt2_ff_CQZ_D(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(35) I2=cnt2_ff_CQZ_D_LUT4_O_85_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt2_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 I3=cnt2_ff_CQZ_D_LUT4_O_89_I2 O=cnt2_ff_CQZ_D_LUT4_O_85_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cnt2(31) I1=cnt2(32) I2=cnt2(33) I3=cnt2(34) O=cnt2_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_87_I2 I1=cnt2(33) I2=$iopadmap$reset I3=cnt2(34) O=cnt2_ff_CQZ_D(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(33) I2=cnt2_ff_CQZ_D_LUT4_O_87_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(32) I2=cnt2(31) I3=cnt2_ff_CQZ_D_LUT4_O_89_I2 O=cnt2_ff_CQZ_D_LUT4_O_87_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_89_I2 I1=cnt2(31) I2=$iopadmap$reset I3=cnt2(32) O=cnt2_ff_CQZ_D(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(31) I2=cnt2_ff_CQZ_D_LUT4_O_89_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_92_I2 I1=cnt2(28) I2=cnt2(29) I3=cnt2(30) O=cnt2_ff_CQZ_D_LUT4_O_89_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_9_I0 I1=cnt2(110) I2=cnt2(111) I3=cnt2(112) O=cnt2_ff_CQZ_D_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_9_I0 I1=cnt2(110) I2=$iopadmap$reset I3=cnt2(111) O=cnt2_ff_CQZ_D(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_90_I3 O=cnt2_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_92_I2 I1=cnt2(28) I2=cnt2(29) I3=cnt2(30) O=cnt2_ff_CQZ_D_LUT4_O_90_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_92_I2 I1=cnt2(28) I2=$iopadmap$reset I3=cnt2(29) O=cnt2_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(28) I2=cnt2_ff_CQZ_D_LUT4_O_92_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_95_I2 I1=cnt2(25) I2=cnt2(26) I3=cnt2(27) O=cnt2_ff_CQZ_D_LUT4_O_92_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_93_I3 O=cnt2_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_95_I2 I1=cnt2(25) I2=cnt2(26) I3=cnt2(27) O=cnt2_ff_CQZ_D_LUT4_O_93_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_95_I2 I1=cnt2(25) I2=$iopadmap$reset I3=cnt2(26) O=cnt2_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(25) I2=cnt2_ff_CQZ_D_LUT4_O_95_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_98_I2 I1=cnt2(22) I2=cnt2(23) I3=cnt2(24) O=cnt2_ff_CQZ_D_LUT4_O_95_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_96_I3 O=cnt2_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_98_I2 I1=cnt2(22) I2=cnt2(23) I3=cnt2(24) O=cnt2_ff_CQZ_D_LUT4_O_96_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_98_I2 I1=cnt2(22) I2=$iopadmap$reset I3=cnt2(23) O=cnt2_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt2(22) I2=cnt2_ff_CQZ_D_LUT4_O_98_I2 I3=$iopadmap$reset O=cnt2_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_101_I2 I1=cnt2(19) I2=cnt2(20) I3=cnt2(21) O=cnt2_ff_CQZ_D_LUT4_O_98_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt2_ff_CQZ_D_LUT4_O_99_I3 O=cnt2_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_101_I2 I1=cnt2(19) I2=cnt2(20) I3=cnt2(21) O=cnt2_ff_CQZ_D_LUT4_O_99_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_13_I2 I1=cnt2(107) I2=cnt2(108) I3=cnt2(109) O=cnt2_ff_CQZ_D_LUT4_O_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt2_ff_CQZ_D_LUT4_O_4_I2 I1=cnt2(116) I2=cnt2(117) I3=cnt2(118) O=cnt2_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cnt3(3) D=cnt3_ff_CQZ_D(3) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(2) D=cnt3_ff_CQZ_D(2) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(114) D=cnt3_ff_CQZ_D(114) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(24) D=cnt3_ff_CQZ_D(24) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(23) D=cnt3_ff_CQZ_D(23) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(22) D=cnt3_ff_CQZ_D(22) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(21) D=cnt3_ff_CQZ_D(21) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(20) D=cnt3_ff_CQZ_D(20) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(19) D=cnt3_ff_CQZ_D(19) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(18) D=cnt3_ff_CQZ_D(18) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(17) D=cnt3_ff_CQZ_D(17) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(16) D=cnt3_ff_CQZ_D(16) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(15) D=cnt3_ff_CQZ_D(15) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(113) D=cnt3_ff_CQZ_D(113) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(14) D=cnt3_ff_CQZ_D(14) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(13) D=cnt3_ff_CQZ_D(13) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(12) D=cnt3_ff_CQZ_D(12) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(11) D=cnt3_ff_CQZ_D(11) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(10) D=cnt3_ff_CQZ_D(10) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(9) D=cnt3_ff_CQZ_D(9) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(8) D=cnt3_ff_CQZ_D(8) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(7) D=cnt3_ff_CQZ_D(7) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(6) D=cnt3_ff_CQZ_D(6) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(5) D=cnt3_ff_CQZ_D(5) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(112) D=cnt3_ff_CQZ_D(112) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(4) D=cnt3_ff_CQZ_D(4) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(111) D=cnt3_ff_CQZ_D(111) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(110) D=cnt3_ff_CQZ_D(110) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(109) D=cnt3_ff_CQZ_D(109) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(108) D=cnt3_ff_CQZ_D(108) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(107) D=cnt3_ff_CQZ_D(107) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(106) D=cnt3_ff_CQZ_D(106) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(105) D=cnt3_ff_CQZ_D(105) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(1) D=cnt3_ff_CQZ_D(1) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(104) D=cnt3_ff_CQZ_D(104) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(103) D=cnt3_ff_CQZ_D(103) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(102) D=cnt3_ff_CQZ_D(102) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(101) D=cnt3_ff_CQZ_D(101) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(100) D=cnt3_ff_CQZ_D(100) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(99) D=cnt3_ff_CQZ_D(99) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(98) D=cnt3_ff_CQZ_D(98) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(97) D=cnt3_ff_CQZ_D(97) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(96) D=cnt3_ff_CQZ_D(96) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(95) D=cnt3_ff_CQZ_D(95) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(0) D=cnt3_ff_CQZ_D(0) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(94) D=cnt3_ff_CQZ_D(94) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(93) D=cnt3_ff_CQZ_D(93) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(92) D=cnt3_ff_CQZ_D(92) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(91) D=cnt3_ff_CQZ_D(91) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(90) D=cnt3_ff_CQZ_D(90) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(89) D=cnt3_ff_CQZ_D(89) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(88) D=cnt3_ff_CQZ_D(88) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(87) D=cnt3_ff_CQZ_D(87) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(86) D=cnt3_ff_CQZ_D(86) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(85) D=cnt3_ff_CQZ_D(85) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(120) D=cnt3_ff_CQZ_D(120) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(84) D=cnt3_ff_CQZ_D(84) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(83) D=cnt3_ff_CQZ_D(83) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(82) D=cnt3_ff_CQZ_D(82) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(81) D=cnt3_ff_CQZ_D(81) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(80) D=cnt3_ff_CQZ_D(80) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(79) D=cnt3_ff_CQZ_D(79) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(78) D=cnt3_ff_CQZ_D(78) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(77) D=cnt3_ff_CQZ_D(77) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(76) D=cnt3_ff_CQZ_D(76) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(75) D=cnt3_ff_CQZ_D(75) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(119) D=cnt3_ff_CQZ_D(119) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(74) D=cnt3_ff_CQZ_D(74) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(73) D=cnt3_ff_CQZ_D(73) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(72) D=cnt3_ff_CQZ_D(72) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(71) D=cnt3_ff_CQZ_D(71) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(70) D=cnt3_ff_CQZ_D(70) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(69) D=cnt3_ff_CQZ_D(69) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(68) D=cnt3_ff_CQZ_D(68) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(67) D=cnt3_ff_CQZ_D(67) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(66) D=cnt3_ff_CQZ_D(66) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(65) D=cnt3_ff_CQZ_D(65) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(118) D=cnt3_ff_CQZ_D(118) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(64) D=cnt3_ff_CQZ_D(64) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(63) D=cnt3_ff_CQZ_D(63) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(62) D=cnt3_ff_CQZ_D(62) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(61) D=cnt3_ff_CQZ_D(61) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(60) D=cnt3_ff_CQZ_D(60) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(59) D=cnt3_ff_CQZ_D(59) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(58) D=cnt3_ff_CQZ_D(58) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(57) D=cnt3_ff_CQZ_D(57) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(56) D=cnt3_ff_CQZ_D(56) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(55) D=cnt3_ff_CQZ_D(55) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(117) D=cnt3_ff_CQZ_D(117) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(54) D=cnt3_ff_CQZ_D(54) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(53) D=cnt3_ff_CQZ_D(53) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(52) D=cnt3_ff_CQZ_D(52) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(51) D=cnt3_ff_CQZ_D(51) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(50) D=cnt3_ff_CQZ_D(50) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(49) D=cnt3_ff_CQZ_D(49) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(48) D=cnt3_ff_CQZ_D(48) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(47) D=cnt3_ff_CQZ_D(47) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(46) D=cnt3_ff_CQZ_D(46) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(45) D=cnt3_ff_CQZ_D(45) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(116) D=cnt3_ff_CQZ_D(116) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(44) D=cnt3_ff_CQZ_D(44) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(43) D=cnt3_ff_CQZ_D(43) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(42) D=cnt3_ff_CQZ_D(42) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(41) D=cnt3_ff_CQZ_D(41) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(40) D=cnt3_ff_CQZ_D(40) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(39) D=cnt3_ff_CQZ_D(39) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(38) D=cnt3_ff_CQZ_D(38) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(37) D=cnt3_ff_CQZ_D(37) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(36) D=cnt3_ff_CQZ_D(36) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(35) D=cnt3_ff_CQZ_D(35) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(115) D=cnt3_ff_CQZ_D(115) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(34) D=cnt3_ff_CQZ_D(34) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(33) D=cnt3_ff_CQZ_D(33) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(32) D=cnt3_ff_CQZ_D(32) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(31) D=cnt3_ff_CQZ_D(31) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(30) D=cnt3_ff_CQZ_D(30) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(29) D=cnt3_ff_CQZ_D(29) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(28) D=cnt3_ff_CQZ_D(28) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(27) D=cnt3_ff_CQZ_D(27) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(26) D=cnt3_ff_CQZ_D(26) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt3(25) D=cnt3_ff_CQZ_D(25) QCK=$iopadmap$clk3 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:59.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_I0 I1=cnt3(119) I2=$iopadmap$reset I3=cnt3(120) O=cnt3_ff_CQZ_D(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(119) I2=cnt3_ff_CQZ_D_LUT4_O_I0 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(110) I2=cnt3_ff_CQZ_D_LUT4_O_9_I0 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_101_I2 I1=cnt3(19) I2=$iopadmap$reset I3=cnt3(20) O=cnt3_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(19) I2=cnt3_ff_CQZ_D_LUT4_O_101_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_104_I2 I1=cnt3(16) I2=cnt3(17) I3=cnt3(18) O=cnt3_ff_CQZ_D_LUT4_O_101_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_102_I3 O=cnt3_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_104_I2 I1=cnt3(16) I2=cnt3(17) I3=cnt3(18) O=cnt3_ff_CQZ_D_LUT4_O_102_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_104_I2 I1=cnt3(16) I2=$iopadmap$reset I3=cnt3(17) O=cnt3_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(16) I2=cnt3_ff_CQZ_D_LUT4_O_104_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_107_I2 I1=cnt3(13) I2=cnt3(14) I3=cnt3(15) O=cnt3_ff_CQZ_D_LUT4_O_104_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_105_I3 O=cnt3_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_107_I2 I1=cnt3(13) I2=cnt3(14) I3=cnt3(15) O=cnt3_ff_CQZ_D_LUT4_O_105_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_107_I2 I1=cnt3(13) I2=$iopadmap$reset I3=cnt3(14) O=cnt3_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(13) I2=cnt3_ff_CQZ_D_LUT4_O_107_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_110_I2 I1=cnt3(10) I2=cnt3(11) I3=cnt3(12) O=cnt3_ff_CQZ_D_LUT4_O_107_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_108_I3 O=cnt3_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_110_I2 I1=cnt3(10) I2=cnt3(11) I3=cnt3(12) O=cnt3_ff_CQZ_D_LUT4_O_108_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_110_I2 I1=cnt3(10) I2=$iopadmap$reset I3=cnt3(11) O=cnt3_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_11_I3 O=cnt3_ff_CQZ_D(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(10) I2=cnt3_ff_CQZ_D_LUT4_O_110_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_113_I2 I1=cnt3(7) I2=cnt3(8) I3=cnt3(9) O=cnt3_ff_CQZ_D_LUT4_O_110_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_111_I3 O=cnt3_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_113_I2 I1=cnt3(7) I2=cnt3(8) I3=cnt3(9) O=cnt3_ff_CQZ_D_LUT4_O_111_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_113_I2 I1=cnt3(7) I2=$iopadmap$reset I3=cnt3(8) O=cnt3_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(7) I2=cnt3_ff_CQZ_D_LUT4_O_113_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_116_I2 I1=cnt3(4) I2=cnt3(5) I3=cnt3(6) O=cnt3_ff_CQZ_D_LUT4_O_113_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_114_I3 O=cnt3_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_116_I2 I1=cnt3(4) I2=cnt3(5) I3=cnt3(6) O=cnt3_ff_CQZ_D_LUT4_O_114_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_116_I2 I1=cnt3(4) I2=$iopadmap$reset I3=cnt3(5) O=cnt3_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(4) I2=cnt3_ff_CQZ_D_LUT4_O_116_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3(0) I1=cnt3(1) I2=cnt3(2) I3=cnt3(3) O=cnt3_ff_CQZ_D_LUT4_O_116_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_117_I3 O=cnt3_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3(0) I1=cnt3(1) I2=cnt3(2) I3=cnt3(3) O=cnt3_ff_CQZ_D_LUT4_O_117_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3(0) I1=cnt3(1) I2=$iopadmap$reset I3=cnt3(2) O=cnt3_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(1) I2=cnt3(0) I3=$iopadmap$reset O=cnt3_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_13_I2 I1=cnt3(107) I2=cnt3(108) I3=cnt3(109) O=cnt3_ff_CQZ_D_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_13_I2 I1=cnt3(107) I2=$iopadmap$reset I3=cnt3(108) O=cnt3_ff_CQZ_D(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt3(0) I3=$iopadmap$reset O=cnt3_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(107) I2=cnt3_ff_CQZ_D_LUT4_O_13_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_16_I2 I1=cnt3(104) I2=cnt3(105) I3=cnt3(106) O=cnt3_ff_CQZ_D_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_14_I3 O=cnt3_ff_CQZ_D(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_16_I2 I1=cnt3(104) I2=cnt3(105) I3=cnt3(106) O=cnt3_ff_CQZ_D_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_16_I2 I1=cnt3(104) I2=$iopadmap$reset I3=cnt3(105) O=cnt3_ff_CQZ_D(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(104) I2=cnt3_ff_CQZ_D_LUT4_O_16_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_19_I2 I1=cnt3(101) I2=cnt3(102) I3=cnt3(103) O=cnt3_ff_CQZ_D_LUT4_O_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_17_I3 O=cnt3_ff_CQZ_D(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_19_I2 I1=cnt3(101) I2=cnt3(102) I3=cnt3(103) O=cnt3_ff_CQZ_D_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_19_I2 I1=cnt3(101) I2=$iopadmap$reset I3=cnt3(102) O=cnt3_ff_CQZ_D(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(101) I2=cnt3_ff_CQZ_D_LUT4_O_19_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_22_I2 I1=cnt3(98) I2=cnt3(99) I3=cnt3(100) O=cnt3_ff_CQZ_D_LUT4_O_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_2_I3 O=cnt3_ff_CQZ_D(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_20_I3 O=cnt3_ff_CQZ_D(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_22_I2 I1=cnt3(98) I2=cnt3(99) I3=cnt3(100) O=cnt3_ff_CQZ_D_LUT4_O_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_22_I2 I1=cnt3(98) I2=$iopadmap$reset I3=cnt3(99) O=cnt3_ff_CQZ_D(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(98) I2=cnt3_ff_CQZ_D_LUT4_O_22_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_25_I2 I1=cnt3(95) I2=cnt3(96) I3=cnt3(97) O=cnt3_ff_CQZ_D_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_23_I3 O=cnt3_ff_CQZ_D(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_25_I2 I1=cnt3(95) I2=cnt3(96) I3=cnt3(97) O=cnt3_ff_CQZ_D_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_25_I2 I1=cnt3(95) I2=$iopadmap$reset I3=cnt3(96) O=cnt3_ff_CQZ_D(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(95) I2=cnt3_ff_CQZ_D_LUT4_O_25_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_28_I2 I1=cnt3(92) I2=cnt3(93) I3=cnt3(94) O=cnt3_ff_CQZ_D_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_26_I3 O=cnt3_ff_CQZ_D(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_28_I2 I1=cnt3(92) I2=cnt3(93) I3=cnt3(94) O=cnt3_ff_CQZ_D_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_28_I2 I1=cnt3(92) I2=$iopadmap$reset I3=cnt3(93) O=cnt3_ff_CQZ_D(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(92) I2=cnt3_ff_CQZ_D_LUT4_O_28_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_31_I2 I1=cnt3(89) I2=cnt3(90) I3=cnt3(91) O=cnt3_ff_CQZ_D_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_29_I3 O=cnt3_ff_CQZ_D(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_31_I2 I1=cnt3(89) I2=cnt3(90) I3=cnt3(91) O=cnt3_ff_CQZ_D_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_4_I2 I1=cnt3(116) I2=cnt3(117) I3=cnt3(118) O=cnt3_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_4_I2 I1=cnt3(116) I2=$iopadmap$reset I3=cnt3(117) O=cnt3_ff_CQZ_D(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_31_I2 I1=cnt3(89) I2=$iopadmap$reset I3=cnt3(90) O=cnt3_ff_CQZ_D(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(89) I2=cnt3_ff_CQZ_D_LUT4_O_31_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_34_I2 I1=cnt3(86) I2=cnt3(87) I3=cnt3(88) O=cnt3_ff_CQZ_D_LUT4_O_31_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_32_I3 O=cnt3_ff_CQZ_D(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_34_I2 I1=cnt3(86) I2=cnt3(87) I3=cnt3(88) O=cnt3_ff_CQZ_D_LUT4_O_32_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_34_I2 I1=cnt3(86) I2=$iopadmap$reset I3=cnt3(87) O=cnt3_ff_CQZ_D(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(86) I2=cnt3_ff_CQZ_D_LUT4_O_34_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_37_I2 I1=cnt3(83) I2=cnt3(84) I3=cnt3(85) O=cnt3_ff_CQZ_D_LUT4_O_34_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_35_I3 O=cnt3_ff_CQZ_D(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_37_I2 I1=cnt3(83) I2=cnt3(84) I3=cnt3(85) O=cnt3_ff_CQZ_D_LUT4_O_35_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_37_I2 I1=cnt3(83) I2=$iopadmap$reset I3=cnt3(84) O=cnt3_ff_CQZ_D(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(83) I2=cnt3_ff_CQZ_D_LUT4_O_37_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_40_I2 I1=cnt3(80) I2=cnt3(81) I3=cnt3(82) O=cnt3_ff_CQZ_D_LUT4_O_37_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_38_I3 O=cnt3_ff_CQZ_D(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_40_I2 I1=cnt3(80) I2=cnt3(81) I3=cnt3(82) O=cnt3_ff_CQZ_D_LUT4_O_38_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_40_I2 I1=cnt3(80) I2=$iopadmap$reset I3=cnt3(81) O=cnt3_ff_CQZ_D(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(116) I2=cnt3_ff_CQZ_D_LUT4_O_4_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(80) I2=cnt3_ff_CQZ_D_LUT4_O_40_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_42_I2 I1=cnt3(78) I2=$iopadmap$reset I3=cnt3(79) O=cnt3_ff_CQZ_D(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(78) I2=cnt3_ff_CQZ_D_LUT4_O_42_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(79) I2=cnt3(78) I3=cnt3_ff_CQZ_D_LUT4_O_42_I2 O=cnt3_ff_CQZ_D_LUT4_O_40_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_45_I2 I1=cnt3(75) I2=cnt3(76) I3=cnt3(77) O=cnt3_ff_CQZ_D_LUT4_O_42_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_43_I3 O=cnt3_ff_CQZ_D(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_45_I2 I1=cnt3(75) I2=cnt3(76) I3=cnt3(77) O=cnt3_ff_CQZ_D_LUT4_O_43_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_45_I2 I1=cnt3(75) I2=$iopadmap$reset I3=cnt3(76) O=cnt3_ff_CQZ_D(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(75) I2=cnt3_ff_CQZ_D_LUT4_O_45_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_48_I2 I1=cnt3(72) I2=cnt3(73) I3=cnt3(74) O=cnt3_ff_CQZ_D_LUT4_O_45_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_46_I3 O=cnt3_ff_CQZ_D(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_48_I2 I1=cnt3(72) I2=cnt3(73) I3=cnt3(74) O=cnt3_ff_CQZ_D_LUT4_O_46_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_48_I2 I1=cnt3(72) I2=$iopadmap$reset I3=cnt3(73) O=cnt3_ff_CQZ_D(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(72) I2=cnt3_ff_CQZ_D_LUT4_O_48_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_53_I2 I1=cnt3_ff_CQZ_D_LUT4_O_49_I1 I2=$iopadmap$reset I3=cnt3(71) O=cnt3_ff_CQZ_D(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(71) I2=cnt3_ff_CQZ_D_LUT4_O_49_I1 I3=cnt3_ff_CQZ_D_LUT4_O_53_I2 O=cnt3_ff_CQZ_D_LUT4_O_48_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt3(67) I1=cnt3(68) I2=cnt3(69) I3=cnt3(70) O=cnt3_ff_CQZ_D_LUT4_O_49_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_7_I2 I1=cnt3(113) I2=cnt3(114) I3=cnt3(115) O=cnt3_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_5_I3 O=cnt3_ff_CQZ_D(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_51_I2 I1=cnt3(69) I2=$iopadmap$reset I3=cnt3(70) O=cnt3_ff_CQZ_D(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(69) I2=cnt3_ff_CQZ_D_LUT4_O_51_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt3(68) I3=cnt3_ff_CQZ_D_LUT4_O_52_I2 O=cnt3_ff_CQZ_D_LUT4_O_51_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(68) I2=cnt3_ff_CQZ_D_LUT4_O_52_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt3(67) I3=cnt3_ff_CQZ_D_LUT4_O_53_I2 O=cnt3_ff_CQZ_D_LUT4_O_52_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(67) I2=cnt3_ff_CQZ_D_LUT4_O_53_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_55_I2 I1=cnt3(65) I2=$iopadmap$reset I3=cnt3(66) O=cnt3_ff_CQZ_D(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(65) I2=cnt3_ff_CQZ_D_LUT4_O_55_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(64) I2=cnt3(63) I3=cnt3_ff_CQZ_D_LUT4_O_57_I2 O=cnt3_ff_CQZ_D_LUT4_O_55_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_57_I2 I1=cnt3(63) I2=$iopadmap$reset I3=cnt3(64) O=cnt3_ff_CQZ_D(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(63) I2=cnt3_ff_CQZ_D_LUT4_O_57_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(62) I2=cnt3(61) I3=cnt3_ff_CQZ_D_LUT4_O_58_I0 O=cnt3_ff_CQZ_D_LUT4_O_57_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_58_I0 I1=cnt3(61) I2=$iopadmap$reset I3=cnt3(62) O=cnt3_ff_CQZ_D(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_58_I0 I1=cnt3_ff_CQZ_D_LUT4_O_58_I0_LUT4_I0_I1 I2=cnt3(61) I3=cnt3(62) O=cnt3_ff_CQZ_D_LUT4_O_53_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3(63) I1=cnt3(64) I2=cnt3(65) I3=cnt3(66) O=cnt3_ff_CQZ_D_LUT4_O_58_I0_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_61_I0 I1=cnt3(58) I2=cnt3(59) I3=cnt3(60) O=cnt3_ff_CQZ_D_LUT4_O_58_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_60_I2 I1=cnt3(60) I2=$iopadmap$reset I3=cnt3(61) O=cnt3_ff_CQZ_D(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_7_I2 I1=cnt3(113) I2=cnt3(114) I3=cnt3(115) O=cnt3_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_7_I2 I1=cnt3(113) I2=$iopadmap$reset I3=cnt3(114) O=cnt3_ff_CQZ_D(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(60) I2=cnt3_ff_CQZ_D_LUT4_O_60_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(59) I2=cnt3(58) I3=cnt3_ff_CQZ_D_LUT4_O_61_I0 O=cnt3_ff_CQZ_D_LUT4_O_60_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_61_I0 I1=cnt3(58) I2=$iopadmap$reset I3=cnt3(59) O=cnt3_ff_CQZ_D(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_64_I0 I1=cnt3(55) I2=cnt3(56) I3=cnt3(57) O=cnt3_ff_CQZ_D_LUT4_O_61_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_63_I2 I1=cnt3(57) I2=$iopadmap$reset I3=cnt3(58) O=cnt3_ff_CQZ_D(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(57) I2=cnt3_ff_CQZ_D_LUT4_O_63_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(56) I2=cnt3(55) I3=cnt3_ff_CQZ_D_LUT4_O_64_I0 O=cnt3_ff_CQZ_D_LUT4_O_63_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_64_I0 I1=cnt3(55) I2=$iopadmap$reset I3=cnt3(56) O=cnt3_ff_CQZ_D(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_67_I0 I1=cnt3(52) I2=cnt3(53) I3=cnt3(54) O=cnt3_ff_CQZ_D_LUT4_O_64_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_66_I2 I1=cnt3(54) I2=$iopadmap$reset I3=cnt3(55) O=cnt3_ff_CQZ_D(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(54) I2=cnt3_ff_CQZ_D_LUT4_O_66_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(53) I2=cnt3(52) I3=cnt3_ff_CQZ_D_LUT4_O_67_I0 O=cnt3_ff_CQZ_D_LUT4_O_66_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_67_I0 I1=cnt3(52) I2=$iopadmap$reset I3=cnt3(53) O=cnt3_ff_CQZ_D(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_70_I0 I1=cnt3(49) I2=cnt3(50) I3=cnt3(51) O=cnt3_ff_CQZ_D_LUT4_O_67_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_69_I2 I1=cnt3(51) I2=$iopadmap$reset I3=cnt3(52) O=cnt3_ff_CQZ_D(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(51) I2=cnt3_ff_CQZ_D_LUT4_O_69_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(50) I2=cnt3(49) I3=cnt3_ff_CQZ_D_LUT4_O_70_I0 O=cnt3_ff_CQZ_D_LUT4_O_69_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(113) I2=cnt3_ff_CQZ_D_LUT4_O_7_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_70_I0 I1=cnt3(49) I2=$iopadmap$reset I3=cnt3(50) O=cnt3_ff_CQZ_D(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_74_I2 I1=cnt3(46) I2=cnt3(47) I3=cnt3(48) O=cnt3_ff_CQZ_D_LUT4_O_70_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_72_I2 I1=cnt3(48) I2=$iopadmap$reset I3=cnt3(49) O=cnt3_ff_CQZ_D(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(48) I2=cnt3_ff_CQZ_D_LUT4_O_72_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(47) I2=cnt3(46) I3=cnt3_ff_CQZ_D_LUT4_O_74_I2 O=cnt3_ff_CQZ_D_LUT4_O_72_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_74_I2 I1=cnt3(46) I2=$iopadmap$reset I3=cnt3(47) O=cnt3_ff_CQZ_D(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(46) I2=cnt3_ff_CQZ_D_LUT4_O_74_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_77_I2 I1=cnt3(43) I2=cnt3(44) I3=cnt3(45) O=cnt3_ff_CQZ_D_LUT4_O_74_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_75_I3 O=cnt3_ff_CQZ_D(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_77_I2 I1=cnt3(43) I2=cnt3(44) I3=cnt3(45) O=cnt3_ff_CQZ_D_LUT4_O_75_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_77_I2 I1=cnt3(43) I2=$iopadmap$reset I3=cnt3(44) O=cnt3_ff_CQZ_D(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(43) I2=cnt3_ff_CQZ_D_LUT4_O_77_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_80_I2 I1=cnt3(40) I2=cnt3(41) I3=cnt3(42) O=cnt3_ff_CQZ_D_LUT4_O_77_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_78_I3 O=cnt3_ff_CQZ_D(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_80_I2 I1=cnt3(40) I2=cnt3(41) I3=cnt3(42) O=cnt3_ff_CQZ_D_LUT4_O_78_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_80_I2 I1=cnt3(40) I2=$iopadmap$reset I3=cnt3(41) O=cnt3_ff_CQZ_D(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_9_I0 I1=cnt3(110) I2=cnt3(111) I3=cnt3(112) O=cnt3_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_8_I3 O=cnt3_ff_CQZ_D(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(40) I2=cnt3_ff_CQZ_D_LUT4_O_80_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_85_I2 I1=cnt3_ff_CQZ_D_LUT4_O_81_I1 I2=$iopadmap$reset I3=cnt3(39) O=cnt3_ff_CQZ_D(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_89_I2 I1=cnt3_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 I2=cnt3_ff_CQZ_D_LUT4_O_81_I1 I3=cnt3(39) O=cnt3_ff_CQZ_D_LUT4_O_80_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3(35) I1=cnt3(36) I2=cnt3(37) I3=cnt3(38) O=cnt3_ff_CQZ_D_LUT4_O_81_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_83_I2 I1=cnt3(37) I2=$iopadmap$reset I3=cnt3(38) O=cnt3_ff_CQZ_D(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(37) I2=cnt3_ff_CQZ_D_LUT4_O_83_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(36) I2=cnt3(35) I3=cnt3_ff_CQZ_D_LUT4_O_85_I2 O=cnt3_ff_CQZ_D_LUT4_O_83_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_85_I2 I1=cnt3(35) I2=$iopadmap$reset I3=cnt3(36) O=cnt3_ff_CQZ_D(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(35) I2=cnt3_ff_CQZ_D_LUT4_O_85_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt3_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 I3=cnt3_ff_CQZ_D_LUT4_O_89_I2 O=cnt3_ff_CQZ_D_LUT4_O_85_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cnt3(31) I1=cnt3(32) I2=cnt3(33) I3=cnt3(34) O=cnt3_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_87_I2 I1=cnt3(33) I2=$iopadmap$reset I3=cnt3(34) O=cnt3_ff_CQZ_D(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(33) I2=cnt3_ff_CQZ_D_LUT4_O_87_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(32) I2=cnt3(31) I3=cnt3_ff_CQZ_D_LUT4_O_89_I2 O=cnt3_ff_CQZ_D_LUT4_O_87_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_89_I2 I1=cnt3(31) I2=$iopadmap$reset I3=cnt3(32) O=cnt3_ff_CQZ_D(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(31) I2=cnt3_ff_CQZ_D_LUT4_O_89_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_92_I2 I1=cnt3(28) I2=cnt3(29) I3=cnt3(30) O=cnt3_ff_CQZ_D_LUT4_O_89_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_9_I0 I1=cnt3(110) I2=cnt3(111) I3=cnt3(112) O=cnt3_ff_CQZ_D_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_9_I0 I1=cnt3(110) I2=$iopadmap$reset I3=cnt3(111) O=cnt3_ff_CQZ_D(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_90_I3 O=cnt3_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_92_I2 I1=cnt3(28) I2=cnt3(29) I3=cnt3(30) O=cnt3_ff_CQZ_D_LUT4_O_90_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_92_I2 I1=cnt3(28) I2=$iopadmap$reset I3=cnt3(29) O=cnt3_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(28) I2=cnt3_ff_CQZ_D_LUT4_O_92_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_95_I2 I1=cnt3(25) I2=cnt3(26) I3=cnt3(27) O=cnt3_ff_CQZ_D_LUT4_O_92_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_93_I3 O=cnt3_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_95_I2 I1=cnt3(25) I2=cnt3(26) I3=cnt3(27) O=cnt3_ff_CQZ_D_LUT4_O_93_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_95_I2 I1=cnt3(25) I2=$iopadmap$reset I3=cnt3(26) O=cnt3_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(25) I2=cnt3_ff_CQZ_D_LUT4_O_95_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_98_I2 I1=cnt3(22) I2=cnt3(23) I3=cnt3(24) O=cnt3_ff_CQZ_D_LUT4_O_95_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_96_I3 O=cnt3_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_98_I2 I1=cnt3(22) I2=cnt3(23) I3=cnt3(24) O=cnt3_ff_CQZ_D_LUT4_O_96_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_98_I2 I1=cnt3(22) I2=$iopadmap$reset I3=cnt3(23) O=cnt3_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt3(22) I2=cnt3_ff_CQZ_D_LUT4_O_98_I2 I3=$iopadmap$reset O=cnt3_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_101_I2 I1=cnt3(19) I2=cnt3(20) I3=cnt3(21) O=cnt3_ff_CQZ_D_LUT4_O_98_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt3_ff_CQZ_D_LUT4_O_99_I3 O=cnt3_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_101_I2 I1=cnt3(19) I2=cnt3(20) I3=cnt3(21) O=cnt3_ff_CQZ_D_LUT4_O_99_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_13_I2 I1=cnt3(107) I2=cnt3(108) I3=cnt3(109) O=cnt3_ff_CQZ_D_LUT4_O_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt3_ff_CQZ_D_LUT4_O_4_I2 I1=cnt3(116) I2=cnt3(117) I3=cnt3(118) O=cnt3_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cnt4(120) D=cnt4_ff_CQZ_D(120) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(119) D=cnt4_ff_CQZ_D(119) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(110) D=cnt4_ff_CQZ_D(110) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(20) D=cnt4_ff_CQZ_D(20) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(19) D=cnt4_ff_CQZ_D(19) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(18) D=cnt4_ff_CQZ_D(18) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(17) D=cnt4_ff_CQZ_D(17) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(16) D=cnt4_ff_CQZ_D(16) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(15) D=cnt4_ff_CQZ_D(15) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(14) D=cnt4_ff_CQZ_D(14) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(13) D=cnt4_ff_CQZ_D(13) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(12) D=cnt4_ff_CQZ_D(12) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(11) D=cnt4_ff_CQZ_D(11) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(109) D=cnt4_ff_CQZ_D(109) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(10) D=cnt4_ff_CQZ_D(10) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(9) D=cnt4_ff_CQZ_D(9) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(8) D=cnt4_ff_CQZ_D(8) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(7) D=cnt4_ff_CQZ_D(7) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(6) D=cnt4_ff_CQZ_D(6) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(5) D=cnt4_ff_CQZ_D(5) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(4) D=cnt4_ff_CQZ_D(4) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(3) D=cnt4_ff_CQZ_D(3) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(2) D=cnt4_ff_CQZ_D(2) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(1) D=cnt4_ff_CQZ_D(1) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(108) D=cnt4_ff_CQZ_D(108) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(0) D=cnt4_ff_CQZ_D(0) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(107) D=cnt4_ff_CQZ_D(107) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(106) D=cnt4_ff_CQZ_D(106) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(105) D=cnt4_ff_CQZ_D(105) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(104) D=cnt4_ff_CQZ_D(104) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(103) D=cnt4_ff_CQZ_D(103) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(102) D=cnt4_ff_CQZ_D(102) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(101) D=cnt4_ff_CQZ_D(101) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(118) D=cnt4_ff_CQZ_D(118) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(100) D=cnt4_ff_CQZ_D(100) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(99) D=cnt4_ff_CQZ_D(99) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(98) D=cnt4_ff_CQZ_D(98) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(97) D=cnt4_ff_CQZ_D(97) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(96) D=cnt4_ff_CQZ_D(96) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(95) D=cnt4_ff_CQZ_D(95) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(94) D=cnt4_ff_CQZ_D(94) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(93) D=cnt4_ff_CQZ_D(93) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(92) D=cnt4_ff_CQZ_D(92) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(91) D=cnt4_ff_CQZ_D(91) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(117) D=cnt4_ff_CQZ_D(117) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(90) D=cnt4_ff_CQZ_D(90) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(89) D=cnt4_ff_CQZ_D(89) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(88) D=cnt4_ff_CQZ_D(88) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(87) D=cnt4_ff_CQZ_D(87) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(86) D=cnt4_ff_CQZ_D(86) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(85) D=cnt4_ff_CQZ_D(85) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(84) D=cnt4_ff_CQZ_D(84) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(83) D=cnt4_ff_CQZ_D(83) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(82) D=cnt4_ff_CQZ_D(82) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(81) D=cnt4_ff_CQZ_D(81) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(116) D=cnt4_ff_CQZ_D(116) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(80) D=cnt4_ff_CQZ_D(80) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(79) D=cnt4_ff_CQZ_D(79) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(78) D=cnt4_ff_CQZ_D(78) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(77) D=cnt4_ff_CQZ_D(77) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(76) D=cnt4_ff_CQZ_D(76) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(75) D=cnt4_ff_CQZ_D(75) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(74) D=cnt4_ff_CQZ_D(74) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(73) D=cnt4_ff_CQZ_D(73) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(72) D=cnt4_ff_CQZ_D(72) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(71) D=cnt4_ff_CQZ_D(71) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(115) D=cnt4_ff_CQZ_D(115) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(70) D=cnt4_ff_CQZ_D(70) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(69) D=cnt4_ff_CQZ_D(69) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(68) D=cnt4_ff_CQZ_D(68) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(67) D=cnt4_ff_CQZ_D(67) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(66) D=cnt4_ff_CQZ_D(66) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(65) D=cnt4_ff_CQZ_D(65) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(64) D=cnt4_ff_CQZ_D(64) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(63) D=cnt4_ff_CQZ_D(63) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(62) D=cnt4_ff_CQZ_D(62) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(61) D=cnt4_ff_CQZ_D(61) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(114) D=cnt4_ff_CQZ_D(114) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(60) D=cnt4_ff_CQZ_D(60) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(59) D=cnt4_ff_CQZ_D(59) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(58) D=cnt4_ff_CQZ_D(58) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(57) D=cnt4_ff_CQZ_D(57) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(56) D=cnt4_ff_CQZ_D(56) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(55) D=cnt4_ff_CQZ_D(55) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(54) D=cnt4_ff_CQZ_D(54) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(53) D=cnt4_ff_CQZ_D(53) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(52) D=cnt4_ff_CQZ_D(52) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(51) D=cnt4_ff_CQZ_D(51) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(113) D=cnt4_ff_CQZ_D(113) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(50) D=cnt4_ff_CQZ_D(50) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(49) D=cnt4_ff_CQZ_D(49) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(48) D=cnt4_ff_CQZ_D(48) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(47) D=cnt4_ff_CQZ_D(47) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(46) D=cnt4_ff_CQZ_D(46) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(45) D=cnt4_ff_CQZ_D(45) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(44) D=cnt4_ff_CQZ_D(44) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(43) D=cnt4_ff_CQZ_D(43) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(42) D=cnt4_ff_CQZ_D(42) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(41) D=cnt4_ff_CQZ_D(41) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(112) D=cnt4_ff_CQZ_D(112) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(40) D=cnt4_ff_CQZ_D(40) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(39) D=cnt4_ff_CQZ_D(39) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(38) D=cnt4_ff_CQZ_D(38) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(37) D=cnt4_ff_CQZ_D(37) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(36) D=cnt4_ff_CQZ_D(36) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(35) D=cnt4_ff_CQZ_D(35) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(34) D=cnt4_ff_CQZ_D(34) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(33) D=cnt4_ff_CQZ_D(33) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(32) D=cnt4_ff_CQZ_D(32) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(31) D=cnt4_ff_CQZ_D(31) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(111) D=cnt4_ff_CQZ_D(111) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(30) D=cnt4_ff_CQZ_D(30) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(29) D=cnt4_ff_CQZ_D(29) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(28) D=cnt4_ff_CQZ_D(28) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(27) D=cnt4_ff_CQZ_D(27) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(26) D=cnt4_ff_CQZ_D(26) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(25) D=cnt4_ff_CQZ_D(25) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(24) D=cnt4_ff_CQZ_D(24) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(23) D=cnt4_ff_CQZ_D(23) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(22) D=cnt4_ff_CQZ_D(22) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt4(21) D=cnt4_ff_CQZ_D(21) QCK=$iopadmap$clk4 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:72.1-84.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_I0 I1=cnt4(119) I2=$iopadmap$reset I3=cnt4(120) O=cnt4_ff_CQZ_D(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(119) I2=cnt4_ff_CQZ_D_LUT4_O_I0 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(110) I2=cnt4_ff_CQZ_D_LUT4_O_9_I0 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_101_I2 I1=cnt4(19) I2=$iopadmap$reset I3=cnt4(20) O=cnt4_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(19) I2=cnt4_ff_CQZ_D_LUT4_O_101_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_104_I2 I1=cnt4(16) I2=cnt4(17) I3=cnt4(18) O=cnt4_ff_CQZ_D_LUT4_O_101_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_102_I3 O=cnt4_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_104_I2 I1=cnt4(16) I2=cnt4(17) I3=cnt4(18) O=cnt4_ff_CQZ_D_LUT4_O_102_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_104_I2 I1=cnt4(16) I2=$iopadmap$reset I3=cnt4(17) O=cnt4_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(16) I2=cnt4_ff_CQZ_D_LUT4_O_104_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_107_I2 I1=cnt4(13) I2=cnt4(14) I3=cnt4(15) O=cnt4_ff_CQZ_D_LUT4_O_104_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_105_I3 O=cnt4_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_107_I2 I1=cnt4(13) I2=cnt4(14) I3=cnt4(15) O=cnt4_ff_CQZ_D_LUT4_O_105_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_107_I2 I1=cnt4(13) I2=$iopadmap$reset I3=cnt4(14) O=cnt4_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(13) I2=cnt4_ff_CQZ_D_LUT4_O_107_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_110_I2 I1=cnt4(10) I2=cnt4(11) I3=cnt4(12) O=cnt4_ff_CQZ_D_LUT4_O_107_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_108_I3 O=cnt4_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_110_I2 I1=cnt4(10) I2=cnt4(11) I3=cnt4(12) O=cnt4_ff_CQZ_D_LUT4_O_108_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_110_I2 I1=cnt4(10) I2=$iopadmap$reset I3=cnt4(11) O=cnt4_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_11_I3 O=cnt4_ff_CQZ_D(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(10) I2=cnt4_ff_CQZ_D_LUT4_O_110_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_113_I2 I1=cnt4(7) I2=cnt4(8) I3=cnt4(9) O=cnt4_ff_CQZ_D_LUT4_O_110_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_111_I3 O=cnt4_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_113_I2 I1=cnt4(7) I2=cnt4(8) I3=cnt4(9) O=cnt4_ff_CQZ_D_LUT4_O_111_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_113_I2 I1=cnt4(7) I2=$iopadmap$reset I3=cnt4(8) O=cnt4_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(7) I2=cnt4_ff_CQZ_D_LUT4_O_113_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_116_I2 I1=cnt4(4) I2=cnt4(5) I3=cnt4(6) O=cnt4_ff_CQZ_D_LUT4_O_113_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_114_I3 O=cnt4_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_116_I2 I1=cnt4(4) I2=cnt4(5) I3=cnt4(6) O=cnt4_ff_CQZ_D_LUT4_O_114_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_116_I2 I1=cnt4(4) I2=$iopadmap$reset I3=cnt4(5) O=cnt4_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(4) I2=cnt4_ff_CQZ_D_LUT4_O_116_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4(0) I1=cnt4(1) I2=cnt4(2) I3=cnt4(3) O=cnt4_ff_CQZ_D_LUT4_O_116_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_117_I3 O=cnt4_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4(0) I1=cnt4(1) I2=cnt4(2) I3=cnt4(3) O=cnt4_ff_CQZ_D_LUT4_O_117_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4(0) I1=cnt4(1) I2=$iopadmap$reset I3=cnt4(2) O=cnt4_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(1) I2=cnt4(0) I3=$iopadmap$reset O=cnt4_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_13_I2 I1=cnt4(107) I2=cnt4(108) I3=cnt4(109) O=cnt4_ff_CQZ_D_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_13_I2 I1=cnt4(107) I2=$iopadmap$reset I3=cnt4(108) O=cnt4_ff_CQZ_D(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4(0) O=cnt4_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(107) I2=cnt4_ff_CQZ_D_LUT4_O_13_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_16_I2 I1=cnt4(104) I2=cnt4(105) I3=cnt4(106) O=cnt4_ff_CQZ_D_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_14_I3 O=cnt4_ff_CQZ_D(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_16_I2 I1=cnt4(104) I2=cnt4(105) I3=cnt4(106) O=cnt4_ff_CQZ_D_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_16_I2 I1=cnt4(104) I2=$iopadmap$reset I3=cnt4(105) O=cnt4_ff_CQZ_D(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(104) I2=cnt4_ff_CQZ_D_LUT4_O_16_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_19_I2 I1=cnt4(101) I2=cnt4(102) I3=cnt4(103) O=cnt4_ff_CQZ_D_LUT4_O_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_17_I3 O=cnt4_ff_CQZ_D(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_19_I2 I1=cnt4(101) I2=cnt4(102) I3=cnt4(103) O=cnt4_ff_CQZ_D_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_19_I2 I1=cnt4(101) I2=$iopadmap$reset I3=cnt4(102) O=cnt4_ff_CQZ_D(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(101) I2=cnt4_ff_CQZ_D_LUT4_O_19_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_22_I2 I1=cnt4(98) I2=cnt4(99) I3=cnt4(100) O=cnt4_ff_CQZ_D_LUT4_O_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_2_I3 O=cnt4_ff_CQZ_D(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_20_I3 O=cnt4_ff_CQZ_D(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_22_I2 I1=cnt4(98) I2=cnt4(99) I3=cnt4(100) O=cnt4_ff_CQZ_D_LUT4_O_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_22_I2 I1=cnt4(98) I2=$iopadmap$reset I3=cnt4(99) O=cnt4_ff_CQZ_D(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(98) I2=cnt4_ff_CQZ_D_LUT4_O_22_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_25_I2 I1=cnt4(95) I2=cnt4(96) I3=cnt4(97) O=cnt4_ff_CQZ_D_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_23_I3 O=cnt4_ff_CQZ_D(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_25_I2 I1=cnt4(95) I2=cnt4(96) I3=cnt4(97) O=cnt4_ff_CQZ_D_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_25_I2 I1=cnt4(95) I2=$iopadmap$reset I3=cnt4(96) O=cnt4_ff_CQZ_D(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(95) I2=cnt4_ff_CQZ_D_LUT4_O_25_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_28_I2 I1=cnt4(92) I2=cnt4(93) I3=cnt4(94) O=cnt4_ff_CQZ_D_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_26_I3 O=cnt4_ff_CQZ_D(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_28_I2 I1=cnt4(92) I2=cnt4(93) I3=cnt4(94) O=cnt4_ff_CQZ_D_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_28_I2 I1=cnt4(92) I2=$iopadmap$reset I3=cnt4(93) O=cnt4_ff_CQZ_D(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(92) I2=cnt4_ff_CQZ_D_LUT4_O_28_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_31_I2 I1=cnt4(89) I2=cnt4(90) I3=cnt4(91) O=cnt4_ff_CQZ_D_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_29_I3 O=cnt4_ff_CQZ_D(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_31_I2 I1=cnt4(89) I2=cnt4(90) I3=cnt4(91) O=cnt4_ff_CQZ_D_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_4_I2 I1=cnt4(116) I2=cnt4(117) I3=cnt4(118) O=cnt4_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_4_I2 I1=cnt4(116) I2=$iopadmap$reset I3=cnt4(117) O=cnt4_ff_CQZ_D(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_31_I2 I1=cnt4(89) I2=$iopadmap$reset I3=cnt4(90) O=cnt4_ff_CQZ_D(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(89) I2=cnt4_ff_CQZ_D_LUT4_O_31_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_34_I2 I1=cnt4(86) I2=cnt4(87) I3=cnt4(88) O=cnt4_ff_CQZ_D_LUT4_O_31_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_32_I3 O=cnt4_ff_CQZ_D(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_34_I2 I1=cnt4(86) I2=cnt4(87) I3=cnt4(88) O=cnt4_ff_CQZ_D_LUT4_O_32_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_34_I2 I1=cnt4(86) I2=$iopadmap$reset I3=cnt4(87) O=cnt4_ff_CQZ_D(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(86) I2=cnt4_ff_CQZ_D_LUT4_O_34_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_37_I2 I1=cnt4(83) I2=cnt4(84) I3=cnt4(85) O=cnt4_ff_CQZ_D_LUT4_O_34_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_35_I3 O=cnt4_ff_CQZ_D(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_37_I2 I1=cnt4(83) I2=cnt4(84) I3=cnt4(85) O=cnt4_ff_CQZ_D_LUT4_O_35_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_37_I2 I1=cnt4(83) I2=$iopadmap$reset I3=cnt4(84) O=cnt4_ff_CQZ_D(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(83) I2=cnt4_ff_CQZ_D_LUT4_O_37_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_40_I2 I1=cnt4(80) I2=cnt4(81) I3=cnt4(82) O=cnt4_ff_CQZ_D_LUT4_O_37_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_38_I3 O=cnt4_ff_CQZ_D(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_40_I2 I1=cnt4(80) I2=cnt4(81) I3=cnt4(82) O=cnt4_ff_CQZ_D_LUT4_O_38_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_40_I2 I1=cnt4(80) I2=$iopadmap$reset I3=cnt4(81) O=cnt4_ff_CQZ_D(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(116) I2=cnt4_ff_CQZ_D_LUT4_O_4_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(80) I2=cnt4_ff_CQZ_D_LUT4_O_40_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_42_I2 I1=cnt4(78) I2=$iopadmap$reset I3=cnt4(79) O=cnt4_ff_CQZ_D(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(78) I2=cnt4_ff_CQZ_D_LUT4_O_42_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(79) I2=cnt4(78) I3=cnt4_ff_CQZ_D_LUT4_O_42_I2 O=cnt4_ff_CQZ_D_LUT4_O_40_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_45_I2 I1=cnt4(75) I2=cnt4(76) I3=cnt4(77) O=cnt4_ff_CQZ_D_LUT4_O_42_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_43_I3 O=cnt4_ff_CQZ_D(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_45_I2 I1=cnt4(75) I2=cnt4(76) I3=cnt4(77) O=cnt4_ff_CQZ_D_LUT4_O_43_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_45_I2 I1=cnt4(75) I2=$iopadmap$reset I3=cnt4(76) O=cnt4_ff_CQZ_D(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(75) I2=cnt4_ff_CQZ_D_LUT4_O_45_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_48_I2 I1=cnt4(72) I2=cnt4(73) I3=cnt4(74) O=cnt4_ff_CQZ_D_LUT4_O_45_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_46_I3 O=cnt4_ff_CQZ_D(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_48_I2 I1=cnt4(72) I2=cnt4(73) I3=cnt4(74) O=cnt4_ff_CQZ_D_LUT4_O_46_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_48_I2 I1=cnt4(72) I2=$iopadmap$reset I3=cnt4(73) O=cnt4_ff_CQZ_D(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(72) I2=cnt4_ff_CQZ_D_LUT4_O_48_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_53_I2 I1=cnt4_ff_CQZ_D_LUT4_O_49_I1 I2=$iopadmap$reset I3=cnt4(71) O=cnt4_ff_CQZ_D(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(71) I2=cnt4_ff_CQZ_D_LUT4_O_49_I1 I3=cnt4_ff_CQZ_D_LUT4_O_53_I2 O=cnt4_ff_CQZ_D_LUT4_O_48_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt4(67) I1=cnt4(68) I2=cnt4(69) I3=cnt4(70) O=cnt4_ff_CQZ_D_LUT4_O_49_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_7_I2 I1=cnt4(113) I2=cnt4(114) I3=cnt4(115) O=cnt4_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_5_I3 O=cnt4_ff_CQZ_D(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_51_I2 I1=cnt4(69) I2=$iopadmap$reset I3=cnt4(70) O=cnt4_ff_CQZ_D(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(69) I2=cnt4_ff_CQZ_D_LUT4_O_51_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt4(68) I3=cnt4_ff_CQZ_D_LUT4_O_52_I2 O=cnt4_ff_CQZ_D_LUT4_O_51_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(68) I2=cnt4_ff_CQZ_D_LUT4_O_52_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt4(67) I3=cnt4_ff_CQZ_D_LUT4_O_53_I2 O=cnt4_ff_CQZ_D_LUT4_O_52_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(67) I2=cnt4_ff_CQZ_D_LUT4_O_53_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_55_I2 I1=cnt4(65) I2=$iopadmap$reset I3=cnt4(66) O=cnt4_ff_CQZ_D(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(65) I2=cnt4_ff_CQZ_D_LUT4_O_55_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(64) I2=cnt4(63) I3=cnt4_ff_CQZ_D_LUT4_O_57_I2 O=cnt4_ff_CQZ_D_LUT4_O_55_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_57_I2 I1=cnt4(63) I2=$iopadmap$reset I3=cnt4(64) O=cnt4_ff_CQZ_D(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(63) I2=cnt4_ff_CQZ_D_LUT4_O_57_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(62) I2=cnt4(61) I3=cnt4_ff_CQZ_D_LUT4_O_58_I0 O=cnt4_ff_CQZ_D_LUT4_O_57_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_58_I0 I1=cnt4(61) I2=$iopadmap$reset I3=cnt4(62) O=cnt4_ff_CQZ_D(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_58_I0 I1=cnt4_ff_CQZ_D_LUT4_O_58_I0_LUT4_I0_I1 I2=cnt4(61) I3=cnt4(62) O=cnt4_ff_CQZ_D_LUT4_O_53_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4(63) I1=cnt4(64) I2=cnt4(65) I3=cnt4(66) O=cnt4_ff_CQZ_D_LUT4_O_58_I0_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_61_I0 I1=cnt4(58) I2=cnt4(59) I3=cnt4(60) O=cnt4_ff_CQZ_D_LUT4_O_58_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_60_I2 I1=cnt4(60) I2=$iopadmap$reset I3=cnt4(61) O=cnt4_ff_CQZ_D(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_7_I2 I1=cnt4(113) I2=cnt4(114) I3=cnt4(115) O=cnt4_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_7_I2 I1=cnt4(113) I2=$iopadmap$reset I3=cnt4(114) O=cnt4_ff_CQZ_D(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(60) I2=cnt4_ff_CQZ_D_LUT4_O_60_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(59) I2=cnt4(58) I3=cnt4_ff_CQZ_D_LUT4_O_61_I0 O=cnt4_ff_CQZ_D_LUT4_O_60_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_61_I0 I1=cnt4(58) I2=$iopadmap$reset I3=cnt4(59) O=cnt4_ff_CQZ_D(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_64_I0 I1=cnt4(55) I2=cnt4(56) I3=cnt4(57) O=cnt4_ff_CQZ_D_LUT4_O_61_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_63_I2 I1=cnt4(57) I2=$iopadmap$reset I3=cnt4(58) O=cnt4_ff_CQZ_D(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(57) I2=cnt4_ff_CQZ_D_LUT4_O_63_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(56) I2=cnt4(55) I3=cnt4_ff_CQZ_D_LUT4_O_64_I0 O=cnt4_ff_CQZ_D_LUT4_O_63_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_64_I0 I1=cnt4(55) I2=$iopadmap$reset I3=cnt4(56) O=cnt4_ff_CQZ_D(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_67_I0 I1=cnt4(52) I2=cnt4(53) I3=cnt4(54) O=cnt4_ff_CQZ_D_LUT4_O_64_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_66_I2 I1=cnt4(54) I2=$iopadmap$reset I3=cnt4(55) O=cnt4_ff_CQZ_D(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(54) I2=cnt4_ff_CQZ_D_LUT4_O_66_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(53) I2=cnt4(52) I3=cnt4_ff_CQZ_D_LUT4_O_67_I0 O=cnt4_ff_CQZ_D_LUT4_O_66_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_67_I0 I1=cnt4(52) I2=$iopadmap$reset I3=cnt4(53) O=cnt4_ff_CQZ_D(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_70_I0 I1=cnt4(49) I2=cnt4(50) I3=cnt4(51) O=cnt4_ff_CQZ_D_LUT4_O_67_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_69_I2 I1=cnt4(51) I2=$iopadmap$reset I3=cnt4(52) O=cnt4_ff_CQZ_D(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(51) I2=cnt4_ff_CQZ_D_LUT4_O_69_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(50) I2=cnt4(49) I3=cnt4_ff_CQZ_D_LUT4_O_70_I0 O=cnt4_ff_CQZ_D_LUT4_O_69_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(113) I2=cnt4_ff_CQZ_D_LUT4_O_7_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_70_I0 I1=cnt4(49) I2=$iopadmap$reset I3=cnt4(50) O=cnt4_ff_CQZ_D(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_74_I2 I1=cnt4(46) I2=cnt4(47) I3=cnt4(48) O=cnt4_ff_CQZ_D_LUT4_O_70_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_72_I2 I1=cnt4(48) I2=$iopadmap$reset I3=cnt4(49) O=cnt4_ff_CQZ_D(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(48) I2=cnt4_ff_CQZ_D_LUT4_O_72_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(47) I2=cnt4(46) I3=cnt4_ff_CQZ_D_LUT4_O_74_I2 O=cnt4_ff_CQZ_D_LUT4_O_72_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_74_I2 I1=cnt4(46) I2=$iopadmap$reset I3=cnt4(47) O=cnt4_ff_CQZ_D(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(46) I2=cnt4_ff_CQZ_D_LUT4_O_74_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_77_I2 I1=cnt4(43) I2=cnt4(44) I3=cnt4(45) O=cnt4_ff_CQZ_D_LUT4_O_74_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_75_I3 O=cnt4_ff_CQZ_D(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_77_I2 I1=cnt4(43) I2=cnt4(44) I3=cnt4(45) O=cnt4_ff_CQZ_D_LUT4_O_75_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_77_I2 I1=cnt4(43) I2=$iopadmap$reset I3=cnt4(44) O=cnt4_ff_CQZ_D(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(43) I2=cnt4_ff_CQZ_D_LUT4_O_77_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_80_I2 I1=cnt4(40) I2=cnt4(41) I3=cnt4(42) O=cnt4_ff_CQZ_D_LUT4_O_77_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_78_I3 O=cnt4_ff_CQZ_D(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_80_I2 I1=cnt4(40) I2=cnt4(41) I3=cnt4(42) O=cnt4_ff_CQZ_D_LUT4_O_78_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_80_I2 I1=cnt4(40) I2=$iopadmap$reset I3=cnt4(41) O=cnt4_ff_CQZ_D(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_9_I0 I1=cnt4(110) I2=cnt4(111) I3=cnt4(112) O=cnt4_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_8_I3 O=cnt4_ff_CQZ_D(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(40) I2=cnt4_ff_CQZ_D_LUT4_O_80_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_85_I2 I1=cnt4_ff_CQZ_D_LUT4_O_81_I1 I2=$iopadmap$reset I3=cnt4(39) O=cnt4_ff_CQZ_D(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_89_I2 I1=cnt4_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 I2=cnt4_ff_CQZ_D_LUT4_O_81_I1 I3=cnt4(39) O=cnt4_ff_CQZ_D_LUT4_O_80_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4(35) I1=cnt4(36) I2=cnt4(37) I3=cnt4(38) O=cnt4_ff_CQZ_D_LUT4_O_81_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_83_I2 I1=cnt4(37) I2=$iopadmap$reset I3=cnt4(38) O=cnt4_ff_CQZ_D(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(37) I2=cnt4_ff_CQZ_D_LUT4_O_83_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(36) I2=cnt4(35) I3=cnt4_ff_CQZ_D_LUT4_O_85_I2 O=cnt4_ff_CQZ_D_LUT4_O_83_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_85_I2 I1=cnt4(35) I2=$iopadmap$reset I3=cnt4(36) O=cnt4_ff_CQZ_D(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(35) I2=cnt4_ff_CQZ_D_LUT4_O_85_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt4_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 I3=cnt4_ff_CQZ_D_LUT4_O_89_I2 O=cnt4_ff_CQZ_D_LUT4_O_85_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cnt4(31) I1=cnt4(32) I2=cnt4(33) I3=cnt4(34) O=cnt4_ff_CQZ_D_LUT4_O_85_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_87_I2 I1=cnt4(33) I2=$iopadmap$reset I3=cnt4(34) O=cnt4_ff_CQZ_D(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(33) I2=cnt4_ff_CQZ_D_LUT4_O_87_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(32) I2=cnt4(31) I3=cnt4_ff_CQZ_D_LUT4_O_89_I2 O=cnt4_ff_CQZ_D_LUT4_O_87_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_89_I2 I1=cnt4(31) I2=$iopadmap$reset I3=cnt4(32) O=cnt4_ff_CQZ_D(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(31) I2=cnt4_ff_CQZ_D_LUT4_O_89_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_92_I2 I1=cnt4(28) I2=cnt4(29) I3=cnt4(30) O=cnt4_ff_CQZ_D_LUT4_O_89_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_9_I0 I1=cnt4(110) I2=cnt4(111) I3=cnt4(112) O=cnt4_ff_CQZ_D_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_9_I0 I1=cnt4(110) I2=$iopadmap$reset I3=cnt4(111) O=cnt4_ff_CQZ_D(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_90_I3 O=cnt4_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_92_I2 I1=cnt4(28) I2=cnt4(29) I3=cnt4(30) O=cnt4_ff_CQZ_D_LUT4_O_90_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_92_I2 I1=cnt4(28) I2=$iopadmap$reset I3=cnt4(29) O=cnt4_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(28) I2=cnt4_ff_CQZ_D_LUT4_O_92_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_95_I2 I1=cnt4(25) I2=cnt4(26) I3=cnt4(27) O=cnt4_ff_CQZ_D_LUT4_O_92_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_93_I3 O=cnt4_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_95_I2 I1=cnt4(25) I2=cnt4(26) I3=cnt4(27) O=cnt4_ff_CQZ_D_LUT4_O_93_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_95_I2 I1=cnt4(25) I2=$iopadmap$reset I3=cnt4(26) O=cnt4_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(25) I2=cnt4_ff_CQZ_D_LUT4_O_95_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_98_I2 I1=cnt4(22) I2=cnt4(23) I3=cnt4(24) O=cnt4_ff_CQZ_D_LUT4_O_95_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_96_I3 O=cnt4_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_98_I2 I1=cnt4(22) I2=cnt4(23) I3=cnt4(24) O=cnt4_ff_CQZ_D_LUT4_O_96_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_98_I2 I1=cnt4(22) I2=$iopadmap$reset I3=cnt4(23) O=cnt4_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt4(22) I2=cnt4_ff_CQZ_D_LUT4_O_98_I2 I3=$iopadmap$reset O=cnt4_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_101_I2 I1=cnt4(19) I2=cnt4(20) I3=cnt4(21) O=cnt4_ff_CQZ_D_LUT4_O_98_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt4_ff_CQZ_D_LUT4_O_99_I3 O=cnt4_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_101_I2 I1=cnt4(19) I2=cnt4(20) I3=cnt4(21) O=cnt4_ff_CQZ_D_LUT4_O_99_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_13_I2 I1=cnt4(107) I2=cnt4(108) I3=cnt4(109) O=cnt4_ff_CQZ_D_LUT4_O_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt4_ff_CQZ_D_LUT4_O_4_I2 I1=cnt4(116) I2=cnt4(117) I3=cnt4(118) O=cnt4_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cnt5(120) D=cnt5_ff_CQZ_D(120) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(119) D=cnt5_ff_CQZ_D(119) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(110) D=cnt5_ff_CQZ_D(110) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(20) D=cnt5_ff_CQZ_D(20) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(19) D=cnt5_ff_CQZ_D(19) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(18) D=cnt5_ff_CQZ_D(18) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(17) D=cnt5_ff_CQZ_D(17) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(16) D=cnt5_ff_CQZ_D(16) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(15) D=cnt5_ff_CQZ_D(15) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(14) D=cnt5_ff_CQZ_D(14) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(13) D=cnt5_ff_CQZ_D(13) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(12) D=cnt5_ff_CQZ_D(12) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(11) D=cnt5_ff_CQZ_D(11) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(109) D=cnt5_ff_CQZ_D(109) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(10) D=cnt5_ff_CQZ_D(10) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(9) D=cnt5_ff_CQZ_D(9) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(8) D=cnt5_ff_CQZ_D(8) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(7) D=cnt5_ff_CQZ_D(7) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(6) D=cnt5_ff_CQZ_D(6) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(5) D=cnt5_ff_CQZ_D(5) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(4) D=cnt5_ff_CQZ_D(4) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(3) D=cnt5_ff_CQZ_D(3) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(2) D=cnt5_ff_CQZ_D(2) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(1) D=cnt5_ff_CQZ_D(1) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(108) D=cnt5_ff_CQZ_D(108) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(0) D=cnt5_ff_CQZ_D(0) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(107) D=cnt5_ff_CQZ_D(107) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(106) D=cnt5_ff_CQZ_D(106) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(105) D=cnt5_ff_CQZ_D(105) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(104) D=cnt5_ff_CQZ_D(104) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(103) D=cnt5_ff_CQZ_D(103) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(102) D=cnt5_ff_CQZ_D(102) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(101) D=cnt5_ff_CQZ_D(101) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(118) D=cnt5_ff_CQZ_D(118) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(100) D=cnt5_ff_CQZ_D(100) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(99) D=cnt5_ff_CQZ_D(99) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(98) D=cnt5_ff_CQZ_D(98) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(97) D=cnt5_ff_CQZ_D(97) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(96) D=cnt5_ff_CQZ_D(96) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(95) D=cnt5_ff_CQZ_D(95) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(94) D=cnt5_ff_CQZ_D(94) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(93) D=cnt5_ff_CQZ_D(93) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(92) D=cnt5_ff_CQZ_D(92) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(91) D=cnt5_ff_CQZ_D(91) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(117) D=cnt5_ff_CQZ_D(117) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(90) D=cnt5_ff_CQZ_D(90) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(89) D=cnt5_ff_CQZ_D(89) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(88) D=cnt5_ff_CQZ_D(88) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(87) D=cnt5_ff_CQZ_D(87) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(86) D=cnt5_ff_CQZ_D(86) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(85) D=cnt5_ff_CQZ_D(85) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(84) D=cnt5_ff_CQZ_D(84) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(83) D=cnt5_ff_CQZ_D(83) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(82) D=cnt5_ff_CQZ_D(82) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(81) D=cnt5_ff_CQZ_D(81) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(116) D=cnt5_ff_CQZ_D(116) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(80) D=cnt5_ff_CQZ_D(80) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(79) D=cnt5_ff_CQZ_D(79) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(78) D=cnt5_ff_CQZ_D(78) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(77) D=cnt5_ff_CQZ_D(77) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(76) D=cnt5_ff_CQZ_D(76) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(75) D=cnt5_ff_CQZ_D(75) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(74) D=cnt5_ff_CQZ_D(74) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(73) D=cnt5_ff_CQZ_D(73) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(72) D=cnt5_ff_CQZ_D(72) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(71) D=cnt5_ff_CQZ_D(71) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(115) D=cnt5_ff_CQZ_D(115) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(70) D=cnt5_ff_CQZ_D(70) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(69) D=cnt5_ff_CQZ_D(69) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(68) D=cnt5_ff_CQZ_D(68) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(67) D=cnt5_ff_CQZ_D(67) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(66) D=cnt5_ff_CQZ_D(66) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(65) D=cnt5_ff_CQZ_D(65) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(64) D=cnt5_ff_CQZ_D(64) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(63) D=cnt5_ff_CQZ_D(63) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(62) D=cnt5_ff_CQZ_D(62) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(61) D=cnt5_ff_CQZ_D(61) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(114) D=cnt5_ff_CQZ_D(114) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(60) D=cnt5_ff_CQZ_D(60) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(59) D=cnt5_ff_CQZ_D(59) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(58) D=cnt5_ff_CQZ_D(58) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(57) D=cnt5_ff_CQZ_D(57) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(56) D=cnt5_ff_CQZ_D(56) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(55) D=cnt5_ff_CQZ_D(55) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(54) D=cnt5_ff_CQZ_D(54) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(53) D=cnt5_ff_CQZ_D(53) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(52) D=cnt5_ff_CQZ_D(52) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(51) D=cnt5_ff_CQZ_D(51) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(113) D=cnt5_ff_CQZ_D(113) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(50) D=cnt5_ff_CQZ_D(50) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(49) D=cnt5_ff_CQZ_D(49) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(48) D=cnt5_ff_CQZ_D(48) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(47) D=cnt5_ff_CQZ_D(47) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(46) D=cnt5_ff_CQZ_D(46) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(45) D=cnt5_ff_CQZ_D(45) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(44) D=cnt5_ff_CQZ_D(44) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(43) D=cnt5_ff_CQZ_D(43) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(42) D=cnt5_ff_CQZ_D(42) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(41) D=cnt5_ff_CQZ_D(41) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(112) D=cnt5_ff_CQZ_D(112) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(40) D=cnt5_ff_CQZ_D(40) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(39) D=cnt5_ff_CQZ_D(39) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(38) D=cnt5_ff_CQZ_D(38) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(37) D=cnt5_ff_CQZ_D(37) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(36) D=cnt5_ff_CQZ_D(36) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(35) D=cnt5_ff_CQZ_D(35) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(34) D=cnt5_ff_CQZ_D(34) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(33) D=cnt5_ff_CQZ_D(33) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(32) D=cnt5_ff_CQZ_D(32) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(31) D=cnt5_ff_CQZ_D(31) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(111) D=cnt5_ff_CQZ_D(111) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(30) D=cnt5_ff_CQZ_D(30) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(29) D=cnt5_ff_CQZ_D(29) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(28) D=cnt5_ff_CQZ_D(28) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(27) D=cnt5_ff_CQZ_D(27) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(26) D=cnt5_ff_CQZ_D(26) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(25) D=cnt5_ff_CQZ_D(25) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(24) D=cnt5_ff_CQZ_D(24) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(23) D=cnt5_ff_CQZ_D(23) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(22) D=cnt5_ff_CQZ_D(22) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cnt5(21) D=cnt5_ff_CQZ_D(21) QCK=$iopadmap$clk5 QEN=$auto$hilomap.cc:39:hilomap_worker$10927 QRT=$auto$hilomap.cc:47:hilomap_worker$10925 QST=$auto$hilomap.cc:47:hilomap_worker$10925 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter120bitx5/rtl/counter_5_120_13.v:86.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt5(0) I3=$iopadmap$reset O=cnt5_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_2_I2 I1=cnt5(119) I2=$iopadmap$reset I3=cnt5(120) O=cnt5_ff_CQZ_D(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_11_I2 I1=cnt5(110) I2=$iopadmap$reset I3=cnt5(111) O=cnt5_ff_CQZ_D(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_100_I3 O=cnt5_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_102_I2 I1=cnt5(19) I2=cnt5(20) I3=cnt5(21) O=cnt5_ff_CQZ_D_LUT4_O_100_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_102_I2 I1=cnt5(19) I2=$iopadmap$reset I3=cnt5(20) O=cnt5_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(19) I2=cnt5_ff_CQZ_D_LUT4_O_102_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_105_I2 I1=cnt5(16) I2=cnt5(17) I3=cnt5(18) O=cnt5_ff_CQZ_D_LUT4_O_102_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_103_I3 O=cnt5_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_105_I2 I1=cnt5(16) I2=cnt5(17) I3=cnt5(18) O=cnt5_ff_CQZ_D_LUT4_O_103_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_105_I2 I1=cnt5(16) I2=$iopadmap$reset I3=cnt5(17) O=cnt5_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(16) I2=cnt5_ff_CQZ_D_LUT4_O_105_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_108_I2 I1=cnt5(13) I2=cnt5(14) I3=cnt5(15) O=cnt5_ff_CQZ_D_LUT4_O_105_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_106_I3 O=cnt5_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_108_I2 I1=cnt5(13) I2=cnt5(14) I3=cnt5(15) O=cnt5_ff_CQZ_D_LUT4_O_106_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_108_I2 I1=cnt5(13) I2=$iopadmap$reset I3=cnt5(14) O=cnt5_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(13) I2=cnt5_ff_CQZ_D_LUT4_O_108_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_111_I2 I1=cnt5(10) I2=cnt5(11) I3=cnt5(12) O=cnt5_ff_CQZ_D_LUT4_O_108_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_109_I3 O=cnt5_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_111_I2 I1=cnt5(10) I2=cnt5(11) I3=cnt5(12) O=cnt5_ff_CQZ_D_LUT4_O_109_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(110) I2=cnt5_ff_CQZ_D_LUT4_O_11_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_111_I2 I1=cnt5(10) I2=$iopadmap$reset I3=cnt5(11) O=cnt5_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(10) I2=cnt5_ff_CQZ_D_LUT4_O_111_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_114_I2 I1=cnt5(7) I2=cnt5(8) I3=cnt5(9) O=cnt5_ff_CQZ_D_LUT4_O_111_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_112_I3 O=cnt5_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_114_I2 I1=cnt5(7) I2=cnt5(8) I3=cnt5(9) O=cnt5_ff_CQZ_D_LUT4_O_112_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_114_I2 I1=cnt5(7) I2=$iopadmap$reset I3=cnt5(8) O=cnt5_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(7) I2=cnt5_ff_CQZ_D_LUT4_O_114_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_117_I2 I1=cnt5(4) I2=cnt5(5) I3=cnt5(6) O=cnt5_ff_CQZ_D_LUT4_O_114_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_115_I3 O=cnt5_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_117_I2 I1=cnt5(4) I2=cnt5(5) I3=cnt5(6) O=cnt5_ff_CQZ_D_LUT4_O_115_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_117_I2 I1=cnt5(4) I2=$iopadmap$reset I3=cnt5(5) O=cnt5_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(4) I2=cnt5_ff_CQZ_D_LUT4_O_117_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5(0) I1=cnt5(1) I2=cnt5(2) I3=cnt5(3) O=cnt5_ff_CQZ_D_LUT4_O_117_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_118_I3 O=cnt5_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5(0) I1=cnt5(1) I2=cnt5(2) I3=cnt5(3) O=cnt5_ff_CQZ_D_LUT4_O_118_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5(0) I1=cnt5(1) I2=$iopadmap$reset I3=cnt5(2) O=cnt5_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_14_I2 I1=cnt5(107) I2=cnt5(108) I3=cnt5(109) O=cnt5_ff_CQZ_D_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_12_I3 O=cnt5_ff_CQZ_D(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(1) I2=cnt5(0) I3=$iopadmap$reset O=cnt5_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_14_I2 I1=cnt5(107) I2=cnt5(108) I3=cnt5(109) O=cnt5_ff_CQZ_D_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_14_I2 I1=cnt5(107) I2=$iopadmap$reset I3=cnt5(108) O=cnt5_ff_CQZ_D(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(107) I2=cnt5_ff_CQZ_D_LUT4_O_14_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_17_I2 I1=cnt5(104) I2=cnt5(105) I3=cnt5(106) O=cnt5_ff_CQZ_D_LUT4_O_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_15_I3 O=cnt5_ff_CQZ_D(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_17_I2 I1=cnt5(104) I2=cnt5(105) I3=cnt5(106) O=cnt5_ff_CQZ_D_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_17_I2 I1=cnt5(104) I2=$iopadmap$reset I3=cnt5(105) O=cnt5_ff_CQZ_D(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(104) I2=cnt5_ff_CQZ_D_LUT4_O_17_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_20_I2 I1=cnt5(101) I2=cnt5(102) I3=cnt5(103) O=cnt5_ff_CQZ_D_LUT4_O_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_18_I3 O=cnt5_ff_CQZ_D(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_20_I2 I1=cnt5(101) I2=cnt5(102) I3=cnt5(103) O=cnt5_ff_CQZ_D_LUT4_O_18_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_20_I2 I1=cnt5(101) I2=$iopadmap$reset I3=cnt5(102) O=cnt5_ff_CQZ_D(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(119) I2=cnt5_ff_CQZ_D_LUT4_O_2_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(101) I2=cnt5_ff_CQZ_D_LUT4_O_20_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_23_I2 I1=cnt5(98) I2=cnt5(99) I3=cnt5(100) O=cnt5_ff_CQZ_D_LUT4_O_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_21_I3 O=cnt5_ff_CQZ_D(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_23_I2 I1=cnt5(98) I2=cnt5(99) I3=cnt5(100) O=cnt5_ff_CQZ_D_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_23_I2 I1=cnt5(98) I2=$iopadmap$reset I3=cnt5(99) O=cnt5_ff_CQZ_D(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(98) I2=cnt5_ff_CQZ_D_LUT4_O_23_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_26_I2 I1=cnt5(95) I2=cnt5(96) I3=cnt5(97) O=cnt5_ff_CQZ_D_LUT4_O_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_24_I3 O=cnt5_ff_CQZ_D(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_26_I2 I1=cnt5(95) I2=cnt5(96) I3=cnt5(97) O=cnt5_ff_CQZ_D_LUT4_O_24_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_26_I2 I1=cnt5(95) I2=$iopadmap$reset I3=cnt5(96) O=cnt5_ff_CQZ_D(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(95) I2=cnt5_ff_CQZ_D_LUT4_O_26_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_29_I2 I1=cnt5(92) I2=cnt5(93) I3=cnt5(94) O=cnt5_ff_CQZ_D_LUT4_O_26_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_27_I3 O=cnt5_ff_CQZ_D(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_29_I2 I1=cnt5(92) I2=cnt5(93) I3=cnt5(94) O=cnt5_ff_CQZ_D_LUT4_O_27_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_29_I2 I1=cnt5(92) I2=$iopadmap$reset I3=cnt5(93) O=cnt5_ff_CQZ_D(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(92) I2=cnt5_ff_CQZ_D_LUT4_O_29_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_32_I2 I1=cnt5(89) I2=cnt5(90) I3=cnt5(91) O=cnt5_ff_CQZ_D_LUT4_O_29_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_5_I2 I1=cnt5(116) I2=cnt5(117) I3=cnt5(118) O=cnt5_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_3_I3 O=cnt5_ff_CQZ_D(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_30_I3 O=cnt5_ff_CQZ_D(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_32_I2 I1=cnt5(89) I2=cnt5(90) I3=cnt5(91) O=cnt5_ff_CQZ_D_LUT4_O_30_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_32_I2 I1=cnt5(89) I2=$iopadmap$reset I3=cnt5(90) O=cnt5_ff_CQZ_D(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(89) I2=cnt5_ff_CQZ_D_LUT4_O_32_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_35_I2 I1=cnt5(86) I2=cnt5(87) I3=cnt5(88) O=cnt5_ff_CQZ_D_LUT4_O_32_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_33_I3 O=cnt5_ff_CQZ_D(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_35_I2 I1=cnt5(86) I2=cnt5(87) I3=cnt5(88) O=cnt5_ff_CQZ_D_LUT4_O_33_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_35_I2 I1=cnt5(86) I2=$iopadmap$reset I3=cnt5(87) O=cnt5_ff_CQZ_D(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(86) I2=cnt5_ff_CQZ_D_LUT4_O_35_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_38_I2 I1=cnt5(83) I2=cnt5(84) I3=cnt5(85) O=cnt5_ff_CQZ_D_LUT4_O_35_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_36_I3 O=cnt5_ff_CQZ_D(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_38_I2 I1=cnt5(83) I2=cnt5(84) I3=cnt5(85) O=cnt5_ff_CQZ_D_LUT4_O_36_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_38_I2 I1=cnt5(83) I2=$iopadmap$reset I3=cnt5(84) O=cnt5_ff_CQZ_D(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(83) I2=cnt5_ff_CQZ_D_LUT4_O_38_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_41_I2 I1=cnt5(80) I2=cnt5(81) I3=cnt5(82) O=cnt5_ff_CQZ_D_LUT4_O_38_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_39_I3 O=cnt5_ff_CQZ_D(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_41_I2 I1=cnt5(80) I2=cnt5(81) I3=cnt5(82) O=cnt5_ff_CQZ_D_LUT4_O_39_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_5_I2 I1=cnt5(116) I2=cnt5(117) I3=cnt5(118) O=cnt5_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_5_I2 I1=cnt5(116) I2=$iopadmap$reset I3=cnt5(117) O=cnt5_ff_CQZ_D(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_41_I2 I1=cnt5(80) I2=$iopadmap$reset I3=cnt5(81) O=cnt5_ff_CQZ_D(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(80) I2=cnt5_ff_CQZ_D_LUT4_O_41_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_43_I2 I1=cnt5(78) I2=$iopadmap$reset I3=cnt5(79) O=cnt5_ff_CQZ_D(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(78) I2=cnt5_ff_CQZ_D_LUT4_O_43_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(79) I2=cnt5(78) I3=cnt5_ff_CQZ_D_LUT4_O_43_I2 O=cnt5_ff_CQZ_D_LUT4_O_41_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_46_I2 I1=cnt5(75) I2=cnt5(76) I3=cnt5(77) O=cnt5_ff_CQZ_D_LUT4_O_43_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_44_I3 O=cnt5_ff_CQZ_D(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_46_I2 I1=cnt5(75) I2=cnt5(76) I3=cnt5(77) O=cnt5_ff_CQZ_D_LUT4_O_44_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_46_I2 I1=cnt5(75) I2=$iopadmap$reset I3=cnt5(76) O=cnt5_ff_CQZ_D(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(75) I2=cnt5_ff_CQZ_D_LUT4_O_46_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_49_I2 I1=cnt5(72) I2=cnt5(73) I3=cnt5(74) O=cnt5_ff_CQZ_D_LUT4_O_46_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_47_I3 O=cnt5_ff_CQZ_D(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_49_I2 I1=cnt5(72) I2=cnt5(73) I3=cnt5(74) O=cnt5_ff_CQZ_D_LUT4_O_47_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_49_I2 I1=cnt5(72) I2=$iopadmap$reset I3=cnt5(73) O=cnt5_ff_CQZ_D(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(72) I2=cnt5_ff_CQZ_D_LUT4_O_49_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(116) I2=cnt5_ff_CQZ_D_LUT4_O_5_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_54_I2 I1=cnt5_ff_CQZ_D_LUT4_O_50_I1 I2=$iopadmap$reset I3=cnt5(71) O=cnt5_ff_CQZ_D(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(71) I2=cnt5_ff_CQZ_D_LUT4_O_50_I1 I3=cnt5_ff_CQZ_D_LUT4_O_54_I2 O=cnt5_ff_CQZ_D_LUT4_O_49_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5(67) I1=cnt5(68) I2=cnt5(69) I3=cnt5(70) O=cnt5_ff_CQZ_D_LUT4_O_50_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_52_I2 I1=cnt5(69) I2=$iopadmap$reset I3=cnt5(70) O=cnt5_ff_CQZ_D(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(69) I2=cnt5_ff_CQZ_D_LUT4_O_52_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt5(68) I3=cnt5_ff_CQZ_D_LUT4_O_53_I2 O=cnt5_ff_CQZ_D_LUT4_O_52_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(68) I2=cnt5_ff_CQZ_D_LUT4_O_53_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt5(67) I3=cnt5_ff_CQZ_D_LUT4_O_54_I2 O=cnt5_ff_CQZ_D_LUT4_O_53_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(67) I2=cnt5_ff_CQZ_D_LUT4_O_54_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_56_I2 I1=cnt5(65) I2=$iopadmap$reset I3=cnt5(66) O=cnt5_ff_CQZ_D(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(65) I2=cnt5_ff_CQZ_D_LUT4_O_56_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(64) I2=cnt5(63) I3=cnt5_ff_CQZ_D_LUT4_O_58_I2 O=cnt5_ff_CQZ_D_LUT4_O_56_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_58_I2 I1=cnt5(63) I2=$iopadmap$reset I3=cnt5(64) O=cnt5_ff_CQZ_D(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(63) I2=cnt5_ff_CQZ_D_LUT4_O_58_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(62) I2=cnt5(61) I3=cnt5_ff_CQZ_D_LUT4_O_59_I0 O=cnt5_ff_CQZ_D_LUT4_O_58_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_59_I0 I1=cnt5(61) I2=$iopadmap$reset I3=cnt5(62) O=cnt5_ff_CQZ_D(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_59_I0 I1=cnt5_ff_CQZ_D_LUT4_O_59_I0_LUT4_I0_I1 I2=cnt5(61) I3=cnt5(62) O=cnt5_ff_CQZ_D_LUT4_O_54_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5(63) I1=cnt5(64) I2=cnt5(65) I3=cnt5(66) O=cnt5_ff_CQZ_D_LUT4_O_59_I0_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_62_I0 I1=cnt5(58) I2=cnt5(59) I3=cnt5(60) O=cnt5_ff_CQZ_D_LUT4_O_59_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_8_I2 I1=cnt5(113) I2=cnt5(114) I3=cnt5(115) O=cnt5_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_6_I3 O=cnt5_ff_CQZ_D(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_61_I2 I1=cnt5(60) I2=$iopadmap$reset I3=cnt5(61) O=cnt5_ff_CQZ_D(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(60) I2=cnt5_ff_CQZ_D_LUT4_O_61_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(59) I2=cnt5(58) I3=cnt5_ff_CQZ_D_LUT4_O_62_I0 O=cnt5_ff_CQZ_D_LUT4_O_61_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_62_I0 I1=cnt5(58) I2=$iopadmap$reset I3=cnt5(59) O=cnt5_ff_CQZ_D(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_65_I0 I1=cnt5(55) I2=cnt5(56) I3=cnt5(57) O=cnt5_ff_CQZ_D_LUT4_O_62_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_64_I2 I1=cnt5(57) I2=$iopadmap$reset I3=cnt5(58) O=cnt5_ff_CQZ_D(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(57) I2=cnt5_ff_CQZ_D_LUT4_O_64_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(56) I2=cnt5(55) I3=cnt5_ff_CQZ_D_LUT4_O_65_I0 O=cnt5_ff_CQZ_D_LUT4_O_64_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_65_I0 I1=cnt5(55) I2=$iopadmap$reset I3=cnt5(56) O=cnt5_ff_CQZ_D(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_68_I0 I1=cnt5(52) I2=cnt5(53) I3=cnt5(54) O=cnt5_ff_CQZ_D_LUT4_O_65_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_67_I2 I1=cnt5(54) I2=$iopadmap$reset I3=cnt5(55) O=cnt5_ff_CQZ_D(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(54) I2=cnt5_ff_CQZ_D_LUT4_O_67_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(53) I2=cnt5(52) I3=cnt5_ff_CQZ_D_LUT4_O_68_I0 O=cnt5_ff_CQZ_D_LUT4_O_67_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_68_I0 I1=cnt5(52) I2=$iopadmap$reset I3=cnt5(53) O=cnt5_ff_CQZ_D(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_71_I0 I1=cnt5(49) I2=cnt5(50) I3=cnt5(51) O=cnt5_ff_CQZ_D_LUT4_O_68_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_70_I2 I1=cnt5(51) I2=$iopadmap$reset I3=cnt5(52) O=cnt5_ff_CQZ_D(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_8_I2 I1=cnt5(113) I2=cnt5(114) I3=cnt5(115) O=cnt5_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_8_I2 I1=cnt5(113) I2=$iopadmap$reset I3=cnt5(114) O=cnt5_ff_CQZ_D(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(51) I2=cnt5_ff_CQZ_D_LUT4_O_70_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(50) I2=cnt5(49) I3=cnt5_ff_CQZ_D_LUT4_O_71_I0 O=cnt5_ff_CQZ_D_LUT4_O_70_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_71_I0 I1=cnt5(49) I2=$iopadmap$reset I3=cnt5(50) O=cnt5_ff_CQZ_D(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_75_I2 I1=cnt5(46) I2=cnt5(47) I3=cnt5(48) O=cnt5_ff_CQZ_D_LUT4_O_71_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_73_I2 I1=cnt5(48) I2=$iopadmap$reset I3=cnt5(49) O=cnt5_ff_CQZ_D(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(48) I2=cnt5_ff_CQZ_D_LUT4_O_73_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(47) I2=cnt5(46) I3=cnt5_ff_CQZ_D_LUT4_O_75_I2 O=cnt5_ff_CQZ_D_LUT4_O_73_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_75_I2 I1=cnt5(46) I2=$iopadmap$reset I3=cnt5(47) O=cnt5_ff_CQZ_D(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(46) I2=cnt5_ff_CQZ_D_LUT4_O_75_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_78_I2 I1=cnt5(43) I2=cnt5(44) I3=cnt5(45) O=cnt5_ff_CQZ_D_LUT4_O_75_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_76_I3 O=cnt5_ff_CQZ_D(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_78_I2 I1=cnt5(43) I2=cnt5(44) I3=cnt5(45) O=cnt5_ff_CQZ_D_LUT4_O_76_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_78_I2 I1=cnt5(43) I2=$iopadmap$reset I3=cnt5(44) O=cnt5_ff_CQZ_D(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(43) I2=cnt5_ff_CQZ_D_LUT4_O_78_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_81_I2 I1=cnt5(40) I2=cnt5(41) I3=cnt5(42) O=cnt5_ff_CQZ_D_LUT4_O_78_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_79_I3 O=cnt5_ff_CQZ_D(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_81_I2 I1=cnt5(40) I2=cnt5(41) I3=cnt5(42) O=cnt5_ff_CQZ_D_LUT4_O_79_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(113) I2=cnt5_ff_CQZ_D_LUT4_O_8_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_81_I2 I1=cnt5(40) I2=$iopadmap$reset I3=cnt5(41) O=cnt5_ff_CQZ_D(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(40) I2=cnt5_ff_CQZ_D_LUT4_O_81_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_86_I2 I1=cnt5_ff_CQZ_D_LUT4_O_82_I1 I2=$iopadmap$reset I3=cnt5(39) O=cnt5_ff_CQZ_D(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_90_I2 I1=cnt5_ff_CQZ_D_LUT4_O_86_I2_LUT4_O_I2 I2=cnt5_ff_CQZ_D_LUT4_O_82_I1 I3=cnt5(39) O=cnt5_ff_CQZ_D_LUT4_O_81_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5(35) I1=cnt5(36) I2=cnt5(37) I3=cnt5(38) O=cnt5_ff_CQZ_D_LUT4_O_82_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_84_I2 I1=cnt5(37) I2=$iopadmap$reset I3=cnt5(38) O=cnt5_ff_CQZ_D(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(37) I2=cnt5_ff_CQZ_D_LUT4_O_84_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(36) I2=cnt5(35) I3=cnt5_ff_CQZ_D_LUT4_O_86_I2 O=cnt5_ff_CQZ_D_LUT4_O_84_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_86_I2 I1=cnt5(35) I2=$iopadmap$reset I3=cnt5(36) O=cnt5_ff_CQZ_D(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(35) I2=cnt5_ff_CQZ_D_LUT4_O_86_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=cnt5_ff_CQZ_D_LUT4_O_86_I2_LUT4_O_I2 I3=cnt5_ff_CQZ_D_LUT4_O_90_I2 O=cnt5_ff_CQZ_D_LUT4_O_86_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cnt5(31) I1=cnt5(32) I2=cnt5(33) I3=cnt5(34) O=cnt5_ff_CQZ_D_LUT4_O_86_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_88_I2 I1=cnt5(33) I2=$iopadmap$reset I3=cnt5(34) O=cnt5_ff_CQZ_D(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(33) I2=cnt5_ff_CQZ_D_LUT4_O_88_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(32) I2=cnt5(31) I3=cnt5_ff_CQZ_D_LUT4_O_90_I2 O=cnt5_ff_CQZ_D_LUT4_O_88_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_90_I2 I1=cnt5(31) I2=$iopadmap$reset I3=cnt5(32) O=cnt5_ff_CQZ_D(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_11_I2 I1=cnt5(110) I2=cnt5(111) I3=cnt5(112) O=cnt5_ff_CQZ_D_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_9_I3 O=cnt5_ff_CQZ_D(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(31) I2=cnt5_ff_CQZ_D_LUT4_O_90_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_93_I2 I1=cnt5(28) I2=cnt5(29) I3=cnt5(30) O=cnt5_ff_CQZ_D_LUT4_O_90_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_91_I3 O=cnt5_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_93_I2 I1=cnt5(28) I2=cnt5(29) I3=cnt5(30) O=cnt5_ff_CQZ_D_LUT4_O_91_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_93_I2 I1=cnt5(28) I2=$iopadmap$reset I3=cnt5(29) O=cnt5_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(28) I2=cnt5_ff_CQZ_D_LUT4_O_93_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_96_I2 I1=cnt5(25) I2=cnt5(26) I3=cnt5(27) O=cnt5_ff_CQZ_D_LUT4_O_93_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_94_I3 O=cnt5_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_96_I2 I1=cnt5(25) I2=cnt5(26) I3=cnt5(27) O=cnt5_ff_CQZ_D_LUT4_O_94_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_96_I2 I1=cnt5(25) I2=$iopadmap$reset I3=cnt5(26) O=cnt5_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(25) I2=cnt5_ff_CQZ_D_LUT4_O_96_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_99_I2 I1=cnt5(22) I2=cnt5(23) I3=cnt5(24) O=cnt5_ff_CQZ_D_LUT4_O_96_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=$auto$hilomap.cc:47:hilomap_worker$10925 I2=$iopadmap$reset I3=cnt5_ff_CQZ_D_LUT4_O_97_I3 O=cnt5_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_99_I2 I1=cnt5(22) I2=cnt5(23) I3=cnt5(24) O=cnt5_ff_CQZ_D_LUT4_O_97_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_99_I2 I1=cnt5(22) I2=$iopadmap$reset I3=cnt5(23) O=cnt5_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$10925 I1=cnt5(22) I2=cnt5_ff_CQZ_D_LUT4_O_99_I2 I3=$iopadmap$reset O=cnt5_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_102_I2 I1=cnt5(19) I2=cnt5(20) I3=cnt5(21) O=cnt5_ff_CQZ_D_LUT4_O_99_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cnt5_ff_CQZ_D_LUT4_O_11_I2 I1=cnt5(110) I2=cnt5(111) I3=cnt5(112) O=cnt5_ff_CQZ_D_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.end diff --git a/BENCHMARK/counter120bitx5/rtl/counter_5_120_13.v b/BENCHMARK/counter120bitx5/rtl/counter_5_120_13.v new file mode 100644 index 00000000..c9d2bd28 --- /dev/null +++ b/BENCHMARK/counter120bitx5/rtl/counter_5_120_13.v @@ -0,0 +1,102 @@ +// 5 counter with 5 clock domain +// each counter has 130 bits +// each counter has 21 output + +// test: placement , routing and performace for each clock domain + +module counter120bitx5(clk1,clk2,clk3,clk4,clk5,out1x,out2x,out3x,out4x,out5x,reset); + +input clk1,clk2,clk3,clk4,clk5,reset; + +output [13:0] out1x; +output [13:0] out2x; +output [13:0] out3x; +output [13:0] out4x; +output [13:0] out5x; + +reg [120:0] cnt1; +reg [120:0] cnt2; +reg [120:0] cnt3; +reg [120:0] cnt4; +reg [120:0] cnt5; + + +assign out1x = {cnt1[120:115],cnt1[7:0]}; +assign out2x = {cnt2[120:115],cnt2[7:0]}; +assign out3x = {cnt3[120:115],cnt3[7:0]}; +assign out4x = {cnt4[120:115],cnt4[7:0]}; +assign out5x = {cnt5[120:115],cnt5[7:0]}; + + +always @(posedge clk1) + +begin + + if (reset) + + cnt1 <=1'b0; + + else + + cnt1 <= cnt1+1; + +end + + +always @(posedge clk2) + +begin + + if (reset) + + cnt2 <=1'b0; + + else + + cnt2 <= cnt2 +1; + +end +always @(posedge clk3) + +begin + + if (reset) + + cnt3 <=1'b0; + + else + + cnt3 <= cnt3 +1; + +end +always @(posedge clk4) + +begin + + if (reset) + + cnt4 <=1'b0; + + else + + cnt4 <= cnt4 +1; + +end + +always @(posedge clk5) + +begin + + if (reset) + + cnt5 <=1'b0; + + else + + cnt5 <= cnt5 +1; + +end + + +endmodule + diff --git a/BENCHMARK/counter_16bit/counter_16bit_yosys.blif b/BENCHMARK/counter_16bit/counter_16bit_yosys.blif new file mode 100644 index 00000000..77c4a5a9 --- /dev/null +++ b/BENCHMARK/counter_16bit/counter_16bit_yosys.blif @@ -0,0 +1,246 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model top +.inputs clk reset enable +.outputs count(0) count(1) count(2) count(3) count(4) count(5) count(6) count(7) count(8) count(9) count(10) count(11) count(12) count(13) count(14) count(15) +.names $false +.names $true +1 +.names $undef +.subckt logic_0 a=$auto$hilomap.cc:47:hilomap_worker$708 +.subckt in_buff A=clk Q=$iopadmap$clk +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$count(0) Q=count(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(1) Q=count(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(10) Q=count(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(11) Q=count(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(12) Q=count(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(13) Q=count(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(14) Q=count(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(15) Q=count(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(2) Q=count(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(3) Q=count(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(4) Q=count(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(5) Q=count(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(6) Q=count(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(7) Q=count(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(8) Q=count(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$count(9) Q=count(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=enable Q=$iopadmap$enable +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=reset Q=$iopadmap$reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt ff CQZ=$iopadmap$count(15) D=count_ff_CQZ_D(15) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(14) D=count_ff_CQZ_D(14) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(5) D=count_ff_CQZ_D(5) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(4) D=count_ff_CQZ_D(4) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(3) D=count_ff_CQZ_D(3) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(2) D=count_ff_CQZ_D(2) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(1) D=count_ff_CQZ_D(1) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(0) D=count_ff_CQZ_D(0) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(13) D=count_ff_CQZ_D(13) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(12) D=count_ff_CQZ_D(12) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(11) D=count_ff_CQZ_D(11) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(10) D=count_ff_CQZ_D(10) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(9) D=count_ff_CQZ_D(9) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(8) D=count_ff_CQZ_D(8) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(7) D=count_ff_CQZ_D(7) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$count(6) D=count_ff_CQZ_D(6) QCK=$iopadmap$clk QEN=enable_LUT4_I2_O QRT=$auto$hilomap.cc:47:hilomap_worker$708 QST=$auto$hilomap.cc:47:hilomap_worker$708 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/counter_16bit/rtl/counter_16bit.v:14.1-19.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$auto$hilomap.cc:47:hilomap_worker$708 I2=$iopadmap$enable I3=$iopadmap$reset O=enable_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$auto$hilomap.cc:47:hilomap_worker$708 I2=$iopadmap$reset I3=reset_LUT4_I2_I3 O=count_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_I2 I1=$iopadmap$count(13) I2=$iopadmap$reset I3=$iopadmap$count(14) O=count_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$auto$hilomap.cc:47:hilomap_worker$708 I2=$iopadmap$reset I3=reset_LUT4_I2_2_I3 O=count_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_1_I2 I1=$iopadmap$count(10) I2=$iopadmap$count(11) I3=$iopadmap$count(12) O=reset_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=reset_LUT4_I3_1_I2 I1=$iopadmap$count(10) I2=$iopadmap$reset I3=$iopadmap$count(11) O=count_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$auto$hilomap.cc:47:hilomap_worker$708 I2=$iopadmap$reset I3=reset_LUT4_I2_4_I3 O=count_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I2 I1=$iopadmap$count(7) I2=$iopadmap$count(8) I3=$iopadmap$count(9) O=reset_LUT4_I2_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=reset_LUT4_I3_2_I2 I1=$iopadmap$count(7) I2=$iopadmap$reset I3=$iopadmap$count(8) O=count_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$auto$hilomap.cc:47:hilomap_worker$708 I2=$iopadmap$reset I3=reset_LUT4_I2_6_I3 O=count_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_3_I2 I1=$iopadmap$count(4) I2=$iopadmap$count(5) I3=$iopadmap$count(6) O=reset_LUT4_I2_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=reset_LUT4_I3_3_I2 I1=$iopadmap$count(4) I2=$iopadmap$reset I3=$iopadmap$count(5) O=count_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$auto$hilomap.cc:47:hilomap_worker$708 I2=$iopadmap$reset I3=reset_LUT4_I2_8_I3 O=count_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$count(0) I1=$iopadmap$count(1) I2=$iopadmap$count(2) I3=$iopadmap$count(3) O=reset_LUT4_I2_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=$iopadmap$count(0) I1=$iopadmap$count(1) I2=$iopadmap$reset I3=$iopadmap$count(2) O=count_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=reset_LUT4_I3_I2 I1=$iopadmap$count(13) I2=$iopadmap$count(14) I3=$iopadmap$count(15) O=reset_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$iopadmap$count(13) I2=reset_LUT4_I3_I2 I3=$iopadmap$reset O=count_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$iopadmap$count(10) I2=reset_LUT4_I3_1_I2 I3=$iopadmap$reset O=count_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=reset_LUT4_I3_2_I2 I1=$iopadmap$count(7) I2=$iopadmap$count(8) I3=$iopadmap$count(9) O=reset_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$iopadmap$count(7) I2=reset_LUT4_I3_2_I2 I3=$iopadmap$reset O=count_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=reset_LUT4_I3_3_I2 I1=$iopadmap$count(4) I2=$iopadmap$count(5) I3=$iopadmap$count(6) O=reset_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$iopadmap$count(4) I2=reset_LUT4_I3_3_I2 I3=$iopadmap$reset O=count_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$iopadmap$count(0) I1=$iopadmap$count(1) I2=$iopadmap$count(2) I3=$iopadmap$count(3) O=reset_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$iopadmap$count(1) I2=$iopadmap$count(0) I3=$iopadmap$reset O=count_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$708 I1=$auto$hilomap.cc:47:hilomap_worker$708 I2=$iopadmap$count(0) I3=$iopadmap$reset O=count_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_1_I2 I1=$iopadmap$count(10) I2=$iopadmap$count(11) I3=$iopadmap$count(12) O=reset_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.end diff --git a/BENCHMARK/counter_16bit/rtl/counter_16bit.v b/BENCHMARK/counter_16bit/rtl/counter_16bit.v new file mode 100644 index 00000000..f3504e06 --- /dev/null +++ b/BENCHMARK/counter_16bit/rtl/counter_16bit.v @@ -0,0 +1,21 @@ +// +// Copyright (c) 2020 QuickLogic Corporation. All Rights Reserved. +// +// Description : +// Example of asimple 16 bit up counter in Verilog HDL +// +// Version 1.0 : Initial Creation +// +module top (clk, reset, enable, count); +input clk, reset, enable; +output [15:0] count; +reg [15:0] count; + +always @ (posedge clk) +if (reset == 1'b1) begin + count <= 0; +end else if ( enable == 1'b1) begin + count <= count + 1; +end + +endmodule diff --git a/BENCHMARK/dct_mac/dct_mac_yosys.blif b/BENCHMARK/dct_mac/dct_mac_yosys.blif new file mode 100644 index 00000000..af9f5783 --- /dev/null +++ b/BENCHMARK/dct_mac/dct_mac_yosys.blif @@ -0,0 +1,3661 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model dct_mac +.inputs clk ena dclr din(0) din(1) din(2) din(3) din(4) din(5) din(6) din(7) coef(0) coef(1) coef(2) coef(3) coef(4) coef(5) coef(6) coef(7) coef(8) coef(9) coef(10) coef(11) coef(12) coef(13) coef(14) coef(15) +.outputs result(0) result(1) result(2) result(3) result(4) result(5) result(6) result(7) result(8) result(9) result(10) result(11) result(12) result(13) result(14) result(15) result(16) result(17) result(18) result(19) result(20) result(21) result(22) result(23) result(24) result(25) result(26) +.names $false +.names $true +1 +.names $undef +.subckt logic_0 a=mult_res_ff_CQZ_18_D(10) +.subckt in_buff A=clk Q=$iopadmap$clk +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(0) Q=icoef(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(1) Q=icoef(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(10) Q=icoef(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(11) Q=icoef(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(12) Q=icoef(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(13) Q=icoef(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(14) Q=icoef(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(15) Q=icoef(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(2) Q=icoef(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(3) Q=icoef(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(4) Q=icoef(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(5) Q=icoef(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(6) Q=icoef(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(7) Q=icoef(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(8) Q=icoef(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=coef(9) Q=icoef(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dclr Q=$iopadmap$dclr +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(0) Q=idin(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(1) Q=idin(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(2) Q=idin(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(3) Q=idin(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(4) Q=idin(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(5) Q=idin(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(6) Q=idin(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(7) Q=idin(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=ena Q=$iopadmap$ena +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$result(0) Q=result(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(1) Q=result(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(10) Q=result(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(11) Q=result(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(12) Q=result(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(13) Q=result(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(14) Q=result(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(15) Q=result(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(16) Q=result(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(17) Q=result(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(18) Q=result(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(19) Q=result(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(2) Q=result(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(20) Q=result(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(21) Q=result(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(22) Q=result(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(23) Q=result(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(24) Q=result(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(25) Q=result(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(26) Q=result(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(3) Q=result(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(4) Q=result(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(5) Q=result(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(6) Q=result(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(7) Q=result(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(8) Q=result(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$result(9) Q=result(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_I1 I2=$iopadmap$result(26) I3=ext_mult_res(23) O=result_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_1_I1 I2=$iopadmap$result(25) I3=ext_mult_res(23) O=result_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_10_I1 I2=$iopadmap$result(14) I3=ext_mult_res(14) O=result_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=dclr_LUT4_I0_10_I1 I1=ext_mult_res(14) I2=$iopadmap$result(14) I3=dclr_LUT4_I0_10_I1_LUT4_I0_I3 O=dclr_LUT4_I0_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(15) I3=ext_mult_res(15) O=dclr_LUT4_I0_10_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=ext_mult_res(13) I1=$iopadmap$result(13) I2=dclr_LUT4_I0_11_I1_LUT4_O_I3 I3=dclr_LUT4_I0_11_I1_LUT4_O_I2 O=dclr_LUT4_I0_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_11_I1 I2=$iopadmap$result(13) I3=ext_mult_res(13) O=result_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=dclr_LUT4_I0_11_I1_LUT4_O_I2 I3=dclr_LUT4_I0_11_I1_LUT4_O_I3 O=dclr_LUT4_I0_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(12) I3=ext_mult_res(12) O=dclr_LUT4_I0_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_12_I1 I2=$iopadmap$result(11) I3=ext_mult_res(11) O=result_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=dclr_LUT4_I0_12_I1 I1=ext_mult_res(11) I2=$iopadmap$result(11) I3=dclr_LUT4_I1_2_I3_LUT4_O_I3 O=dclr_LUT4_I0_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=ext_mult_res(10) I1=dclr_LUT4_I0_13_I1_LUT4_O_I2 I2=dclr_LUT4_I0_13_I1_LUT4_O_I3 I3=$iopadmap$result(10) O=dclr_LUT4_I0_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_13_I1 I2=$iopadmap$result(10) I3=ext_mult_res(10) O=result_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=dclr_LUT4_I0_13_I1_LUT4_O_I2 I3=dclr_LUT4_I0_13_I1_LUT4_O_I3 O=dclr_LUT4_I0_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(9) I3=ext_mult_res(9) O=dclr_LUT4_I0_13_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_14_I1 I2=$iopadmap$result(9) I3=ext_mult_res(9) O=result_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=$iopadmap$result(8) I2=ext_mult_res(8) I3=dclr_LUT4_I0_15_I1 O=dclr_LUT4_I0_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_15_I1 I2=$iopadmap$result(8) I3=ext_mult_res(8) O=result_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=dclr_LUT4_I0_15_I1 I1=ext_mult_res(8) I2=$iopadmap$result(8) I3=dclr_LUT4_I0_15_I1_LUT4_I0_I3 O=dclr_LUT4_I0_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(9) I3=ext_mult_res(9) O=dclr_LUT4_I0_15_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=ext_mult_res(7) I1=$iopadmap$result(7) I2=dclr_LUT4_I0_16_I1_LUT4_O_I3 I3=dclr_LUT4_I0_16_I1_LUT4_O_I2 O=dclr_LUT4_I0_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_16_I1 I2=$iopadmap$result(7) I3=ext_mult_res(7) O=result_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=dclr_LUT4_I0_16_I1_LUT4_O_I2 I3=dclr_LUT4_I0_16_I1_LUT4_O_I3 O=dclr_LUT4_I0_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(6) I3=ext_mult_res(6) O=dclr_LUT4_I0_16_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_17_I1 I2=$iopadmap$result(6) I3=ext_mult_res(6) O=result_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=$iopadmap$result(5) I2=ext_mult_res(5) I3=dclr_LUT4_I0_18_I1 O=dclr_LUT4_I0_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_18_I1 I2=$iopadmap$result(5) I3=ext_mult_res(5) O=result_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=dclr_LUT4_I0_18_I1 I1=ext_mult_res(5) I2=$iopadmap$result(5) I3=dclr_LUT4_I0_18_I1_LUT4_I0_I3 O=dclr_LUT4_I0_16_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(6) I3=ext_mult_res(6) O=dclr_LUT4_I0_18_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=ext_mult_res(4) I1=$iopadmap$result(4) I2=dclr_LUT4_I0_19_I1_LUT4_O_I3 I3=dclr_LUT4_I0_19_I1_LUT4_O_I2 O=dclr_LUT4_I0_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_19_I1 I2=$iopadmap$result(4) I3=ext_mult_res(4) O=result_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=dclr_LUT4_I0_19_I1_LUT4_O_I2 I3=dclr_LUT4_I0_19_I1_LUT4_O_I3 O=dclr_LUT4_I0_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(3) I3=ext_mult_res(3) O=dclr_LUT4_I0_19_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=dclr_LUT4_I0_I1_LUT4_O_I3 I2=$iopadmap$result(24) I3=ext_mult_res(23) O=dclr_LUT4_I0_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_2_I1 I2=$iopadmap$result(23) I3=ext_mult_res(23) O=result_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_20_I1 I2=$iopadmap$result(3) I3=ext_mult_res(3) O=result_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=$iopadmap$result(2) I2=ext_mult_res(2) I3=dclr_LUT4_I0_21_I1 O=dclr_LUT4_I0_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_21_I1 I2=$iopadmap$result(2) I3=ext_mult_res(2) O=result_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=dclr_LUT4_I0_21_I1 I1=ext_mult_res(2) I2=$iopadmap$result(2) I3=dclr_LUT4_I0_21_I1_LUT4_I0_I3 O=dclr_LUT4_I0_19_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(3) I3=ext_mult_res(3) O=dclr_LUT4_I0_21_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=ext_mult_res(1) I1=$iopadmap$result(1) I2=$iopadmap$result(0) I3=ext_mult_res(0) O=dclr_LUT4_I0_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_22_I1 I2=$iopadmap$result(1) I3=ext_mult_res(1) O=result_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(0) I3=ext_mult_res(0) O=dclr_LUT4_I0_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dclr_LUT4_I0_2_I1 I1=$iopadmap$result(23) I2=ext_mult_res(23) I3=$iopadmap$result(24) O=dclr_LUT4_I0_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101100101111 +.subckt LUT4 I0=ext_mult_res(22) I1=dclr_LUT4_I0_3_I1_LUT4_O_I2 I2=dclr_LUT4_I0_3_I1_LUT4_O_I3 I3=$iopadmap$result(22) O=dclr_LUT4_I0_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_3_I1 I2=$iopadmap$result(22) I3=ext_mult_res(22) O=result_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=dclr_LUT4_I0_3_I1_LUT4_O_I2 I3=dclr_LUT4_I0_3_I1_LUT4_O_I3 O=dclr_LUT4_I0_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(21) I3=ext_mult_res(21) O=dclr_LUT4_I0_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_4_I1 I2=$iopadmap$result(21) I3=ext_mult_res(21) O=result_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=$iopadmap$result(20) I2=ext_mult_res(20) I3=dclr_LUT4_I0_5_I1 O=dclr_LUT4_I0_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_5_I1 I2=$iopadmap$result(20) I3=ext_mult_res(20) O=result_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=dclr_LUT4_I0_5_I1 I1=ext_mult_res(20) I2=$iopadmap$result(20) I3=dclr_LUT4_I0_5_I1_LUT4_I0_I3 O=dclr_LUT4_I0_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(21) I3=ext_mult_res(21) O=dclr_LUT4_I0_5_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=ext_mult_res(19) I1=$iopadmap$result(19) I2=dclr_LUT4_I0_6_I1_LUT4_O_I3 I3=dclr_LUT4_I0_6_I1_LUT4_O_I2 O=dclr_LUT4_I0_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_6_I1 I2=$iopadmap$result(19) I3=ext_mult_res(19) O=result_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=dclr_LUT4_I0_6_I1_LUT4_O_I2 I3=dclr_LUT4_I0_6_I1_LUT4_O_I3 O=dclr_LUT4_I0_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(18) I3=ext_mult_res(18) O=dclr_LUT4_I0_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_7_I1 I2=$iopadmap$result(17) I3=ext_mult_res(17) O=result_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=dclr_LUT4_I0_7_I1 I1=ext_mult_res(17) I2=$iopadmap$result(17) I3=dclr_LUT4_I1_1_I3_LUT4_O_I3 O=dclr_LUT4_I0_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=ext_mult_res(16) I1=dclr_LUT4_I0_8_I1_LUT4_O_I2 I2=dclr_LUT4_I0_8_I1_LUT4_O_I3 I3=$iopadmap$result(16) O=dclr_LUT4_I0_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_8_I1 I2=$iopadmap$result(16) I3=ext_mult_res(16) O=result_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=dclr_LUT4_I0_8_I1_LUT4_O_I2 I3=dclr_LUT4_I0_8_I1_LUT4_O_I3 O=dclr_LUT4_I0_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(15) I3=ext_mult_res(15) O=dclr_LUT4_I0_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$dclr I1=dclr_LUT4_I0_9_I1 I2=$iopadmap$result(15) I3=ext_mult_res(15) O=result_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=$iopadmap$result(14) I2=ext_mult_res(14) I3=dclr_LUT4_I0_10_I1 O=dclr_LUT4_I0_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$result(24) I1=ext_mult_res(23) I2=$iopadmap$result(25) I3=dclr_LUT4_I0_I1_LUT4_O_I3 O=dclr_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100100011111100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=$iopadmap$dclr I2=ext_mult_res(23) I3=dclr_LUT4_I1_I3 O=result_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=$iopadmap$dclr I2=ext_mult_res(18) I3=dclr_LUT4_I1_1_I3 O=result_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=dclr_LUT4_I0_7_I1 I1=ext_mult_res(17) I2=$iopadmap$result(17) I3=dclr_LUT4_I1_1_I3_LUT4_O_I3 O=dclr_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(18) I3=ext_mult_res(18) O=dclr_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=$iopadmap$dclr I2=ext_mult_res(12) I3=dclr_LUT4_I1_2_I3 O=result_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=dclr_LUT4_I0_12_I1 I1=ext_mult_res(11) I2=$iopadmap$result(11) I3=dclr_LUT4_I1_2_I3_LUT4_O_I3 O=dclr_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=$iopadmap$result(12) I3=ext_mult_res(12) O=dclr_LUT4_I1_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=dclr_LUT4_I0_2_I1 I1=ext_mult_res(23) I2=$iopadmap$result(23) I3=$iopadmap$result(24) O=dclr_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001100011100111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=ext_mult_res(0) I2=$iopadmap$result(0) I3=$iopadmap$dclr O=result_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt ff CQZ=ext_mult_res(23) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(23) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(22) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(22) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(13) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(13) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(12) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(12) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(11) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(11) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(10) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(10) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(9) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(9) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(8) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(8) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(7) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(7) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(6) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(6) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(5) D=mult_res_ff_CQZ_18_D(5) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I3 O=mult_res_ff_CQZ_18_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I3_LUT4_I2_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_16_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_16_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O I3=mult_res_ff_CQZ_18_D_LUT4_O_I3_LUT4_I2_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_11_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_11_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_11_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=idin(2) I3=icoef(8) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=idin(5) I1=icoef(5) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=idin(5) I3=icoef(4) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=idin(2) I2=icoef(8) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=icoef(6) I1=idin(4) I2=icoef(7) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(6) I1=icoef(7) I2=idin(4) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_11_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_11_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_11_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_11_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_11_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=idin(5) I1=icoef(4) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(3) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=idin(5) I3=icoef(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=idin(2) I3=icoef(7) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=idin(2) I2=icoef(7) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=icoef(5) I1=idin(4) I2=icoef(6) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(5) I1=icoef(6) I2=idin(4) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_14_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_14_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_14_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=idin(5) I1=icoef(3) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(1) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(2) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=idin(2) I3=icoef(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=idin(2) I2=icoef(6) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=icoef(4) I1=idin(4) I2=icoef(5) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(4) I1=icoef(5) I2=idin(4) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=icoef(7) I1=icoef(8) I2=idin(0) I3=idin(1) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=idin(2) I3=icoef(5) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=icoef(3) I1=idin(4) I2=icoef(4) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(2) I3=idin(5) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=idin(6) I1=icoef(1) I2=icoef(0) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=idin(6) I1=icoef(0) I2=idin(5) I3=icoef(1) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=idin(2) I2=icoef(5) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=idin(4) I2=icoef(4) I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=icoef(8) I3=icoef(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=idin(1) I2=idin(0) I3=icoef(7) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_12_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2_LUT4_I0_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_14_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_14_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_14_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_14_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_14_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I1 I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2_LUT4_I0_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=icoef(5) I1=icoef(6) I2=idin(0) I3=idin(1) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I0 I1=icoef(6) I2=icoef(7) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_16_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_16_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_16_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_16_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_2_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_2_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_2_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=icoef(14) I1=idin(5) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=idin(5) I3=icoef(13) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_2_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_2_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_2_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=idin(3) I2=idin(2) I3=icoef(15) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(4) I3=icoef(14) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=icoef(15) I1=idin(3) I2=idin(2) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=idin(5) I1=icoef(13) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(11) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(12) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=idin(5) I3=icoef(12) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_5_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_5_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_5_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=idin(2) I3=icoef(14) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=idin(5) I1=icoef(11) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(9) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(10) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=idin(5) I3=icoef(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=icoef(2) I1=icoef(3) I2=icoef(4) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=idin(5) I3=icoef(11) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=idin(5) I1=icoef(12) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(11) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=idin(3) I3=icoef(14) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(2) I3=icoef(15) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=icoef(14) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(4) I3=icoef(13) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_5_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_5_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_5_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=idin(2) I3=icoef(13) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=idin(5) I1=icoef(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(8) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(9) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=idin(5) I3=icoef(9) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=idin(2) I2=icoef(13) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=icoef(11) I1=idin(4) I2=icoef(12) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(11) I1=icoef(12) I2=idin(4) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=idin(2) I2=icoef(14) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=icoef(12) I1=idin(4) I2=icoef(13) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(12) I1=icoef(13) I2=idin(4) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=idin(2) I3=icoef(11) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=idin(5) I1=icoef(8) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(7) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=idin(5) I3=icoef(7) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=idin(2) I2=icoef(11) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=icoef(9) I1=idin(4) I2=icoef(10) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(9) I1=icoef(10) I2=idin(4) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011100010001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(11) I3=icoef(13) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=icoef(14) I1=idin(1) I2=icoef(15) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=icoef(12) I3=icoef(14) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=idin(1) I2=idin(0) I3=icoef(13) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=idin(2) I3=icoef(12) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=idin(5) I1=icoef(9) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(7) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(8) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=idin(5) I3=icoef(8) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=idin(2) I2=icoef(12) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=icoef(10) I1=idin(4) I2=icoef(11) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(10) I1=icoef(11) I2=idin(4) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=icoef(14) I1=idin(0) I2=idin(1) I3=icoef(15) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_8_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=idin(2) I3=icoef(9) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=idin(5) I1=icoef(6) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(4) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(5) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=idin(5) I3=icoef(5) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(4) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=idin(2) I2=icoef(9) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=icoef(7) I1=idin(4) I2=icoef(8) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(7) I1=icoef(8) I2=idin(4) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=icoef(8) I1=icoef(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=icoef(10) I1=idin(1) I2=icoef(11) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I0 I2=icoef(6) I3=icoef(7) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=icoef(7) I1=idin(1) I2=icoef(8) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(8) I1=idin(1) I2=icoef(9) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(8) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=icoef(10) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(1) I3=icoef(9) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(8) I3=icoef(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=icoef(10) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=icoef(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=icoef(12) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100001110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=idin(0) I3=icoef(13) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(1) I3=icoef(12) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=icoef(10) I1=icoef(12) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(1) I3=icoef(11) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=idin(2) I3=icoef(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=idin(5) I1=icoef(7) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(5) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(6) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=idin(5) I3=icoef(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=idin(2) I2=icoef(10) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=icoef(8) I1=idin(4) I2=icoef(9) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(8) I1=icoef(9) I2=idin(4) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=icoef(12) I2=icoef(10) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=icoef(11) I1=icoef(13) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=icoef(14) I1=idin(0) I2=icoef(13) I3=idin(1) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_10_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001000011100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=icoef(15) I2=idin(1) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=idin(10) I2=icoef(1) I3=icoef(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(2) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=icoef(3) I1=icoef(4) I2=icoef(5) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=icoef(4) I1=icoef(5) I2=icoef(6) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=icoef(3) I1=icoef(4) I2=icoef(5) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=icoef(2) I1=icoef(3) I2=icoef(4) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(0) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=idin(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=icoef(14) I1=icoef(13) I2=icoef(12) I3=icoef(15) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=icoef(15) I1=idin(6) I2=idin(5) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101010101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000100110010000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=icoef(10) I1=icoef(11) I2=icoef(12) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=icoef(6) I1=icoef(7) I2=icoef(8) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=icoef(11) I1=icoef(12) I2=icoef(13) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=icoef(10) I1=icoef(11) I2=icoef(12) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=icoef(7) I1=icoef(8) I2=icoef(9) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=icoef(15) I1=idin(6) I2=idin(5) I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(14) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=icoef(13) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=icoef(15) I2=idin(10) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=idin(6) I2=idin(5) I3=icoef(15) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=icoef(14) I1=icoef(12) I2=icoef(13) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=icoef(11) I1=icoef(12) I2=icoef(13) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=icoef(8) I1=icoef(9) I2=icoef(10) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101100100010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=icoef(7) I1=icoef(8) I2=icoef(9) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=icoef(8) I1=icoef(9) I2=icoef(10) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=icoef(5) I1=icoef(6) I2=icoef(7) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=icoef(4) I1=icoef(5) I2=icoef(6) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=icoef(1) I1=icoef(2) I2=icoef(3) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=idin(4) I1=idin(3) I2=idin(2) I3=icoef(15) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=icoef(14) I3=idin(5) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(10) I3=icoef(12) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=icoef(13) I3=idin(6) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=idin(4) I1=idin(3) I2=idin(2) I3=icoef(15) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=idin(10) I3=icoef(13) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(6) I3=icoef(14) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(5) I3=icoef(15) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=icoef(6) I1=icoef(7) I2=icoef(8) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=icoef(1) I1=icoef(2) I2=icoef(3) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=icoef(9) I1=icoef(10) I2=icoef(11) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=icoef(9) I1=icoef(10) I2=icoef(11) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=icoef(5) I1=icoef(6) I2=icoef(7) I3=idin(10) O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100011101110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010000001011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I2 I1=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_1_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_19_D_LUT4_O_I2 I2=mult_res_ff_CQZ_19_D_LUT4_O_I3 I3=mult_res_ff_CQZ_19_D_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0 I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I2 I1=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I3 I2=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=icoef(4) I1=idin(1) I2=icoef(5) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2 I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I0 I2=icoef(4) I3=icoef(5) O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=icoef(5) I1=idin(1) I2=icoef(6) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=icoef(6) I1=idin(1) I2=icoef(7) I3=idin(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=icoef(4) I1=icoef(6) I2=icoef(5) I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=icoef(3) I1=icoef(4) I2=idin(0) I3=idin(1) O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1 I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I3 I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_1_O I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I3=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_1_O I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I2=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I3 I2=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I1 O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2 I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_1_O O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(5) I3=icoef(0) O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(2) I3=icoef(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=icoef(1) I1=idin(4) I2=icoef(2) I3=idin(3) O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3 I1=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=icoef(2) I3=idin(2) O=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_18_D_LUT4_O_I3 I3=mult_res_ff_CQZ_18_D_LUT4_O_I2 O=mult_res_ff_CQZ_18_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_19_D_LUT4_O_I3 I2=mult_res_ff_CQZ_19_D_LUT4_O_I1 I3=mult_res_ff_CQZ_19_D_LUT4_O_I0 O=mult_res_ff_CQZ_18_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt ff CQZ=ext_mult_res(4) D=mult_res_ff_CQZ_18_D(4) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=mult_res_ff_CQZ_19_D_LUT4_O_I0 I1=mult_res_ff_CQZ_19_D_LUT4_O_I1 I2=mult_res_ff_CQZ_19_D_LUT4_O_I2 I3=mult_res_ff_CQZ_19_D_LUT4_O_I3 O=mult_res_ff_CQZ_18_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I1 I2=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I2 I3=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_19_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=icoef(2) I1=idin(2) I2=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3 I3=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(4) I3=icoef(0) O=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2 I2=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I1_LUT4_O_I2 O=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=icoef(2) I1=icoef(3) I2=idin(0) I3=idin(1) O=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_20_D_LUT4_O_I3 I2=mult_res_ff_CQZ_20_D_LUT4_O_I1 I3=mult_res_ff_CQZ_20_D_LUT4_O_I2 O=mult_res_ff_CQZ_19_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=mult_res_ff_CQZ_20_D_LUT4_O_I1 I1=mult_res_ff_CQZ_20_D_LUT4_O_I2 I2=mult_res_ff_CQZ_20_D_LUT4_O_I3 I3=mult_res_ff_CQZ_20_D_LUT4_O_I0 O=mult_res_ff_CQZ_19_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=idin(2) I2=icoef(0) I3=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_19_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 I3=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3 O=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(4) I3=icoef(2) O=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110111111010100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(3) I3=icoef(1) O=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=ext_mult_res(21) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(21) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(3) D=mult_res_ff_CQZ_18_D(3) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=mult_res_ff_CQZ_20_D_LUT4_O_I0 I1=mult_res_ff_CQZ_20_D_LUT4_O_I1 I2=mult_res_ff_CQZ_20_D_LUT4_O_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3 O=mult_res_ff_CQZ_18_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_res_ff_CQZ_21_D_LUT4_O_I2 I1=mult_res_ff_CQZ_21_D_LUT4_O_I3 I2=icoef(0) I3=idin(2) O=mult_res_ff_CQZ_20_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_20_D_LUT4_O_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_21_D_LUT4_O_I2 O=mult_res_ff_CQZ_20_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=icoef(1) I1=icoef(2) I2=idin(0) I3=idin(1) O=mult_res_ff_CQZ_20_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=icoef(0) I1=idin(3) I2=icoef(1) I3=idin(2) O=mult_res_ff_CQZ_20_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_20_D_LUT4_O_I1_LUT4_O_I2 I2=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3 O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2 O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_I3 O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_I3 O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I0 I1=icoef(4) I2=icoef(5) I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2 O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(1) I3=idin(0) O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I3_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I3_I1 I2=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I1_O O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=icoef(3) I1=idin(1) I2=icoef(4) I3=idin(0) O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O I3=mult_res_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1 I2=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1 I2=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 I2=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(3) I3=icoef(3) O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=idin(6) I1=icoef(0) I2=idin(5) I3=icoef(1) O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(2) I3=icoef(4) O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O_LUT4_I3_I1 I2=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O_LUT4_I3_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_15_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O_LUT4_I3_I1 I2=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O_LUT4_I3_I2 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O O=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O_LUT4_O_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I1=mult_res_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 I2=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 I3=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=mult_res_ff_CQZ_20_D_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100001000101011 +.subckt LUT4 I0=icoef(2) I1=idin(1) I2=icoef(3) I3=idin(0) O=mult_res_ff_CQZ_20_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt ff CQZ=ext_mult_res(2) D=mult_res_ff_CQZ_18_D(2) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=icoef(0) I1=idin(2) I2=mult_res_ff_CQZ_21_D_LUT4_O_I2 I3=mult_res_ff_CQZ_21_D_LUT4_O_I3 O=mult_res_ff_CQZ_18_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=icoef(0) I1=icoef(1) I2=idin(0) I3=idin(1) O=mult_res_ff_CQZ_21_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_21_D_LUT4_O_I2 I2=mult_res_ff_CQZ_20_D_LUT4_O_I3 I3=mult_res_ff_CQZ_21_D_LUT4_O_I3 O=mult_res_ff_CQZ_19_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=icoef(1) I1=idin(1) I2=icoef(2) I3=idin(0) O=mult_res_ff_CQZ_21_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt ff CQZ=ext_mult_res(1) D=mult_res_ff_CQZ_18_D(1) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=icoef(0) I1=idin(1) I2=icoef(1) I3=idin(0) O=mult_res_ff_CQZ_18_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010001000 +.subckt ff CQZ=ext_mult_res(0) D=mult_res_ff_CQZ_18_D(0) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=mult_res_ff_CQZ_18_D(10) I1=mult_res_ff_CQZ_18_D(10) I2=idin(0) I3=icoef(0) O=mult_res_ff_CQZ_18_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=ext_mult_res(20) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(20) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(19) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(19) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(18) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(18) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(17) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(17) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(16) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(16) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(15) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(15) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=ext_mult_res(14) D=mult_res_ff_CQZ_18_D_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O(14) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:98.2-100.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(26) D=result_ff_CQZ_D(26) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(25) D=result_ff_CQZ_D(25) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(16) D=result_ff_CQZ_D(16) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(15) D=result_ff_CQZ_D(15) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(14) D=result_ff_CQZ_D(14) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(13) D=result_ff_CQZ_D(13) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(12) D=result_ff_CQZ_D(12) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(11) D=result_ff_CQZ_D(11) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(10) D=result_ff_CQZ_D(10) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(9) D=result_ff_CQZ_D(9) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(8) D=result_ff_CQZ_D(8) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(7) D=result_ff_CQZ_D(7) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(24) D=result_ff_CQZ_D(24) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(6) D=result_ff_CQZ_D(6) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(5) D=result_ff_CQZ_D(5) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(4) D=result_ff_CQZ_D(4) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(3) D=result_ff_CQZ_D(3) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(2) D=result_ff_CQZ_D(2) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(1) D=result_ff_CQZ_D(1) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(0) D=result_ff_CQZ_D(0) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(23) D=result_ff_CQZ_D(23) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(22) D=result_ff_CQZ_D(22) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(21) D=result_ff_CQZ_D(21) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(20) D=result_ff_CQZ_D(20) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(19) D=result_ff_CQZ_D(19) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(18) D=result_ff_CQZ_D(18) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$result(17) D=result_ff_CQZ_D(17) QCK=$iopadmap$clk QEN=$iopadmap$ena QRT=mult_res_ff_CQZ_18_D(10) QST=mult_res_ff_CQZ_18_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/dct_mac/rtl/dct_mac.v:105.2-110.43|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.end diff --git a/BENCHMARK/dct_mac/rtl/dct.v b/BENCHMARK/dct_mac/rtl/dct.v new file mode 100644 index 00000000..62b30703 --- /dev/null +++ b/BENCHMARK/dct_mac/rtl/dct.v @@ -0,0 +1,311 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// Discrete Cosine Transform, Parallel implementation //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2002 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: dct.v,v 1.3 2002-10-31 12:50:03 rherveille Exp $ +// +// $Date: 2002-10-31 12:50:03 $ +// $Revision: 1.3 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ +// Revision 1.2 2002/10/23 09:06:59 rherveille +// Improved many files. +// Fixed some bugs in Run-Length-Encoder. +// Removed dependency on ud_cnt and ro_cnt. +// Started (Motion)JPEG hardware encoder project. +// + +//synopsys translate_off +`include "timescale.v" +//synopsys translate_on + +module dct( + clk, + ena, + rst, + dstrb, + din, + dout_00, dout_01, dout_02, dout_03, dout_04, dout_05, dout_06, dout_07, + dout_10, dout_11, dout_12, dout_13, dout_14, dout_15, dout_16, dout_17, + dout_20, dout_21, dout_22, dout_23, dout_24, dout_25, dout_26, dout_27, + dout_30, dout_31, dout_32, dout_33, dout_34, dout_35, dout_36, dout_37, + dout_40, dout_41, dout_42, dout_43, dout_44, dout_45, dout_46, dout_47, + dout_50, dout_51, dout_52, dout_53, dout_54, dout_55, dout_56, dout_57, + dout_60, dout_61, dout_62, dout_63, dout_64, dout_65, dout_66, dout_67, + dout_70, dout_71, dout_72, dout_73, dout_74, dout_75, dout_76, dout_77, + douten +); + + // + // parameters + // + // Worst case errors (Din = 64* -128) remain in decimal bit + // when using 13bit coefficients + // + // For ultra-high + parameter coef_width = 11; + parameter di_width = 8; + parameter do_width = 12; + + // + // inputs & outputs + // + + input clk; + input ena; + input rst; // active low asynchronous reset + + input dstrb; // data-strobe. Present dstrb 1clk-cycle before data block + input [di_width:1] din; + output [do_width:1] + dout_00, dout_01, dout_02, dout_03, dout_04, dout_05, dout_06, dout_07, + dout_10, dout_11, dout_12, dout_13, dout_14, dout_15, dout_16, dout_17, + dout_20, dout_21, dout_22, dout_23, dout_24, dout_25, dout_26, dout_27, + dout_30, dout_31, dout_32, dout_33, dout_34, dout_35, dout_36, dout_37, + dout_40, dout_41, dout_42, dout_43, dout_44, dout_45, dout_46, dout_47, + dout_50, dout_51, dout_52, dout_53, dout_54, dout_55, dout_56, dout_57, + dout_60, dout_61, dout_62, dout_63, dout_64, dout_65, dout_66, dout_67, + dout_70, dout_71, dout_72, dout_73, dout_74, dout_75, dout_76, dout_77; + + output douten; // data-out enable + reg douten; + + // + // variables + // + reg go, dgo, ddgo, ddcnt, dddcnt; + reg [di_width:1] ddin; + + // + // module body + // + + // generate sample counter + reg [5:0] sample_cnt; + wire dcnt = &sample_cnt; + + always @(posedge clk or negedge rst) + if (~rst) + sample_cnt <= #1 6'h0; + else if (ena) + if(dstrb) + sample_cnt <= #1 6'h0; + else if(~dcnt) + sample_cnt <= #1 sample_cnt + 6'h1; + + // internal signals + always @(posedge clk or negedge rst) + if (~rst) + begin + go <= #1 1'b0; + dgo <= #1 1'b0; + ddgo <= #1 1'b0; + ddin <= #1 0; + + douten <= #1 1'b0; + ddcnt <= #1 1'b1; + dddcnt <= #1 1'b1; + end + else if (ena) + begin + go <= #1 dstrb; + dgo <= #1 go; + ddgo <= #1 dgo; + ddin <= #1 din; + + ddcnt <= #1 dcnt; + dddcnt <= #1 ddcnt; + + douten <= #1 ddcnt & ~dddcnt; + end + + // Hookup DCT units + + // V = 0 + dctub #(coef_width, di_width, 3'h0) + dct_block_0 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(sample_cnt[2:0]), + .y(sample_cnt[5:3]), + .ddin(ddin), + .dout0(dout_00), // (U,V) = (0,0) + .dout1(dout_01), // (U,V) = (0,1) + .dout2(dout_02), // (U,V) = (0,2) + .dout3(dout_03), // (U,V) = (0,3) + .dout4(dout_04), // (U,V) = (0,4) + .dout5(dout_05), // (U,V) = (0,5) + .dout6(dout_06), // (U,V) = (0,6) + .dout7(dout_07) // (U,V) = (0,7) + ); + + // V = 1 + dctub #(coef_width, di_width, 3'h1) + dct_block_1 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(sample_cnt[2:0]), + .y(sample_cnt[5:3]), + .ddin(ddin), + .dout0(dout_10), // (U,V) = (1,0) + .dout1(dout_11), // (U,V) = (1,1) + .dout2(dout_12), // (U,V) = (1,2) + .dout3(dout_13), // (U,V) = (1,3) + .dout4(dout_14), // (U,V) = (1,4) + .dout5(dout_15), // (U,V) = (1,5) + .dout6(dout_16), // (U,V) = (1,6) + .dout7(dout_17) // (U,V) = (1,7) + ); + + // V = 2 + dctub #(coef_width, di_width, 3'h2) + dct_block_2 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(sample_cnt[2:0]), + .y(sample_cnt[5:3]), + .ddin(ddin), + .dout0(dout_20), // (U,V) = (2,0) + .dout1(dout_21), // (U,V) = (2,1) + .dout2(dout_22), // (U,V) = (2,2) + .dout3(dout_23), // (U,V) = (2,3) + .dout4(dout_24), // (U,V) = (2,4) + .dout5(dout_25), // (U,V) = (2,5) + .dout6(dout_26), // (U,V) = (2,6) + .dout7(dout_27) // (U,V) = (2,7) + ); + + // V = 3 + dctub #(coef_width, di_width, 3'h3) + dct_block_3 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(sample_cnt[2:0]), + .y(sample_cnt[5:3]), + .ddin(ddin), + .dout0(dout_30), // (U,V) = (3,0) + .dout1(dout_31), // (U,V) = (3,1) + .dout2(dout_32), // (U,V) = (3,2) + .dout3(dout_33), // (U,V) = (3,3) + .dout4(dout_34), // (U,V) = (3,4) + .dout5(dout_35), // (U,V) = (3,5) + .dout6(dout_36), // (U,V) = (3,6) + .dout7(dout_37) // (U,V) = (3,7) + ); + + // V = 4 + dctub #(coef_width, di_width, 3'h4) + dct_block_4 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(sample_cnt[2:0]), + .y(sample_cnt[5:3]), + .ddin(ddin), + .dout0(dout_40), // (U,V) = (4,0) + .dout1(dout_41), // (U,V) = (4,1) + .dout2(dout_42), // (U,V) = (4,2) + .dout3(dout_43), // (U,V) = (4,3) + .dout4(dout_44), // (U,V) = (4,4) + .dout5(dout_45), // (U,V) = (4,5) + .dout6(dout_46), // (U,V) = (4,6) + .dout7(dout_47) // (U,V) = (4,7) + ); + + // V = 5 + dctub #(coef_width, di_width, 3'h5) + dct_block_5 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(sample_cnt[2:0]), + .y(sample_cnt[5:3]), + .ddin(ddin), + .dout0(dout_50), // (U,V) = (5,0) + .dout1(dout_51), // (U,V) = (5,1) + .dout2(dout_52), // (U,V) = (5,2) + .dout3(dout_53), // (U,V) = (5,3) + .dout4(dout_54), // (U,V) = (5,4) + .dout5(dout_55), // (U,V) = (5,5) + .dout6(dout_56), // (U,V) = (5,6) + .dout7(dout_57) // (U,V) = (5,7) + ); + + // V = 6 + dctub #(coef_width, di_width, 3'h6) + dct_block_6 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(sample_cnt[2:0]), + .y(sample_cnt[5:3]), + .ddin(ddin), + .dout0(dout_60), // (U,V) = (6,0) + .dout1(dout_61), // (U,V) = (6,1) + .dout2(dout_62), // (U,V) = (6,2) + .dout3(dout_63), // (U,V) = (6,3) + .dout4(dout_64), // (U,V) = (6,4) + .dout5(dout_65), // (U,V) = (6,5) + .dout6(dout_66), // (U,V) = (6,6) + .dout7(dout_67) // (U,V) = (6,7) + ); + + // V = 7 + dctub #(coef_width, di_width, 3'h7) + dct_block_7 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(sample_cnt[2:0]), + .y(sample_cnt[5:3]), + .ddin(ddin), + .dout0(dout_70), // (U,V) = (7,0) + .dout1(dout_71), // (U,V) = (7,1) + .dout2(dout_72), // (U,V) = (7,2) + .dout3(dout_73), // (U,V) = (7,3) + .dout4(dout_74), // (U,V) = (7,4) + .dout5(dout_75), // (U,V) = (7,5) + .dout6(dout_76), // (U,V) = (7,6) + .dout7(dout_77) // (U,V) = (7,7) + ); +endmodule diff --git a/BENCHMARK/dct_mac/rtl/dct_cos_table.v b/BENCHMARK/dct_mac/rtl/dct_cos_table.v new file mode 100644 index 00000000..a188edf5 --- /dev/null +++ b/BENCHMARK/dct_mac/rtl/dct_cos_table.v @@ -0,0 +1,4362 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// Discrete Cosine Transform, cosine table //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: dct_cos_table.v,v 1.2 2002-10-23 09:06:59 rherveille Exp $ +// +// $Date: 2002-10-23 09:06:59 $ +// $Revision: 1.2 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ + + +function [31:0] dct_cos_table; + + // + // inputs & outputs + // + input [2:0] x,y,u,v; // table entry + +begin + // + // Table definition + // + // Function: cos( (2x +1) * u * pi)/16) * cos( (2y +1) * v * pi)/16) + // + // select bits: + // 11:9 - V + // 8:6 - U + // 5:3 - Y + // 2:0 - X + + case ( {v,u} ) // synopsys full_case parallel_case + 6'h00: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h01: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h02: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h03: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h04: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h05: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h06: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h07: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h08: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h09: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h0a: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h0b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h0c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h0d: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h0e: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h0f: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h10: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h11: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h12: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h13: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h14: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h15: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h16: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h17: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h18: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h19: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1a: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1d: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1e: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1f: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h20: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h21: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h22: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h23: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h24: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h25: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h26: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h27: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h28: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h29: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2a: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2d: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2e: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2f: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h30: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h31: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h32: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h33: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h34: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h35: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h36: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h37: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h38: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h39: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3a: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3d: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3e: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3f: dct_cos_table = 32'h20000000; // = +0.500000 + endcase + 6'h01: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h01: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h02: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h03: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h04: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h05: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h06: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h07: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h08: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h09: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0a: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h0b: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h0c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0d: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0e: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h0f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h10: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h11: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h12: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h13: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h14: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h15: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h16: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h17: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h18: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h19: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1a: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h1b: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h1d: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1e: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h1f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h20: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h21: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h22: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h23: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h24: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h25: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h26: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h27: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h28: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h29: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h2a: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h2b: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h2c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2d: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2e: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h30: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h31: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h32: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h33: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h34: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h35: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h36: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h37: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h38: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h39: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h3a: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h3b: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h3c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3d: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3e: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + endcase + 6'h02: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h01: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h02: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h03: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h04: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h05: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h06: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h07: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h08: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h09: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0a: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h0b: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0c: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0d: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h0e: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0f: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h10: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h11: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h12: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h13: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h14: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h15: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h16: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h17: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h18: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h19: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h1a: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1b: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1c: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1d: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1e: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h1f: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h20: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h21: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h22: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h23: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h24: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h25: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h26: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h27: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h28: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h29: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h2a: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2b: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h2c: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h2d: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2e: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h2f: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h30: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h31: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h32: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h33: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h34: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h35: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h36: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h37: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h38: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h39: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3a: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3b: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3c: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3d: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3e: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3f: dct_cos_table = 32'h29cf5d22; // = +0.653281 + endcase + 6'h03: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h01: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h02: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h03: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h04: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h05: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h06: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h07: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h08: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h09: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0a: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0c: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h0d: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h0e: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h0f: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h10: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h11: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h12: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h13: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h14: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h15: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h16: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h17: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h18: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h19: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h1a: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1c: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h1d: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h1e: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1f: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h20: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h21: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h22: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h23: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h24: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h25: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h26: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h27: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h28: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h29: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2a: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h2b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2c: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h2d: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2e: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h2f: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h30: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h31: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h32: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h33: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h34: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h35: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h36: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h37: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h38: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h39: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3a: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3c: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h3d: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h3e: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h3f: dct_cos_table = 32'hda5f3a21; // = -0.587938 + endcase + 6'h04: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h01: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h02: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h03: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h04: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h05: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h06: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h07: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h08: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h09: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0a: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h0c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h0d: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0e: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0f: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h10: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h11: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h12: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h13: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h14: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h15: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h16: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h17: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h18: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h19: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h1a: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h1b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1d: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h1e: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h1f: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h20: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h21: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h22: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h23: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h24: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h25: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h26: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h27: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h28: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h29: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2a: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2d: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2e: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2f: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h30: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h31: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h32: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h33: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h34: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h35: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h36: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h37: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h38: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h39: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h3a: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h3b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3d: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h3e: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h3f: dct_cos_table = 32'h20000000; // = +0.500000 + endcase + 6'h05: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h01: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h02: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h03: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h04: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h05: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h06: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h07: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h08: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h09: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0a: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h0b: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0c: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h0d: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0e: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h0f: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h10: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h11: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h12: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h13: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h14: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h15: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h16: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h17: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h18: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h19: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1a: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1b: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1c: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h1d: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h1e: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h1f: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h20: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h21: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h22: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h23: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h24: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h25: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h26: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h27: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h28: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h29: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h2a: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h2b: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h2c: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2d: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2e: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2f: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h30: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h31: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h32: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h33: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h34: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h35: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h36: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h37: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h38: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h39: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3a: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h3b: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h3c: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3d: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3e: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h3f: dct_cos_table = 32'he6db9640; // = -0.392847 + endcase + 6'h06: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h01: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h02: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h03: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h04: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h05: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h06: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h07: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h08: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h09: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0a: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h0b: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h0c: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h0d: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h0e: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0f: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h10: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h11: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h12: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h13: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h14: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h15: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h16: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h17: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h18: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h19: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1a: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h1b: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1c: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1d: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h1e: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1f: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h20: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h21: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h22: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h23: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h24: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h25: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h26: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h27: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h28: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h29: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h2a: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2b: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2c: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2d: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2e: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h2f: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h30: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h31: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h32: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h33: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h34: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h35: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h36: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h37: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h38: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h39: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3a: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3b: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3c: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3d: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3e: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3f: dct_cos_table = 32'h11517a7b; // = +0.270598 + endcase + 6'h07: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h01: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h02: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h03: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h04: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h05: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h06: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h07: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h08: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h09: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0a: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0c: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h0d: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h0e: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h0f: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h10: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h11: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h12: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h13: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h14: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h15: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h16: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h17: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h18: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h19: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1a: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1c: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h1d: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h1e: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h1f: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h20: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h21: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h22: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h23: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h24: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h25: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h26: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h27: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h28: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h29: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2a: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h2b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h2c: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2d: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2e: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h2f: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h30: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h31: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h32: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h33: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h34: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h35: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h36: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h37: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h38: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h39: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3a: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h3b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3c: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h3d: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3e: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h3f: dct_cos_table = 32'hf72bd511; // = -0.137950 + endcase + 6'h08: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h01: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h02: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h03: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h04: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h05: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h06: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h07: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h08: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h09: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0a: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0b: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0c: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0d: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0e: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0f: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h10: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h11: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h12: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h13: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h14: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h15: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h16: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h17: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h18: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h19: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1a: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1b: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1c: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1d: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1e: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1f: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h20: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h21: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h22: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h23: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h24: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h25: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h26: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h27: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h28: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h29: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2a: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2c: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2d: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2e: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2f: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h30: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h31: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h32: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h33: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h34: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h35: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h36: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h37: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h38: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h39: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3a: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3c: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3d: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3e: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + endcase + 6'h09: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h01: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h02: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h03: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h04: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h05: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h06: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h07: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h08: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h09: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h0a: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h0b: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h0c: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h0d: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h0e: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h0f: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h10: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h11: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h12: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h13: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h14: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h15: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h16: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h17: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h18: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h19: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h1a: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h1b: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h1c: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h1d: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h1e: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h1f: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h20: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h21: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h22: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h23: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h24: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h25: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h26: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h27: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h28: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h29: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h2a: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h2b: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h2c: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h2d: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h2e: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h2f: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h30: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h31: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h32: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h33: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h34: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h35: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h36: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h37: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h38: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h39: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h3a: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h3b: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h3c: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h3d: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h3e: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h3f: dct_cos_table = 32'h3d906bcf; // = +0.961940 + endcase + 6'h0a: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h01: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h02: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h03: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h04: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h05: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h06: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h07: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h08: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h09: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h0a: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h0b: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h0c: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h0d: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h0e: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h0f: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h10: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h11: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h12: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h13: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h14: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h15: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h16: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h17: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h18: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h19: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h1a: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h1b: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h1c: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h1d: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h1e: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h1f: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h20: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h21: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h22: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h23: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h24: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h25: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h26: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h27: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h28: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h29: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h2a: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h2b: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h2c: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h2d: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h2e: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h2f: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h30: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h31: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h32: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h33: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h34: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h35: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h36: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h37: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h38: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h39: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h3a: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h3b: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h3c: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h3d: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h3e: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h3f: dct_cos_table = 32'hc6020207; // = -0.906127 + endcase + 6'h0b: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h01: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h02: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h03: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h04: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h05: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h06: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h07: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h08: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h09: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h0a: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h0b: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h0c: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h0d: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h0e: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h0f: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h10: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h11: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h12: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h13: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h14: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h15: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h16: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h17: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h18: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h19: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h1a: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h1b: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h1c: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h1d: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h1e: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h1f: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h20: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h21: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h22: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h23: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h24: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h25: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h26: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h27: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h28: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h29: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h2a: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h2b: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h2c: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h2d: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h2e: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h2f: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h30: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h31: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h32: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h33: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h34: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h35: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h36: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h37: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h38: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h39: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h3a: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h3b: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h3c: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h3d: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h3e: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h3f: dct_cos_table = 32'h34310a35; // = +0.815493 + endcase + 6'h0c: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h01: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h02: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h03: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h04: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h05: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h06: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h07: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h08: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h09: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h0a: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h0b: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0c: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0d: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h0e: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h0f: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h10: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h11: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h12: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h13: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h14: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h15: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h16: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h17: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h18: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h19: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h1a: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h1b: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1c: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1d: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h1e: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h1f: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h20: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h21: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h22: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h23: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h24: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h25: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h26: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h27: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h28: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h29: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h2a: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h2b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2c: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2d: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h2e: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h2f: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h30: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h31: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h32: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h33: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h34: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h35: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h36: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h37: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h38: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h39: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h3a: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h3b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3c: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3d: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h3e: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h3f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + endcase + 6'h0d: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h01: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h02: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h03: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h04: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h05: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h06: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h07: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h08: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h09: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h0a: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h0b: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h0c: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h0d: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h0e: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h0f: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h10: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h11: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h12: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h13: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h14: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h15: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h16: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h17: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h18: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h19: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h1a: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h1b: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h1c: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h1d: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h1e: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h1f: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h20: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h21: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h22: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h23: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h24: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h25: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h26: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h27: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h28: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h29: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h2a: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h2b: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h2c: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h2d: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h2e: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h2f: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h30: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h31: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h32: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h33: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h34: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h35: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h36: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h37: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h38: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h39: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h3a: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h3b: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h3c: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h3d: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h3e: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h3f: dct_cos_table = 32'h22df8fb9; // = +0.544895 + endcase + 6'h0e: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h01: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h02: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h03: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h04: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h05: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h06: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h07: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h08: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h09: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h0a: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h0b: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h0c: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h0d: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h0e: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h0f: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h10: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h11: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h12: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h13: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h14: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h15: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h16: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h17: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h18: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h19: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h1a: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h1b: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h1c: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h1d: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h1e: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h1f: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h20: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h21: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h22: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h23: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h24: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h25: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h26: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h27: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h28: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h29: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h2a: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h2b: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h2c: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h2d: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h2e: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h2f: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h30: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h31: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h32: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h33: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h34: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h35: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h36: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h37: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h38: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h39: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h3a: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h3b: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h3c: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h3d: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h3e: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h3f: dct_cos_table = 32'he7fa96b8; // = -0.375330 + endcase + 6'h0f: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h01: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h02: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h03: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h04: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h05: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h06: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h07: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h08: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h09: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h0a: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h0b: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h0c: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h0d: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h0e: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h0f: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h10: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h11: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h12: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h13: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h14: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h15: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h16: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h17: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h18: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h19: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h1a: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h1b: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h1c: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h1d: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h1e: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h1f: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h20: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h21: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h22: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h23: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h24: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h25: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h26: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h27: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h28: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h29: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h2a: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h2b: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h2c: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h2d: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h2e: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h2f: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h30: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h31: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h32: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h33: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h34: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h35: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h36: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h37: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h38: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h39: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h3a: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h3b: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h3c: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h3d: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h3e: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h3f: dct_cos_table = 32'h0c3ef153; // = +0.191342 + endcase + 6'h10: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h01: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h02: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h03: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h04: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h05: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h06: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h07: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h08: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h09: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0a: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0b: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0c: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0d: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0e: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0f: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h10: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h11: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h12: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h13: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h14: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h15: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h16: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h17: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h18: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h19: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1a: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1b: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1c: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1d: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1e: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1f: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h20: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h21: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h22: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h23: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h24: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h25: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h26: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h27: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h28: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h29: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2a: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2b: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2c: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2d: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2e: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2f: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h30: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h31: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h32: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h33: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h34: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h35: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h36: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h37: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h38: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h39: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3a: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3b: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3c: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3d: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3e: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3f: dct_cos_table = 32'h29cf5d22; // = +0.653281 + endcase + 6'h11: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h01: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h02: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h03: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h04: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h05: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h06: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h07: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h08: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h09: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h0a: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h0b: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h0c: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h0d: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h0e: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h0f: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h10: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h11: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h12: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h13: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h14: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h15: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h16: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h17: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h18: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h19: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h1a: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h1b: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h1c: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h1d: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h1e: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h1f: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h20: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h21: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h22: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h23: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h24: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h25: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h26: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h27: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h28: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h29: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h2a: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h2b: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h2c: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h2d: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h2e: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h2f: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h30: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h31: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h32: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h33: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h34: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h35: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h36: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h37: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h38: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h39: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h3a: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h3b: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h3c: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h3d: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h3e: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h3f: dct_cos_table = 32'hc6020207; // = -0.906127 + endcase + 6'h12: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h01: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h02: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h03: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h04: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h05: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h06: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h07: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h08: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h09: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h0a: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h0b: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h0c: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h0d: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h0e: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h0f: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h10: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h11: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h12: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h13: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h14: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h15: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h16: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h17: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h18: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h19: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h1a: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h1b: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h1c: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h1d: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h1e: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h1f: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h20: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h21: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h22: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h23: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h24: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h25: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h26: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h27: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h28: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h29: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h2a: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h2b: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h2c: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h2d: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h2e: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h2f: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h30: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h31: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h32: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h33: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h34: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h35: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h36: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h37: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h38: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h39: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h3a: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h3b: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h3c: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h3d: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h3e: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h3f: dct_cos_table = 32'h36a09e66; // = +0.853553 + endcase + 6'h13: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h01: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h02: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h03: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h04: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h05: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h06: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h07: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h08: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h09: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h0a: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h0b: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h0c: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h0d: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h0e: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h0f: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h10: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h11: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h12: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h13: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h14: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h15: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h16: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h17: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h18: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h19: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h1a: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h1b: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h1c: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h1d: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h1e: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h1f: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h20: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h21: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h22: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h23: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h24: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h25: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h26: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h27: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h28: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h29: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h2a: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h2b: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h2c: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h2d: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h2e: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h2f: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h30: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h31: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h32: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h33: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h34: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h35: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h36: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h37: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h38: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h39: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h3a: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h3b: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h3c: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h3d: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h3e: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h3f: dct_cos_table = 32'hced62cf7; // = -0.768178 + endcase + 6'h14: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h01: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h02: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h03: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h04: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h05: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h06: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h07: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h08: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h09: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h0a: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h0b: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0c: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0d: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h0e: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h0f: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h10: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h11: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h12: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h13: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h14: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h15: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h16: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h17: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h18: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h19: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h1a: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h1b: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1c: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1d: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h1e: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h1f: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h20: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h21: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h22: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h23: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h24: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h25: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h26: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h27: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h28: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h29: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h2a: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h2b: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2c: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2d: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h2e: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h2f: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h30: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h31: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h32: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h33: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h34: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h35: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h36: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h37: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h38: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h39: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3a: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3b: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3c: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3d: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3e: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3f: dct_cos_table = 32'h29cf5d22; // = +0.653281 + endcase + 6'h15: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h01: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h02: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h03: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h04: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h05: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h06: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h07: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h08: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h09: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h0a: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h0b: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h0c: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h0d: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h0e: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h0f: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h10: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h11: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h12: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h13: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h14: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h15: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h16: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h17: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h18: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h19: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h1a: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h1b: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h1c: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h1d: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h1e: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h1f: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h20: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h21: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h22: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h23: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h24: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h25: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h26: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h27: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h28: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h29: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h2a: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h2b: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h2c: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h2d: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h2e: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h2f: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h30: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h31: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h32: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h33: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h34: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h35: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h36: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h37: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h38: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h39: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h3a: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h3b: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h3c: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h3d: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h3e: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h3f: dct_cos_table = 32'hdf266bc8; // = -0.513280 + endcase + 6'h16: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h01: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h02: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h03: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h04: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h05: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h06: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h07: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h08: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h09: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h0a: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h0b: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h0c: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h0d: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h0e: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h0f: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h10: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h11: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h12: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h13: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h14: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h15: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h16: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h17: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h18: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h19: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h1a: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h1b: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h1c: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h1d: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h1e: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h1f: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h20: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h21: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h22: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h23: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h24: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h25: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h26: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h27: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h28: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h29: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h2a: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h2b: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h2c: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h2d: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h2e: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h2f: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h30: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h31: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h32: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h33: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h34: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h35: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h36: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h37: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h38: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h39: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h3a: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h3b: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h3c: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h3d: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h3e: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h3f: dct_cos_table = 32'h16a09e66; // = +0.353553 + endcase + 6'h17: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h01: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h02: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h03: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h04: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h05: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h06: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h07: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h08: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h09: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h0a: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h0b: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h0c: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h0d: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h0e: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h0f: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h10: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h11: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h12: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h13: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h14: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h15: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h16: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h17: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h18: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h19: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h1a: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h1b: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h1c: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h1d: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h1e: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h1f: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h20: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h21: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h22: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h23: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h24: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h25: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h26: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h27: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h28: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h29: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h2a: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h2b: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h2c: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h2d: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h2e: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h2f: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h30: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h31: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h32: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h33: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h34: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h35: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h36: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h37: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h38: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h39: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h3a: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h3b: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h3c: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h3d: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h3e: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h3f: dct_cos_table = 32'hf476f2d6; // = -0.180240 + endcase + 6'h18: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h01: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h02: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h03: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h04: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h05: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h06: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h07: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h08: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h09: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0a: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0b: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0d: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0e: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0f: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h10: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h11: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h12: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h13: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h14: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h15: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h16: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h17: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h18: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h19: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1a: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1c: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1d: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1e: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1f: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h20: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h21: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h22: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h23: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h24: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h25: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h26: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h27: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h28: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h29: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2a: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2b: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2c: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2d: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2e: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2f: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h30: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h31: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h32: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h33: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h34: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h35: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h36: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h37: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h38: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h39: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3a: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3b: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3c: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3d: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3e: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3f: dct_cos_table = 32'hda5f3a21; // = -0.587938 + endcase + 6'h19: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h01: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h02: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h03: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h04: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h05: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h06: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h07: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h08: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h09: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h0a: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h0b: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h0c: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h0d: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h0e: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h0f: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h10: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h11: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h12: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h13: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h14: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h15: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h16: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h17: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h18: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h19: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h1a: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h1b: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h1c: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h1d: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h1e: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h1f: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h20: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h21: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h22: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h23: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h24: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h25: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h26: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h27: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h28: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h29: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h2a: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h2b: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h2c: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h2d: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h2e: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h2f: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h30: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h31: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h32: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h33: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h34: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h35: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h36: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h37: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h38: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h39: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h3a: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h3b: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h3c: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h3d: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h3e: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h3f: dct_cos_table = 32'h34310a35; // = +0.815493 + endcase + 6'h1a: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h01: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h02: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h03: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h04: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h05: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h06: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h07: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h08: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h09: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h0a: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h0b: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h0c: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h0d: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h0e: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h0f: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h10: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h11: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h12: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h13: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h14: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h15: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h16: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h17: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h18: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h19: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h1a: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h1b: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h1c: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h1d: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h1e: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h1f: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h20: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h21: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h22: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h23: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h24: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h25: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h26: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h27: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h28: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h29: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h2a: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h2b: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h2c: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h2d: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h2e: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h2f: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h30: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h31: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h32: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h33: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h34: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h35: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h36: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h37: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h38: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h39: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h3a: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h3b: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h3c: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h3d: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h3e: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h3f: dct_cos_table = 32'hced62cf7; // = -0.768178 + endcase + 6'h1b: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h01: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h02: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h03: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h04: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h05: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h06: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h07: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h08: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h09: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h0a: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h0b: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h0c: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h0d: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h0e: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h0f: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h10: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h11: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h12: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h13: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h14: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h15: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h16: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h17: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h18: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h19: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h1a: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h1b: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h1c: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h1d: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h1e: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h1f: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h20: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h21: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h22: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h23: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h24: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h25: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h26: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h27: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h28: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h29: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h2a: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h2b: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h2c: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h2d: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h2e: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h2f: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h30: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h31: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h32: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h33: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h34: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h35: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h36: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h37: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h38: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h39: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h3a: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h3b: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h3c: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h3d: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h3e: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h3f: dct_cos_table = 32'h2c3ef153; // = +0.691342 + endcase + 6'h1c: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h01: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h02: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h03: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h04: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h05: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h06: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h07: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h08: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h09: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h0a: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h0b: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0d: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h0e: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h0f: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h10: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h11: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h12: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h13: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h14: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h15: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h16: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h17: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h18: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h19: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h1a: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h1b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1c: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1d: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h1e: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h1f: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h20: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h21: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h22: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h23: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h24: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h25: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h26: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h27: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h28: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h29: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h2a: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h2b: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2c: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2d: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h2e: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h2f: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h30: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h31: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h32: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h33: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h34: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h35: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h36: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h37: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h38: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h39: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h3a: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h3b: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3c: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3d: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h3e: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h3f: dct_cos_table = 32'hda5f3a21; // = -0.587938 + endcase + 6'h1d: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h01: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h02: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h03: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h04: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h05: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h06: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h07: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h08: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h09: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h0a: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h0b: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h0c: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h0d: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h0e: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h0f: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h10: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h11: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h12: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h13: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h14: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h15: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h16: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h17: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h18: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h19: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h1a: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h1b: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h1c: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h1d: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h1e: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h1f: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h20: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h21: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h22: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h23: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h24: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h25: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h26: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h27: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h28: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h29: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h2a: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h2b: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h2c: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h2d: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h2e: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h2f: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h30: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h31: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h32: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h33: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h34: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h35: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h36: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h37: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h38: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h39: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h3a: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h3b: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h3c: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h3d: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h3e: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h3f: dct_cos_table = 32'h1d906bcf; // = +0.461940 + endcase + 6'h1e: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h01: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h02: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h03: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h04: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h05: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h06: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h07: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h08: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h09: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h0a: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h0b: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h0c: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h0d: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h0e: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h0f: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h10: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h11: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h12: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h13: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h14: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h15: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h16: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h17: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h18: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h19: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h1a: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h1b: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h1c: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h1d: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h1e: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h1f: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h20: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h21: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h22: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h23: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h24: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h25: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h26: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h27: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h28: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h29: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h2a: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h2b: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h2c: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h2d: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h2e: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h2f: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h30: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h31: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h32: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h33: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h34: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h35: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h36: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h37: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h38: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h39: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h3a: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h3b: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h3c: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h3d: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h3e: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h3f: dct_cos_table = 32'heba2c7e7; // = -0.318190 + endcase + 6'h1f: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h01: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h02: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h03: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h04: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h05: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h06: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h07: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h08: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h09: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h0a: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h0b: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h0c: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h0d: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h0e: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h0f: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h10: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h11: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h12: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h13: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h14: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h15: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h16: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h17: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h18: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h19: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h1a: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h1b: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h1c: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h1d: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h1e: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h1f: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h20: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h21: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h22: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h23: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h24: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h25: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h26: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h27: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h28: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h29: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h2a: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h2b: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h2c: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h2d: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h2e: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h2f: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h30: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h31: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h32: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h33: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h34: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h35: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h36: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h37: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h38: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h39: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h3a: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h3b: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h3c: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h3d: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h3e: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h3f: dct_cos_table = 32'h0a61ad13; // = +0.162212 + endcase + 6'h20: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h01: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h02: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h03: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h04: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h05: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h06: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h07: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h08: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h09: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0a: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0b: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0c: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0d: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0e: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0f: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h10: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h11: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h12: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h13: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h14: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h15: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h16: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h17: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h18: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h19: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1a: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1d: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1e: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1f: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h20: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h21: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h22: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h23: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h24: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h25: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h26: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h27: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h28: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h29: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2a: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2b: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2c: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2d: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2e: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2f: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h30: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h31: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h32: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h33: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h34: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h35: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h36: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h37: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h38: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h39: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3a: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3d: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3e: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3f: dct_cos_table = 32'h20000000; // = +0.500000 + endcase + 6'h21: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h01: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h02: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h03: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h04: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h05: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h06: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h07: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h08: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h09: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h0a: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0b: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0c: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h0d: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h0e: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0f: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h10: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h11: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h12: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h13: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h14: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h15: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h16: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h17: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h18: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h19: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1a: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h1b: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h1d: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1e: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h1f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h20: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h21: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h22: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h23: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h24: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h25: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h26: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h27: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h28: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h29: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2a: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2b: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2c: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h2d: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h2e: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h2f: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h30: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h31: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h32: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h33: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h34: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h35: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h36: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h37: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h38: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h39: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h3a: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h3b: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h3c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3d: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3e: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + endcase + 6'h22: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h01: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h02: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h03: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h04: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h05: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h06: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h07: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h08: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h09: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h0a: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0b: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h0c: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h0d: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0e: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h0f: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h10: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h11: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h12: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h13: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h14: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h15: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h16: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h17: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h18: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h19: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h1a: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1b: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1c: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1d: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1e: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h1f: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h20: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h21: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h22: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h23: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h24: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h25: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h26: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h27: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h28: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h29: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2a: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h2b: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2c: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2d: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h2e: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h2f: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h30: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h31: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h32: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h33: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h34: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h35: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h36: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h37: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h38: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h39: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3a: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3b: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3c: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3d: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3e: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3f: dct_cos_table = 32'h29cf5d22; // = +0.653281 + endcase + 6'h23: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h01: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h02: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h03: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h04: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h05: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h06: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h07: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h08: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h09: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h0a: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h0b: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h0c: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0d: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0e: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0f: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h10: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h11: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h12: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h13: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h14: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h15: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h16: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h17: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h18: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h19: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h1a: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1c: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h1d: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h1e: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1f: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h20: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h21: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h22: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h23: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h24: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h25: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h26: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h27: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h28: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h29: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h2a: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2b: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h2c: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2d: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h2e: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2f: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h30: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h31: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h32: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h33: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h34: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h35: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h36: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h37: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h38: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h39: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3a: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3c: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h3d: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h3e: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h3f: dct_cos_table = 32'hda5f3a21; // = -0.587938 + endcase + 6'h24: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h01: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h02: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h03: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h04: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h05: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h06: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h07: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h08: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h09: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h0a: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h0b: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h0c: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h0d: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h0e: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h0f: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h10: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h11: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h12: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h13: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h14: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h15: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h16: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h17: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h18: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h19: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h1a: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h1b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h1c: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h1d: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h1e: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h1f: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h20: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h21: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h22: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h23: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h24: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h25: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h26: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h27: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h28: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h29: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2a: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2b: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2c: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h2d: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h2e: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h2f: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h30: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h31: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h32: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h33: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h34: dct_cos_table = 32'he0000001; // = -0.500000 + 6'h35: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h36: dct_cos_table = 32'h1fffffff; // = +0.500000 + 6'h37: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h38: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h39: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h3a: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h3b: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3c: dct_cos_table = 32'h20000000; // = +0.500000 + 6'h3d: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h3e: dct_cos_table = 32'he0000000; // = -0.500000 + 6'h3f: dct_cos_table = 32'h20000000; // = +0.500000 + endcase + 6'h25: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h01: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h02: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h03: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h04: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h05: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h06: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h07: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h08: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h09: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h0a: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h0b: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h0c: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0d: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h0e: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0f: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h10: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h11: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h12: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h13: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h14: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h15: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h16: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h17: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h18: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h19: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1a: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h1b: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1c: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h1d: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h1e: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h1f: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h20: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h21: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h22: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h23: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h24: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h25: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h26: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h27: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h28: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h29: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2a: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2b: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2c: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h2d: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h2e: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h2f: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h30: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h31: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h32: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h33: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h34: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h35: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h36: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h37: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h38: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h39: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3a: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h3b: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h3c: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3d: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3e: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h3f: dct_cos_table = 32'he6db9640; // = -0.392847 + endcase + 6'h26: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h01: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h02: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h03: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h04: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h05: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h06: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h07: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h08: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h09: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h0a: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0b: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0c: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h0d: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0e: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h0f: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h10: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h11: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h12: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h13: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h14: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h15: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h16: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h17: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h18: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h19: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1a: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h1b: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1c: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1d: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h1e: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h1f: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h20: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h21: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h22: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h23: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h24: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h25: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h26: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h27: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h28: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h29: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2a: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h2b: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h2c: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h2d: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h2e: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2f: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h30: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h31: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h32: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h33: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h34: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h35: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h36: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h37: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h38: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h39: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3a: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3b: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3c: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3d: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h3e: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h3f: dct_cos_table = 32'h11517a7b; // = +0.270598 + endcase + 6'h27: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h01: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h02: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h03: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h04: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h05: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h06: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h07: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h08: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h09: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h0a: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h0b: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h0c: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0d: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h0e: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0f: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h10: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h11: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h12: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h13: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h14: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h15: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h16: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h17: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h18: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h19: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h1a: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1c: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h1d: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h1e: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h1f: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h20: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h21: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h22: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h23: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h24: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h25: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h26: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h27: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h28: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h29: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h2a: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2b: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h2c: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h2d: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h2e: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h2f: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h30: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h31: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h32: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h33: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h34: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h35: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h36: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h37: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h38: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h39: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3a: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h3b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h3c: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h3d: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h3e: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h3f: dct_cos_table = 32'hf72bd511; // = -0.137950 + endcase + 6'h28: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h01: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h02: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h03: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h04: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h05: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h06: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h07: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h08: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h09: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0a: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0c: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0d: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0e: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h10: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h11: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h12: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h13: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h14: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h15: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h16: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h17: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h18: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h19: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1a: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1b: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1c: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1d: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1e: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1f: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h20: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h21: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h22: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h23: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h24: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h25: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h26: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h27: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h28: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h29: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2a: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2b: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2d: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2e: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2f: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h30: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h31: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h32: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h33: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h34: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h35: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h36: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h37: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h38: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h39: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3a: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3c: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3d: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3e: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3f: dct_cos_table = 32'he6db9640; // = -0.392847 + endcase + 6'h29: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h01: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h02: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h03: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h04: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h05: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h06: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h07: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h08: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h09: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h0a: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h0b: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h0c: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h0d: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h0e: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h0f: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h10: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h11: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h12: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h13: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h14: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h15: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h16: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h17: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h18: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h19: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h1a: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h1b: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h1c: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h1d: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h1e: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h1f: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h20: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h21: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h22: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h23: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h24: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h25: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h26: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h27: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h28: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h29: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h2a: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h2b: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h2c: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h2d: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h2e: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h2f: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h30: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h31: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h32: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h33: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h34: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h35: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h36: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h37: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h38: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h39: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h3a: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h3b: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h3c: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h3d: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h3e: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h3f: dct_cos_table = 32'h22df8fb9; // = +0.544895 + endcase + 6'h2a: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h01: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h02: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h03: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h04: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h05: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h06: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h07: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h08: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h09: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h0a: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h0b: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h0c: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h0d: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h0e: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h0f: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h10: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h11: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h12: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h13: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h14: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h15: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h16: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h17: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h18: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h19: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h1a: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h1b: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h1c: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h1d: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h1e: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h1f: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h20: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h21: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h22: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h23: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h24: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h25: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h26: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h27: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h28: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h29: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h2a: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h2b: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h2c: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h2d: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h2e: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h2f: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h30: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h31: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h32: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h33: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h34: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h35: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h36: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h37: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h38: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h39: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h3a: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h3b: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h3c: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h3d: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h3e: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h3f: dct_cos_table = 32'hdf266bc8; // = -0.513280 + endcase + 6'h2b: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h01: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h02: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h03: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h04: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h05: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h06: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h07: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h08: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h09: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h0a: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h0b: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h0c: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h0d: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h0e: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h0f: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h10: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h11: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h12: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h13: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h14: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h15: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h16: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h17: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h18: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h19: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h1a: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h1b: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h1c: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h1d: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h1e: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h1f: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h20: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h21: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h22: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h23: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h24: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h25: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h26: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h27: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h28: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h29: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h2a: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h2b: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h2c: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h2d: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h2e: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h2f: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h30: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h31: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h32: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h33: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h34: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h35: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h36: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h37: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h38: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h39: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h3a: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h3b: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h3c: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h3d: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h3e: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h3f: dct_cos_table = 32'h1d906bcf; // = +0.461940 + endcase + 6'h2c: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h01: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h02: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h03: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h04: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h05: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h06: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h07: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h08: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h09: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h0a: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h0b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0c: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h0d: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h0e: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h0f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h10: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h11: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h12: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h13: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h14: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h15: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h16: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h17: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h18: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h19: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h1a: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h1b: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1c: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h1d: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h1e: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h1f: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h20: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h21: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h22: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h23: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h24: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h25: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h26: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h27: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h28: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h29: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h2a: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h2b: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h2d: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h2e: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h2f: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h30: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h31: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h32: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h33: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h34: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h35: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h36: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h37: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h38: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h39: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h3a: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h3b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3c: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h3d: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h3e: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h3f: dct_cos_table = 32'he6db9640; // = -0.392847 + endcase + 6'h2d: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h01: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h02: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h03: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h04: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h05: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h06: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h07: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h08: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h09: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h0a: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h0b: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h0c: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h0d: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h0e: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h0f: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h10: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h11: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h12: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h13: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h14: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h15: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h16: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h17: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h18: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h19: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h1a: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h1b: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h1c: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h1d: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h1e: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h1f: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h20: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h21: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h22: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h23: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h24: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h25: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h26: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h27: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h28: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h29: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h2a: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h2b: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h2c: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h2d: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h2e: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h2f: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h30: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h31: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h32: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h33: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h34: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h35: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h36: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h37: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h38: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h39: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h3a: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h3b: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h3c: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h3d: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h3e: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h3f: dct_cos_table = 32'h13c10eac; // = +0.308658 + endcase + 6'h2e: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h01: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h02: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h03: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h04: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h05: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h06: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h07: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h08: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h09: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h0a: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h0b: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h0c: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h0d: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h0e: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h0f: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h10: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h11: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h12: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h13: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h14: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h15: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h16: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h17: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h18: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h19: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h1a: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h1b: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h1c: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h1d: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h1e: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h1f: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h20: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h21: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h22: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h23: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h24: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h25: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h26: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h27: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h28: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h29: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h2a: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h2b: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h2c: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h2d: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h2e: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h2f: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h30: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h31: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h32: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h33: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h34: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h35: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h36: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h37: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h38: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h39: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h3a: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h3b: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h3c: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h3d: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h3e: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h3f: dct_cos_table = 32'hf264a36a; // = -0.212608 + endcase + 6'h2f: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h01: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h02: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h03: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h04: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h05: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h06: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h07: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h08: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h09: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h0a: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h0b: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h0c: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h0d: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h0e: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h0f: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h10: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h11: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h12: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h13: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h14: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h15: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h16: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h17: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h18: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h19: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h1a: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h1b: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h1c: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h1d: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h1e: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h1f: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h20: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h21: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h22: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h23: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h24: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h25: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h26: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h27: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h28: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h29: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h2a: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h2b: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h2c: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h2d: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h2e: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h2f: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h30: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h31: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h32: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h33: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h34: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h35: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h36: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h37: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h38: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h39: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h3a: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h3b: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h3c: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h3d: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h3e: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h3f: dct_cos_table = 32'h06efcd68; // = +0.108386 + endcase + 6'h30: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h01: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h02: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h03: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h04: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h05: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h06: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h07: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h08: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h09: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0a: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0b: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0c: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0d: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0e: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0f: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h10: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h11: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h12: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h13: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h14: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h15: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h16: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h17: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h18: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h19: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1a: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1b: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1c: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1d: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1e: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1f: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h20: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h21: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h22: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h23: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h24: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h25: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h26: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h27: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h28: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h29: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2a: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2b: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2c: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2d: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2e: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2f: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h30: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h31: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h32: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h33: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h34: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h35: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h36: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h37: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h38: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h39: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3a: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3b: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3c: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3d: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3e: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3f: dct_cos_table = 32'h11517a7b; // = +0.270598 + endcase + 6'h31: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h01: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h02: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h03: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h04: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h05: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h06: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h07: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h08: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h09: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h0a: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h0b: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h0c: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h0d: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h0e: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h0f: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h10: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h11: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h12: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h13: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h14: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h15: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h16: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h17: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h18: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h19: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h1a: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h1b: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h1c: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h1d: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h1e: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h1f: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h20: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h21: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h22: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h23: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h24: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h25: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h26: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h27: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h28: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h29: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h2a: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h2b: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h2c: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h2d: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h2e: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h2f: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h30: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h31: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h32: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h33: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h34: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h35: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h36: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h37: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h38: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h39: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h3a: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h3b: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h3c: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h3d: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h3e: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h3f: dct_cos_table = 32'he7fa96b8; // = -0.375330 + endcase + 6'h32: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h01: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h02: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h03: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h04: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h05: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h06: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h07: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h08: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h09: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h0a: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h0b: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h0c: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h0d: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h0e: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h0f: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h10: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h11: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h12: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h13: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h14: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h15: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h16: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h17: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h18: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h19: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h1a: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h1b: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h1c: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h1d: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h1e: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h1f: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h20: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h21: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h22: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h23: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h24: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h25: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h26: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h27: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h28: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h29: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h2a: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h2b: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h2c: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h2d: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h2e: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h2f: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h30: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h31: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h32: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h33: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h34: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h35: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h36: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h37: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h38: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h39: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h3a: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h3b: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h3c: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h3d: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h3e: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h3f: dct_cos_table = 32'h16a09e66; // = +0.353553 + endcase + 6'h33: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h01: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h02: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h03: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h04: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h05: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h06: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h07: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h08: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h09: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h0a: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h0b: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h0c: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h0d: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h0e: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h0f: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h10: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h11: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h12: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h13: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h14: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h15: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h16: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h17: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h18: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h19: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h1a: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h1b: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h1c: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h1d: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h1e: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h1f: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h20: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h21: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h22: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h23: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h24: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h25: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h26: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h27: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h28: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h29: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h2a: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h2b: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h2c: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h2d: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h2e: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h2f: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h30: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h31: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h32: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h33: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h34: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h35: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h36: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h37: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h38: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h39: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h3a: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h3b: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h3c: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h3d: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h3e: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h3f: dct_cos_table = 32'heba2c7e7; // = -0.318190 + endcase + 6'h34: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h01: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h02: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h03: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h04: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h05: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h06: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h07: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h08: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h09: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h0a: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h0b: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0c: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h0d: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h0e: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h0f: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h10: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h11: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h12: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h13: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h14: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h15: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h16: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h17: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h18: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h19: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h1a: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h1b: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1c: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h1d: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h1e: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h1f: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h20: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h21: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h22: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h23: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h24: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h25: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h26: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h27: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h28: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h29: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h2a: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h2b: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2c: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h2d: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h2e: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h2f: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h30: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h31: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h32: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h33: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h34: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h35: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h36: dct_cos_table = 32'h29cf5d22; // = +0.653281 + 6'h37: dct_cos_table = 32'hd630a2de; // = -0.653281 + 6'h38: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h39: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3a: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3b: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3c: dct_cos_table = 32'h11517a7b; // = +0.270598 + 6'h3d: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3e: dct_cos_table = 32'heeae8585; // = -0.270598 + 6'h3f: dct_cos_table = 32'h11517a7b; // = +0.270598 + endcase + 6'h35: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h01: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h02: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h03: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h04: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h05: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h06: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h07: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h08: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h09: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h0a: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h0b: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h0c: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h0d: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h0e: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h0f: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h10: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h11: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h12: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h13: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h14: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h15: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h16: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h17: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h18: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h19: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h1a: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h1b: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h1c: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h1d: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h1e: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h1f: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h20: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h21: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h22: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h23: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h24: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h25: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h26: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h27: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h28: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h29: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h2a: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h2b: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h2c: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h2d: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h2e: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h2f: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h30: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h31: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h32: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h33: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h34: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h35: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h36: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h37: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h38: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h39: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h3a: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h3b: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h3c: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h3d: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h3e: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h3f: dct_cos_table = 32'hf264a36a; // = -0.212608 + endcase + 6'h36: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h01: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h02: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h03: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h04: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h05: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h06: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h07: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h08: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h09: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h0a: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h0b: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h0c: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h0d: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h0e: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h0f: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h10: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h11: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h12: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h13: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h14: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h15: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h16: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h17: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h18: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h19: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h1a: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h1b: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h1c: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h1d: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h1e: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h1f: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h20: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h21: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h22: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h23: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h24: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h25: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h26: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h27: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h28: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h29: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h2a: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h2b: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h2c: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h2d: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h2e: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h2f: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h30: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h31: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h32: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h33: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h34: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h35: dct_cos_table = 32'hc95f619a; // = -0.853553 + 6'h36: dct_cos_table = 32'h36a09e66; // = +0.853553 + 6'h37: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h38: dct_cos_table = 32'h095f6199; // = +0.146447 + 6'h39: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h3a: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h3b: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h3c: dct_cos_table = 32'hf6a09e67; // = -0.146447 + 6'h3d: dct_cos_table = 32'h16a09e66; // = +0.353553 + 6'h3e: dct_cos_table = 32'he95f619a; // = -0.353553 + 6'h3f: dct_cos_table = 32'h095f6199; // = +0.146447 + endcase + 6'h37: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h01: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h02: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h03: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h04: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h05: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h06: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h07: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h08: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h09: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h0a: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h0b: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h0c: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h0d: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h0e: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h0f: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h10: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h11: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h12: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h13: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h14: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h15: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h16: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h17: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h18: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h19: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h1a: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h1b: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h1c: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h1d: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h1e: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h1f: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h20: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h21: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h22: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h23: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h24: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h25: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h26: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h27: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h28: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h29: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h2a: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h2b: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h2c: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h2d: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h2e: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h2f: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h30: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h31: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h32: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h33: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h34: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h35: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h36: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h37: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h38: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h39: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h3a: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h3b: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h3c: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h3d: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h3e: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h3f: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + endcase + 6'h38: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h01: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h02: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h03: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h04: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h05: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h06: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h07: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h08: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h09: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0a: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0c: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0d: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0e: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0f: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h10: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h11: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h12: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h13: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h14: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h15: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h16: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h17: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h18: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h19: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1a: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1c: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1d: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1e: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h20: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h21: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h22: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h23: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h24: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h25: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h26: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h27: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h28: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h29: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2a: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2b: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2c: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2d: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2e: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2f: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h30: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h31: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h32: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h33: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h34: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h35: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h36: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h37: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h38: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h39: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3a: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3b: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3d: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3e: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3f: dct_cos_table = 32'hf72bd511; // = -0.137950 + endcase + 6'h39: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h01: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h02: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h03: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h04: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h05: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h06: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h07: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h08: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h09: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h0a: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h0b: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h0c: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h0d: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h0e: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h0f: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h10: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h11: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h12: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h13: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h14: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h15: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h16: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h17: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h18: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h19: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h1a: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h1b: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h1c: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h1d: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h1e: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h1f: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h20: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h21: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h22: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h23: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h24: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h25: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h26: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h27: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h28: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h29: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h2a: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h2b: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h2c: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h2d: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h2e: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h2f: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h30: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h31: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h32: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h33: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h34: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h35: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h36: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h37: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h38: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h39: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h3a: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h3b: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h3c: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h3d: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h3e: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h3f: dct_cos_table = 32'h0c3ef153; // = +0.191342 + endcase + 6'h3a: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h01: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h02: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h03: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h04: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h05: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h06: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h07: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h08: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h09: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h0a: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h0b: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h0c: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h0d: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h0e: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h0f: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h10: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h11: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h12: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h13: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h14: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h15: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h16: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h17: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h18: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h19: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h1a: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h1b: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h1c: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h1d: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h1e: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h1f: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h20: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h21: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h22: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h23: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h24: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h25: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h26: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h27: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h28: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h29: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h2a: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h2b: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h2c: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h2d: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h2e: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h2f: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h30: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h31: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h32: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h33: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h34: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h35: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h36: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h37: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h38: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h39: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h3a: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h3b: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h3c: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h3d: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h3e: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h3f: dct_cos_table = 32'hf476f2d6; // = -0.180240 + endcase + 6'h3b: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h01: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h02: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h03: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h04: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h05: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h06: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h07: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h08: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h09: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h0a: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h0b: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h0c: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h0d: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h0e: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h0f: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h10: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h11: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h12: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h13: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h14: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h15: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h16: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h17: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h18: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h19: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h1a: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h1b: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h1c: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h1d: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h1e: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h1f: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h20: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h21: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h22: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h23: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h24: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h25: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h26: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h27: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h28: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h29: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h2a: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h2b: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h2c: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h2d: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h2e: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h2f: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h30: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h31: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h32: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h33: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h34: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h35: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h36: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h37: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h38: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h39: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h3a: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h3b: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h3c: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h3d: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h3e: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h3f: dct_cos_table = 32'h0a61ad13; // = +0.162212 + endcase + 6'h3c: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h01: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h02: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h03: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h04: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h05: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h06: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h07: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h08: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h09: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h0a: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h0b: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0c: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h0d: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h0e: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h0f: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h10: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h11: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h12: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h13: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h14: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h15: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h16: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h17: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h18: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h19: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h1a: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h1b: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1c: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h1d: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h1e: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h1f: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h20: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h21: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h22: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h23: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h24: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h25: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h26: dct_cos_table = 32'hd39d5e9e; // = -0.693520 + 6'h27: dct_cos_table = 32'h2c62a162; // = +0.693520 + 6'h28: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h29: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h2a: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h2b: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2c: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h2d: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h2e: dct_cos_table = 32'h25a0c5df; // = +0.587938 + 6'h2f: dct_cos_table = 32'hda5f3a21; // = -0.587938 + 6'h30: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h31: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h32: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h33: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h34: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h35: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h36: dct_cos_table = 32'he6db9640; // = -0.392847 + 6'h37: dct_cos_table = 32'h192469c0; // = +0.392847 + 6'h38: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h39: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h3a: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h3b: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3c: dct_cos_table = 32'hf72bd511; // = -0.137950 + 6'h3d: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h3e: dct_cos_table = 32'h08d42aef; // = +0.137950 + 6'h3f: dct_cos_table = 32'hf72bd511; // = -0.137950 + endcase + 6'h3d: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h01: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h02: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h03: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h04: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h05: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h06: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h07: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h08: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h09: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h0a: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h0b: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h0c: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h0d: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h0e: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h0f: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h10: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h11: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h12: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h13: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h14: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h15: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h16: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h17: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h18: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h19: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h1a: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h1b: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h1c: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h1d: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h1e: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h1f: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h20: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h21: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h22: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h23: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h24: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h25: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h26: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h27: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h28: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h29: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h2a: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h2b: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h2c: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h2d: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h2e: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h2f: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h30: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h31: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h32: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h33: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h34: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h35: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h36: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h37: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h38: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h39: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h3a: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h3b: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h3c: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h3d: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h3e: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h3f: dct_cos_table = 32'h06efcd68; // = +0.108386 + endcase + 6'h3e: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h01: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h02: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h03: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h04: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h05: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h06: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h07: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h08: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h09: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h0a: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h0b: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h0c: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h0d: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h0e: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h0f: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h10: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h11: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h12: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h13: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h14: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h15: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h16: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h17: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h18: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h19: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h1a: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h1b: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h1c: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h1d: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h1e: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h1f: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h20: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h21: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h22: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h23: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h24: dct_cos_table = 32'he7fa96b8; // = -0.375330 + 6'h25: dct_cos_table = 32'h39fdfdf9; // = +0.906127 + 6'h26: dct_cos_table = 32'hc6020207; // = -0.906127 + 6'h27: dct_cos_table = 32'h18056948; // = +0.375330 + 6'h28: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h29: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h2a: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h2b: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h2c: dct_cos_table = 32'h145d3819; // = +0.318190 + 6'h2d: dct_cos_table = 32'hced62cf7; // = -0.768178 + 6'h2e: dct_cos_table = 32'h3129d309; // = +0.768178 + 6'h2f: dct_cos_table = 32'heba2c7e7; // = -0.318190 + 6'h30: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h31: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h32: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h33: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h34: dct_cos_table = 32'hf264a36a; // = -0.212608 + 6'h35: dct_cos_table = 32'h20d99438; // = +0.513280 + 6'h36: dct_cos_table = 32'hdf266bc8; // = -0.513280 + 6'h37: dct_cos_table = 32'h0d9b5c96; // = +0.212608 + 6'h38: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + 6'h39: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h3a: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h3b: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h3c: dct_cos_table = 32'h04c731a6; // = +0.074658 + 6'h3d: dct_cos_table = 32'hf476f2d6; // = -0.180240 + 6'h3e: dct_cos_table = 32'h0b890d2a; // = +0.180240 + 6'h3f: dct_cos_table = 32'hfb38ce5a; // = -0.074658 + endcase + 6'h3f: + case ( {y,x} ) // synopsys full_case parallel_case + 6'h00: dct_cos_table = 32'h026f9430; // = +0.038060 + 6'h01: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h02: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h03: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h04: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h05: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h06: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h07: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h08: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h09: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h0a: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h0b: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h0c: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h0d: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h0e: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h0f: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h10: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h11: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h12: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h13: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h14: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h15: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h16: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h17: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h18: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h19: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h1a: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h1b: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h1c: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h1d: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h1e: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h1f: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h20: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h21: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h22: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h23: dct_cos_table = 32'hc26f9431; // = -0.961940 + 6'h24: dct_cos_table = 32'h3d906bcf; // = +0.961940 + 6'h25: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h26: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h27: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h28: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h29: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h2a: dct_cos_table = 32'hd3c10ead; // = -0.691342 + 6'h2b: dct_cos_table = 32'h34310a35; // = +0.815493 + 6'h2c: dct_cos_table = 32'hcbcef5cb; // = -0.815493 + 6'h2d: dct_cos_table = 32'h2c3ef153; // = +0.691342 + 6'h2e: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h2f: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h30: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h31: dct_cos_table = 32'hec3ef154; // = -0.308658 + 6'h32: dct_cos_table = 32'h1d906bcf; // = +0.461940 + 6'h33: dct_cos_table = 32'hdd207047; // = -0.544895 + 6'h34: dct_cos_table = 32'h22df8fb9; // = +0.544895 + 6'h35: dct_cos_table = 32'he26f9431; // = -0.461940 + 6'h36: dct_cos_table = 32'h13c10eac; // = +0.308658 + 6'h37: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h38: dct_cos_table = 32'hfd906bd0; // = -0.038060 + 6'h39: dct_cos_table = 32'h06efcd68; // = +0.108386 + 6'h3a: dct_cos_table = 32'hf59e52ed; // = -0.162212 + 6'h3b: dct_cos_table = 32'h0c3ef153; // = +0.191342 + 6'h3c: dct_cos_table = 32'hf3c10ead; // = -0.191342 + 6'h3d: dct_cos_table = 32'h0a61ad13; // = +0.162212 + 6'h3e: dct_cos_table = 32'hf9103298; // = -0.108386 + 6'h3f: dct_cos_table = 32'h026f9430; // = +0.038060 + endcase + endcase + +end +endfunction + + diff --git a/BENCHMARK/dct_mac/rtl/dct_mac.v b/BENCHMARK/dct_mac/rtl/dct_mac.v new file mode 100644 index 00000000..e64b6bfe --- /dev/null +++ b/BENCHMARK/dct_mac/rtl/dct_mac.v @@ -0,0 +1,123 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// Discrete Cosine Transform, MAC unit //// +//// //// +//// Virtex-II: Block-Multiplier is used //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: dct_mac.v,v 1.3 2002-10-31 12:50:03 rherveille Exp $ +// +// $Date: 2002-10-31 12:50:03 $ +// $Revision: 1.3 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ +// Revision 1.2 2002/10/23 09:06:59 rherveille +// Improved many files. +// Fixed some bugs in Run-Length-Encoder. +// Removed dependency on ud_cnt and ro_cnt. +// Started (Motion)JPEG hardware encoder project. +// + +//synopsys translate_off +`include "timescale.v" +//synopsys translate_on + +module dct_mac(clk, ena, dclr, din, coef, result); + + // + // parameters + // + parameter dwidth = 8; + parameter cwidth = 16; + parameter mwidth = dwidth + cwidth; // multiplier result + parameter rwidth = mwidth +3; // add 3 bits for growth + + // + // inputs & outputs + // + input clk; // clock input + input ena; // clock enable + input dclr; // start new mac (delayed 1 cycle) + input [dwidth-1:0] din; // data input + input [cwidth-1:0] coef; // coefficient input + output [rwidth-1:0] result; // mac-result + reg [rwidth -1:0] result; + + // + // variables + // + wire [mwidth-1:0] idin; + wire [mwidth-1:0] icoef; + + reg [mwidth -1:0] mult_res /* synthesis syn_multstyle="block_mult" syn_pipeline=1*/ ; + wire [rwidth -1:0] ext_mult_res; + + + // + // module body + // + assign icoef = { {(mwidth-cwidth){coef[cwidth-1]}}, coef}; + assign idin = { {(mwidth-dwidth){din[dwidth-1]}}, din}; + + // generate multiplier structure + always @(posedge clk) + if(ena) + mult_res <= #1 icoef * idin; + + assign ext_mult_res = { {3{mult_res[mwidth-1]}}, mult_res}; + + // generate adder structure + always @(posedge clk) + if(ena) + if(dclr) + result <= #1 ext_mult_res; + else + result <= #1 ext_mult_res + result; +endmodule + + + + + + + + + + + + diff --git a/BENCHMARK/dct_mac/rtl/dct_syn.v b/BENCHMARK/dct_mac/rtl/dct_syn.v new file mode 100644 index 00000000..0e0c6acb --- /dev/null +++ b/BENCHMARK/dct_mac/rtl/dct_syn.v @@ -0,0 +1,95 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// Discrete Cosine Transform Synthesis Test //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +//// Synthesis results: //// +//// //// +//// //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2002 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: dct_syn.v,v 1.3 2002-10-31 12:50:03 rherveille Exp $ +// +// $Date: 2002-10-31 12:50:03 $ +// $Revision: 1.3 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ +// Revision 1.2 2002/10/23 09:06:59 rherveille +// Improved many files. +// Fixed some bugs in Run-Length-Encoder. +// Removed dependency on ud_cnt and ro_cnt. +// Started (Motion)JPEG hardware encoder project. +// +// + +// synopsys translate_off +`include "timescale.v" +// synopsys translate_on + +module dct_syn(clk, ena, rst, dstrb, din, dout, den); + + input clk; + input ena; + input rst; + + input dstrb; + input [7:0] din; + + output [11:0] dout; + output den; + + // + // DCT unit + // + + // As little as 11bits coefficients can be used while + // all errors remain in the decimal bit range (dout[0]) + // total errors = 5(14bit resolution) + // = 12(13bit resolution) + // = 26(12bit resolution) + // = 54(11bit resolution) + fdct #(13) dut ( + .clk(clk), + .ena(1'b1), + .rst(rst), + .dstrb(dstrb), + .din(din), + .dout(dout), + .douten(den) + ); + +endmodule diff --git a/BENCHMARK/dct_mac/rtl/dctu.v b/BENCHMARK/dct_mac/rtl/dctu.v new file mode 100644 index 00000000..9a76209b --- /dev/null +++ b/BENCHMARK/dct_mac/rtl/dctu.v @@ -0,0 +1,106 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// Discrete Cosine Transform Unit //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: dctu.v,v 1.3 2002-10-31 12:50:03 rherveille Exp $ +// +// $Date: 2002-10-31 12:50:03 $ +// $Revision: 1.3 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ +// Revision 1.2 2002/10/23 09:06:59 rherveille +// Improved many files. +// Fixed some bugs in Run-Length-Encoder. +// Removed dependency on ud_cnt and ro_cnt. +// Started (Motion)JPEG hardware encoder project. +// + + +//synopsys translate_off +`include "timescale.v" +//synopsys translate_on + +module dctu(clk, ena, ddgo, x, y, ddin, dout); + + parameter coef_width = 16; + parameter di_width = 8; + parameter [2:0] v = 0; + parameter [2:0] u = 0; + + // + // inputs & outputs + // + + input clk; + input ena; + input ddgo; // double delayed go signal + input [2:0] x, y; + + input [di_width:1] ddin; // delayed data input + output [11:0] dout; + + // + // variables + // + reg [ 31:0] coef; + + wire [coef_width +10:0] result; + `include "dct_cos_table.v" + // + // module body + // + + // hookup cosine-table + always @(posedge clk) + if(ena) + coef <= #1 dct_cos_table(x, y, u, v); + + // hookup dct-mac unit + dct_mac #(8, coef_width) + macu ( + .clk(clk), + .ena(ena), + .dclr(ddgo), + .din(ddin), + .coef( coef[31:31 -coef_width +1] ), + .result(result) + ); + + assign dout = result[coef_width +10: coef_width -1]; +endmodule diff --git a/BENCHMARK/dct_mac/rtl/dctub.v b/BENCHMARK/dct_mac/rtl/dctub.v new file mode 100644 index 00000000..5026119b --- /dev/null +++ b/BENCHMARK/dct_mac/rtl/dctub.v @@ -0,0 +1,169 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// Discrete Cosine Transform, DCT unit block //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: dctub.v,v 1.3 2002-10-31 12:50:03 rherveille Exp $ +// +// $Date: 2002-10-31 12:50:03 $ +// $Revision: 1.3 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ +// Revision 1.2 2002/10/23 09:06:59 rherveille +// Improved many files. +// Fixed some bugs in Run-Length-Encoder. +// Removed dependency on ud_cnt and ro_cnt. +// Started (Motion)JPEG hardware encoder project. +// + + +//synopsys translate_off +`include "timescale.v" +//synopsys translate_on + +module dctub(clk, ena, ddgo, x, y, ddin, + dout0, dout1, dout2, dout3, dout4, dout5, dout6, dout7); + + parameter coef_width = 16; + parameter di_width = 8; + parameter [2:0] v = 3'h0; + + // + // inputs & outputs + // + input clk; + input ena; + input ddgo; // double delayed go strobe + input [2:0] x, y; + + input [di_width:1] ddin; // delayed data input + output [11:0] dout0, dout1, dout2, dout3, dout4, dout5, dout6, dout7; + + // + // module body + // + + // Hookup DCT units + dctu #(coef_width, di_width, v, 3'h0) + dct_unit_0 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(x), + .y(y), + .ddin(ddin), + .dout(dout0) + ); + + dctu #(coef_width, di_width, v, 3'h1) + dct_unit_1 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(x), + .y(y), + .ddin(ddin), + .dout(dout1) + ); + + dctu #(coef_width, di_width, v, 3'h2) + dct_unit_2 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(x), + .y(y), + .ddin(ddin), + .dout(dout2) + ); + + dctu #(coef_width, di_width, v, 3'h3) + dct_unit_3 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(x), + .y(y), + .ddin(ddin), + .dout(dout3) + ); + + dctu #(coef_width, di_width, v, 3'h4) + dct_unit_4 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(x), + .y(y), + .ddin(ddin), + .dout(dout4) + ); + + dctu #(coef_width, di_width, v, 3'h5) + dct_unit_5 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(x), + .y(y), + .ddin(ddin), + .dout(dout5) + ); + + dctu #(coef_width, di_width, v, 3'h6) + dct_unit_6 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(x), + .y(y), + .ddin(ddin), + .dout(dout6) + ); + + dctu #(coef_width, di_width, v, 3'h7) + dct_unit_7 ( + .clk(clk), + .ena(ena), + .ddgo(ddgo), + .x(x), + .y(y), + .ddin(ddin), + .dout(dout7) + ); +endmodule diff --git a/BENCHMARK/dct_mac/rtl/fdct.v b/BENCHMARK/dct_mac/rtl/fdct.v new file mode 100644 index 00000000..7dea2a32 --- /dev/null +++ b/BENCHMARK/dct_mac/rtl/fdct.v @@ -0,0 +1,292 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// Forward Discrete Cosine Transform and ZigZag unit //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2002 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: fdct.v,v 1.3 2002-10-31 12:50:03 rherveille Exp $ +// +// $Date: 2002-10-31 12:50:03 $ +// $Revision: 1.3 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ +// Revision 1.2 2002/10/23 09:06:59 rherveille +// Improved many files. +// Fixed some bugs in Run-Length-Encoder. +// Removed dependency on ud_cnt and ro_cnt. +// Started (Motion)JPEG hardware encoder project. +// + + +//synopsys translate_off +`include "timescale.v" +//synopsys translate_on + +module fdct(clk, ena, rst, dstrb, din, dout, douten); + + // + // parameters + // + + //////////////////////////////////////////////////////////////////// + // // + // ITU-T.81, ITU-T.83 & Coefficient resolution notes // + // // + //////////////////////////////////////////////////////////////////// + // // + // Worst case error (all input values -128) is // + // zero (i.e. no errors) when using 15bit coefficients // + // // + // Using less bits for the coefficients produces a biterror // + // approx. equal to (15 - used_coefficient-bits). // + // i.e. 14bit coefficients, errors in dout-bit[0] only // + // 13bit coefficients, errors in dout-bits[1:0] // + // 12bit coefficients, errors in dout-bits[2:0] etc. // + // Tests with real non-continous tone image data have shown that // + // even when using 13bit coefficients errors remain in the lsb // + // only (i.e. dout-bit[0] // + // // + // The amount of coefficient-bits needed is dependent on the // + // desired quality. // + // The JPEG-standard compliance specs.(ITU-T.83) prescribe // + // that the output of the combined DCT AND Quantization unit // + // shall not exceed 1 for the desired quality. // + // // + // This means for high quantization levels, lesser bits // + // for the DCT unit can be used. // + // // + // Looking at the recommended "quantization tables for generic // + // compliance testing of DCT-based processes" (ITU-T.83 annex B) // + // it can be noticed that relatively large quantization values // + // are being used. Errors in the lower-order bits should // + // therefore not be visible. // + // For certain applications some of the lower-order bits could // + // actually be discarded. When looking at the luminance and // + // chrominance example quantization tables (ITU-T.81 annex K) // + // it can be seen that the smallest quantization value is ten // + // (qnt_val_min = 10). This means that the lowest 2bits can be // + // discarded (set to zero '0') without having any effect on the // + // final result. In this example 11 bit or 12 bit coefficients // + // would be sufficient. // + // // + //////////////////////////////////////////////////////////////////// + + parameter coef_width = 11; + parameter di_width = 8; + parameter do_width = 12; + + // + // inputs & outputs + // + input clk; // system clock + input ena; // clock enable + input rst; // active low asynchronous reset + + input dstrb; // data-strobe. Present dstrb 1clk-cycle before data block + input [di_width-1:0] din; + output [do_width-1:0] dout; + output douten; // data-out enable + + // + // variables + // + + wire doe; + + wire [do_width -1:0] // results from DCT module + res00, res01, res02, res03, res04, res05, res06, res07, + res10, res11, res12, res13, res14, res15, res16, res17, + res20, res21, res22, res23, res24, res25, res26, res27, + res30, res31, res32, res33, res34, res35, res36, res37, + res40, res41, res42, res43, res44, res45, res46, res47, + res50, res51, res52, res53, res54, res55, res56, res57, + res60, res61, res62, res63, res64, res65, res66, res67, + res70, res71, res72, res73, res74, res75, res76, res77; + + + // + // module body + // + + // Hookup DCT module + dct #(coef_width, di_width, do_width) + dct_mod( + .clk(clk), + .ena(ena), + .rst(rst), + .dstrb(dstrb), + .din(din), + .dout_00(res00), + .dout_01(res01), + .dout_02(res02), + .dout_03(res03), + .dout_04(res04), + .dout_05(res05), + .dout_06(res06), + .dout_07(res07), + .dout_10(res10), + .dout_11(res11), + .dout_12(res12), + .dout_13(res13), + .dout_14(res14), + .dout_15(res15), + .dout_16(res16), + .dout_17(res17), + .dout_20(res20), + .dout_21(res21), + .dout_22(res22), + .dout_23(res23), + .dout_24(res24), + .dout_25(res25), + .dout_26(res26), + .dout_27(res27), + .dout_30(res30), + .dout_31(res31), + .dout_32(res32), + .dout_33(res33), + .dout_34(res34), + .dout_35(res35), + .dout_36(res36), + .dout_37(res37), + .dout_40(res40), + .dout_41(res41), + .dout_42(res42), + .dout_43(res43), + .dout_44(res44), + .dout_45(res45), + .dout_46(res46), + .dout_47(res47), + .dout_50(res50), + .dout_51(res51), + .dout_52(res52), + .dout_53(res53), + .dout_54(res54), + .dout_55(res55), + .dout_56(res56), + .dout_57(res57), + .dout_60(res60), + .dout_61(res61), + .dout_62(res62), + .dout_63(res63), + .dout_64(res64), + .dout_65(res65), + .dout_66(res66), + .dout_67(res67), + .dout_70(res70), + .dout_71(res71), + .dout_72(res72), + .dout_73(res73), + .dout_74(res74), + .dout_75(res75), + .dout_76(res76), + .dout_77(res77), + .douten(doe) + ); + + // Hookup ZigZag unit + zigzag zigzag_mod( + .clk(clk), + .ena(ena), + .dstrb(doe), + .din_00(res00), + .din_01(res01), + .din_02(res02), + .din_03(res03), + .din_04(res04), + .din_05(res05), + .din_06(res06), + .din_07(res07), + .din_10(res10), + .din_11(res11), + .din_12(res12), + .din_13(res13), + .din_14(res14), + .din_15(res15), + .din_16(res16), + .din_17(res17), + .din_20(res20), + .din_21(res21), + .din_22(res22), + .din_23(res23), + .din_24(res24), + .din_25(res25), + .din_26(res26), + .din_27(res27), + .din_30(res30), + .din_31(res31), + .din_32(res32), + .din_33(res33), + .din_34(res34), + .din_35(res35), + .din_36(res36), + .din_37(res37), + .din_40(res40), + .din_41(res41), + .din_42(res42), + .din_43(res43), + .din_44(res44), + .din_45(res45), + .din_46(res46), + .din_47(res47), + .din_50(res50), + .din_51(res51), + .din_52(res52), + .din_53(res53), + .din_54(res54), + .din_55(res55), + .din_56(res56), + .din_57(res57), + .din_60(res60), + .din_61(res61), + .din_62(res62), + .din_63(res63), + .din_64(res64), + .din_65(res65), + .din_66(res66), + .din_67(res67), + .din_70(res70), + .din_71(res71), + .din_72(res72), + .din_73(res73), + .din_74(res74), + .din_75(res75), + .din_76(res76), + .din_77(res77), + .dout(dout), + .douten(douten) + ); +endmodule diff --git a/BENCHMARK/dct_mac/rtl/zigzag.v b/BENCHMARK/dct_mac/rtl/zigzag.v new file mode 100644 index 00000000..b770350e --- /dev/null +++ b/BENCHMARK/dct_mac/rtl/zigzag.v @@ -0,0 +1,201 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// Zig-Zag Unit //// +//// Performs zigzag-ing, as used by many DCT based encoders //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2002 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: zigzag.v,v 1.2 2002-10-23 09:06:59 rherveille Exp $ +// +// $Date: 2002-10-23 09:06:59 $ +// $Revision: 1.2 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ + + +// synopsys translate_off +`include "timescale.v" +// synopsys translate_on + +module zigzag( + clk, + ena, + dstrb, + din_00, din_01, din_02, din_03, din_04, din_05, din_06, din_07, + din_10, din_11, din_12, din_13, din_14, din_15, din_16, din_17, + din_20, din_21, din_22, din_23, din_24, din_25, din_26, din_27, + din_30, din_31, din_32, din_33, din_34, din_35, din_36, din_37, + din_40, din_41, din_42, din_43, din_44, din_45, din_46, din_47, + din_50, din_51, din_52, din_53, din_54, din_55, din_56, din_57, + din_60, din_61, din_62, din_63, din_64, din_65, din_66, din_67, + din_70, din_71, din_72, din_73, din_74, din_75, din_76, din_77, + dout, + douten +); + + // + // inputs & outputs + // + + input clk; // system clock + input ena; // clock enable + + input dstrb; // data-strobe. Present dstrb 1clk-cycle before data block + input [11:0] + din_00, din_01, din_02, din_03, din_04, din_05, din_06, din_07, + din_10, din_11, din_12, din_13, din_14, din_15, din_16, din_17, + din_20, din_21, din_22, din_23, din_24, din_25, din_26, din_27, + din_30, din_31, din_32, din_33, din_34, din_35, din_36, din_37, + din_40, din_41, din_42, din_43, din_44, din_45, din_46, din_47, + din_50, din_51, din_52, din_53, din_54, din_55, din_56, din_57, + din_60, din_61, din_62, din_63, din_64, din_65, din_66, din_67, + din_70, din_71, din_72, din_73, din_74, din_75, din_76, din_77; + output [11:0] dout; + output douten; // data-out enable + + // + // variables + // + + reg ld_zigzag; + reg [11:0] sresult [63:0]; // store results for zig-zagging + + // + // module body + // + + always @(posedge clk) + if(ena) + ld_zigzag <= #1 dstrb; + + assign douten = ld_zigzag; + + + // + // Generate zig-zag structure + // + // This implicates that the quantization step be performed after + // the zig-zagging. + // + // 0: 1: 2: 3: 4: 5: 6: 7: 0: 1: 2: 3: 4: 5: 6: 7: + // 0: 63 62 58 57 49 48 36 35 3f 3e 3a 39 31 30 24 23 + // 1: 61 59 56 50 47 37 34 21 3d 3b 38 32 2f 25 22 15 + // 2: 60 55 51 46 38 33 22 20 3c 37 33 2e 26 21 16 14 + // 3: 54 52 45 39 32 23 19 10 36 34 2d 27 20 17 13 0a + // 4: 53 44 40 31 24 18 11 09 35 2c 28 1f 18 12 0b 09 + // 5: 43 41 30 25 17 12 08 03 2b 29 1e 19 11 0c 08 03 + // 6: 42 29 26 16 13 07 04 02 2a 1d 1a 10 0d 07 04 02 + // 7: 28 27 15 14 06 05 01 00 1c 1b 0f 0e 06 05 01 00 + // + // zig-zag the DCT results + integer n; + + always @(posedge clk) + if(ena) + if(ld_zigzag) // reload results-register file + begin + sresult[63] <= #1 din_00; + sresult[62] <= #1 din_01; + sresult[61] <= #1 din_10; + sresult[60] <= #1 din_20; + sresult[59] <= #1 din_11; + sresult[58] <= #1 din_02; + sresult[57] <= #1 din_03; + sresult[56] <= #1 din_12; + sresult[55] <= #1 din_21; + sresult[54] <= #1 din_30; + sresult[53] <= #1 din_40; + sresult[52] <= #1 din_31; + sresult[51] <= #1 din_22; + sresult[50] <= #1 din_13; + sresult[49] <= #1 din_04; + sresult[48] <= #1 din_05; + sresult[47] <= #1 din_14; + sresult[46] <= #1 din_23; + sresult[45] <= #1 din_32; + sresult[44] <= #1 din_41; + sresult[43] <= #1 din_50; + sresult[42] <= #1 din_60; + sresult[41] <= #1 din_51; + sresult[40] <= #1 din_42; + sresult[39] <= #1 din_33; + sresult[38] <= #1 din_24; + sresult[37] <= #1 din_15; + sresult[36] <= #1 din_06; + sresult[35] <= #1 din_07; + sresult[34] <= #1 din_16; + sresult[33] <= #1 din_25; + sresult[32] <= #1 din_34; + sresult[31] <= #1 din_43; + sresult[30] <= #1 din_52; + sresult[29] <= #1 din_61; + sresult[28] <= #1 din_70; + sresult[27] <= #1 din_71; + sresult[26] <= #1 din_62; + sresult[25] <= #1 din_53; + sresult[24] <= #1 din_44; + sresult[23] <= #1 din_35; + sresult[22] <= #1 din_26; + sresult[21] <= #1 din_17; + sresult[20] <= #1 din_27; + sresult[19] <= #1 din_36; + sresult[18] <= #1 din_45; + sresult[17] <= #1 din_54; + sresult[16] <= #1 din_63; + sresult[15] <= #1 din_72; + sresult[14] <= #1 din_73; + sresult[13] <= #1 din_64; + sresult[12] <= #1 din_55; + sresult[11] <= #1 din_46; + sresult[10] <= #1 din_37; + sresult[09] <= #1 din_47; + sresult[08] <= #1 din_56; + sresult[07] <= #1 din_65; + sresult[06] <= #1 din_74; + sresult[05] <= #1 din_75; + sresult[04] <= #1 din_66; + sresult[03] <= #1 din_57; + sresult[02] <= #1 din_67; + sresult[01] <= #1 din_76; + sresult[00] <= #1 din_77; + end + else // shift results out + for (n=1; n<=63; n=n+1) // do not change sresult[0] + sresult[n] <= #1 sresult[n -1]; + + assign dout = sresult[63]; +endmodule diff --git a/BENCHMARK/des_perf/des_perf_yosys.blif b/BENCHMARK/des_perf/des_perf_yosys.blif new file mode 100644 index 00000000..704f7edc --- /dev/null +++ b/BENCHMARK/des_perf/des_perf_yosys.blif @@ -0,0 +1,60192 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model des_perf +.inputs desIn(0) desIn(1) desIn(2) desIn(3) desIn(4) desIn(5) desIn(6) desIn(7) desIn(8) desIn(9) desIn(10) desIn(11) desIn(12) desIn(13) desIn(14) desIn(15) desIn(16) desIn(17) desIn(18) desIn(19) desIn(20) desIn(21) desIn(22) desIn(23) desIn(24) desIn(25) desIn(26) desIn(27) desIn(28) desIn(29) desIn(30) desIn(31) desIn(32) desIn(33) desIn(34) desIn(35) desIn(36) desIn(37) desIn(38) desIn(39) desIn(40) desIn(41) desIn(42) desIn(43) desIn(44) desIn(45) desIn(46) desIn(47) desIn(48) desIn(49) desIn(50) desIn(51) desIn(52) desIn(53) desIn(54) desIn(55) desIn(56) desIn(57) desIn(58) desIn(59) desIn(60) desIn(61) desIn(62) desIn(63) key(0) key(1) key(2) key(3) key(4) key(5) key(6) key(7) key(8) key(9) key(10) key(11) key(12) key(13) key(14) key(15) key(16) key(17) key(18) key(19) key(20) key(21) key(22) key(23) key(24) key(25) key(26) key(27) key(28) key(29) key(30) key(31) key(32) key(33) key(34) key(35) key(36) key(37) key(38) key(39) key(40) key(41) key(42) key(43) key(44) key(45) key(46) key(47) key(48) key(49) key(50) key(51) key(52) key(53) key(54) key(55) decrypt clk +.outputs desOut(0) desOut(1) desOut(2) desOut(3) desOut(4) desOut(5) desOut(6) desOut(7) desOut(8) desOut(9) desOut(10) desOut(11) desOut(12) desOut(13) desOut(14) desOut(15) desOut(16) desOut(17) desOut(18) desOut(19) desOut(20) desOut(21) desOut(22) desOut(23) desOut(24) desOut(25) desOut(26) desOut(27) desOut(28) desOut(29) desOut(30) desOut(31) desOut(32) desOut(33) desOut(34) desOut(35) desOut(36) desOut(37) desOut(38) desOut(39) desOut(40) desOut(41) desOut(42) desOut(43) desOut(44) desOut(45) desOut(46) desOut(47) desOut(48) desOut(49) desOut(50) desOut(51) desOut(52) desOut(53) desOut(54) desOut(55) desOut(56) desOut(57) desOut(58) desOut(59) desOut(60) desOut(61) desOut(62) desOut(63) +.names $false +.names $true +1 +.names $undef +.subckt logic_1 a=$auto$hilomap.cc:39:hilomap_worker$256819 +.subckt logic_0 a=K1(1) +.subckt in_buff A=clk Q=uk.clk +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=decrypt Q=uk.decrypt +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(0) Q=$iopadmap$desIn(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(1) Q=$iopadmap$desIn(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(10) Q=$iopadmap$desIn(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(11) Q=$iopadmap$desIn(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(12) Q=$iopadmap$desIn(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(13) Q=$iopadmap$desIn(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(14) Q=$iopadmap$desIn(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(15) Q=$iopadmap$desIn(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(16) Q=$iopadmap$desIn(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(17) Q=$iopadmap$desIn(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(18) Q=$iopadmap$desIn(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(19) Q=$iopadmap$desIn(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(2) Q=$iopadmap$desIn(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(20) Q=$iopadmap$desIn(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(21) Q=$iopadmap$desIn(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(22) Q=$iopadmap$desIn(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(23) Q=$iopadmap$desIn(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(24) Q=$iopadmap$desIn(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(25) Q=$iopadmap$desIn(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(26) Q=$iopadmap$desIn(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(27) Q=$iopadmap$desIn(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(28) Q=$iopadmap$desIn(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(29) Q=$iopadmap$desIn(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(3) Q=$iopadmap$desIn(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(30) Q=$iopadmap$desIn(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(31) Q=$iopadmap$desIn(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(32) Q=$iopadmap$desIn(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(33) Q=$iopadmap$desIn(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(34) Q=$iopadmap$desIn(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(35) Q=$iopadmap$desIn(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(36) Q=$iopadmap$desIn(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(37) Q=$iopadmap$desIn(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(38) Q=$iopadmap$desIn(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(39) Q=$iopadmap$desIn(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(4) Q=$iopadmap$desIn(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(40) Q=$iopadmap$desIn(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(41) Q=$iopadmap$desIn(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(42) Q=$iopadmap$desIn(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(43) Q=$iopadmap$desIn(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(44) Q=$iopadmap$desIn(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(45) Q=$iopadmap$desIn(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(46) Q=$iopadmap$desIn(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(47) Q=$iopadmap$desIn(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(48) Q=$iopadmap$desIn(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(49) Q=$iopadmap$desIn(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(5) Q=$iopadmap$desIn(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(50) Q=$iopadmap$desIn(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(51) Q=$iopadmap$desIn(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(52) Q=$iopadmap$desIn(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(53) Q=$iopadmap$desIn(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(54) Q=$iopadmap$desIn(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(55) Q=$iopadmap$desIn(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(56) Q=$iopadmap$desIn(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(57) Q=$iopadmap$desIn(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(58) Q=$iopadmap$desIn(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(59) Q=$iopadmap$desIn(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(6) Q=$iopadmap$desIn(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(60) Q=$iopadmap$desIn(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(61) Q=$iopadmap$desIn(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(62) Q=$iopadmap$desIn(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(63) Q=$iopadmap$desIn(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(7) Q=$iopadmap$desIn(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(8) Q=$iopadmap$desIn(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=desIn(9) Q=$iopadmap$desIn(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$desOut(0) Q=desOut(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(1) Q=desOut(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(10) Q=desOut(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(11) Q=desOut(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(12) Q=desOut(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(13) Q=desOut(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(14) Q=desOut(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(15) Q=desOut(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(16) Q=desOut(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(17) Q=desOut(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(18) Q=desOut(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(19) Q=desOut(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(2) Q=desOut(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(20) Q=desOut(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(21) Q=desOut(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(22) Q=desOut(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(23) Q=desOut(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(24) Q=desOut(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(25) Q=desOut(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(26) Q=desOut(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(27) Q=desOut(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(28) Q=desOut(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(29) Q=desOut(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(3) Q=desOut(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(30) Q=desOut(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(31) Q=desOut(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(32) Q=desOut(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(33) Q=desOut(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(34) Q=desOut(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(35) Q=desOut(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(36) Q=desOut(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(37) Q=desOut(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(38) Q=desOut(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(39) Q=desOut(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(4) Q=desOut(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(40) Q=desOut(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(41) Q=desOut(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(42) Q=desOut(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(43) Q=desOut(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(44) Q=desOut(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(45) Q=desOut(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(46) Q=desOut(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(47) Q=desOut(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(48) Q=desOut(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(49) Q=desOut(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(5) Q=desOut(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(50) Q=desOut(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(51) Q=desOut(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(52) Q=desOut(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(53) Q=desOut(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(54) Q=desOut(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(55) Q=desOut(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(56) Q=desOut(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(57) Q=desOut(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(58) Q=desOut(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(59) Q=desOut(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(6) Q=desOut(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(60) Q=desOut(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(61) Q=desOut(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(62) Q=desOut(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(63) Q=desOut(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(7) Q=desOut(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(8) Q=desOut(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$desOut(9) Q=desOut(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=key(0) Q=$iopadmap$key(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(1) Q=$iopadmap$key(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(10) Q=$iopadmap$key(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(11) Q=$iopadmap$key(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(12) Q=$iopadmap$key(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(13) Q=$iopadmap$key(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(14) Q=$iopadmap$key(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(15) Q=$iopadmap$key(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(16) Q=$iopadmap$key(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(17) Q=$iopadmap$key(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(18) Q=$iopadmap$key(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(19) Q=$iopadmap$key(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(2) Q=$iopadmap$key(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(20) Q=$iopadmap$key(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(21) Q=$iopadmap$key(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(22) Q=$iopadmap$key(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(23) Q=$iopadmap$key(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(24) Q=$iopadmap$key(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(25) Q=$iopadmap$key(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(26) Q=$iopadmap$key(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(27) Q=$iopadmap$key(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(28) Q=$iopadmap$key(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(29) Q=$iopadmap$key(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(3) Q=$iopadmap$key(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(30) Q=$iopadmap$key(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(31) Q=$iopadmap$key(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(32) Q=$iopadmap$key(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(33) Q=$iopadmap$key(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(34) Q=$iopadmap$key(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(35) Q=$iopadmap$key(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(36) Q=$iopadmap$key(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(37) Q=$iopadmap$key(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(38) Q=$iopadmap$key(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(39) Q=$iopadmap$key(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(4) Q=$iopadmap$key(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(40) Q=$iopadmap$key(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(41) Q=$iopadmap$key(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(42) Q=$iopadmap$key(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(43) Q=$iopadmap$key(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(44) Q=$iopadmap$key(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(45) Q=$iopadmap$key(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(46) Q=$iopadmap$key(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(47) Q=$iopadmap$key(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(48) Q=$iopadmap$key(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(49) Q=$iopadmap$key(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(5) Q=$iopadmap$key(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(50) Q=$iopadmap$key(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(51) Q=$iopadmap$key(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(52) Q=$iopadmap$key(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(53) Q=$iopadmap$key(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(54) Q=$iopadmap$key(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(55) Q=$iopadmap$key(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(6) Q=$iopadmap$key(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(7) Q=$iopadmap$key(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(8) Q=$iopadmap$key(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=key(9) Q=$iopadmap$key(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt LUT4 I0=FP_LUT4_O_I0 I1=FP_LUT4_O_I1 I2=FP_LUT4_O_I2 I3=L14(2) O=FP(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_I1_O I1=FP_LUT4_O_1_I1 I2=FP_LUT4_O_1_I2 I3=L14(10) O=FP(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=FP_LUT4_O_10_I0 I1=FP_LUT4_O_10_I1 I2=FP_LUT4_O_10_I2 I3=L14(7) O=FP(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_10_I0_LUT4_O_I1 I2=FP_LUT4_O_10_I0_LUT4_O_I2 I3=FP_LUT4_O_3_I3_LUT4_O_I1 O=FP_LUT4_O_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_I3_I1 I2=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_I3_I2 I3=FP_LUT4_O_10_I0_LUT4_O_I1 O=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=FP_LUT4_O_10_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I3=FP_LUT4_O_10_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_10_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_10_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O O=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I1 I2=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_10_I0_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_10_I0_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_10_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=FP_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_10_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_10_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I1 O=FP_LUT4_O_10_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_10_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0 I1=FP_LUT4_O_10_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I2 I3=FP_LUT4_O_31_I2_LUT4_O_I3 O=FP_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=FP_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3 O=FP_LUT4_O_10_I1_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3 O=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r14(38) I1=uk.K_r14(31) I2=uk.decrypt I3=FP(61) O=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2 O=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2 O=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2 O=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r14(2) I1=uk.K_r14(50) I2=uk.decrypt I3=FP(56) O=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_10_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I3=FP_LUT4_O_10_I1_LUT4_I1_I2_LUT4_O_I3 O=FP_LUT4_O_10_I1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_10_I1_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_10_I1 I3=FP_LUT4_O_31_I2_LUT4_O_I2 O=FP_LUT4_O_14_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_10_I1_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I3=FP_LUT4_O_10_I1_LUT4_O_I3 O=FP_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_10_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O O=FP_LUT4_O_10_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_10_I1_LUT4_I1_I2_LUT4_O_I3 I2=FP_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_10_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_10_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_I2_I1 I2=FP_LUT4_O_10_I1_LUT4_O_I3 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_31_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I2=FP_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O O=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=uk.K_r14(0) I1=uk.K_r14(52) I2=uk.decrypt I3=FP(59) O=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(42) I1=uk.K_r14(35) I2=uk.decrypt I3=FP(60) O=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(22) I1=uk.K_r14(15) I2=uk.decrypt I3=FP(58) O=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(37) I1=uk.K_r14(30) I2=uk.decrypt I3=FP(57) O=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=FP_LUT4_O_10_I2_LUT4_O_I0 I1=FP_LUT4_O_31_I2_LUT4_O_I1 I2=FP_LUT4_O_10_I2_LUT4_O_I2 I3=FP_LUT4_O_10_I2_LUT4_O_I3 O=FP_LUT4_O_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_10_I2_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_10_I2_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_10_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_10_I2_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_10_I2_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O O=FP_LUT4_O_10_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=FP_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_10_I1_LUT4_I1_I2_LUT4_O_I3 O=FP_LUT4_O_10_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O O=FP_LUT4_O_10_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=FP_LUT4_O_10_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_10_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_10_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_10_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_10_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_6_I0 I1=FP_LUT4_O_11_I1 I2=FP_LUT4_O_11_I2 I3=L14(8) O=FP(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_11_I1_LUT4_O_I2 I3=FP_LUT4_O_11_I1_LUT4_O_I3 O=FP_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I1=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I2_LUT4_O_I1 I2=FP_LUT4_O_25_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2 O=FP_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_23_I0 I1=FP_LUT4_O_12_I1 I2=FP_LUT4_O_12_I2 I3=L14(9) O=FP(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=FP_LUT4_O_23_I1_LUT4_O_I2 I1=FP_LUT4_O_23_I1_LUT4_O_I1 I2=FP_LUT4_O_12_I1_LUT4_O_I2 I3=FP_LUT4_O_12_I1_LUT4_O_I3 O=FP_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_12_I1_LUT4_O_I2 I3=FP_LUT4_O_12_I1_LUT4_O_I3 O=FP_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_12_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_23_I2_LUT4_O_I2 I3=FP_LUT4_O_2_I1_LUT4_O_I3 O=FP_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=FP_LUT4_O_13_I0 I1=FP_LUT4_O_13_I1 I2=FP_LUT4_O_13_I2 I3=L14(11) O=FP(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_20_I2_LUT4_O_I1 I2=FP_LUT4_O_13_I0_LUT4_O_I2 I3=FP_LUT4_O_13_I0_LUT4_O_I3 O=FP_LUT4_O_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=FP_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_13_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_20_I2_LUT4_O_I2 I3=FP_LUT4_O_29_I0_LUT4_O_I3 O=FP_LUT4_O_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_13_I1_LUT4_O_I1 I2=FP_LUT4_O_13_I1_LUT4_O_I2 I3=FP_LUT4_O_13_I1_LUT4_O_I3 O=FP_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_13_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=uk.K_r14(9) I1=uk.K_r14(2) I2=uk.decrypt I3=FP(55) O=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(29) I1=uk.K_r14(22) I2=uk.decrypt I3=FP(53) O=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(51) I1=uk.K_r14(44) I2=uk.decrypt I3=FP(54) O=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(35) I1=uk.K_r14(28) I2=uk.decrypt I3=FP(56) O=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_20_I1_LUT4_O_I2 O=FP_LUT4_O_13_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_13_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_13_I2_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_13_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_13_I2_LUT4_O_I1 I2=FP_LUT4_O_13_I2_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L14(12) I2=FP_LUT4_O_14_I2 I3=FP_LUT4_O_14_I3 O=FP(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=FP_LUT4_O_31_I3_LUT4_O_I3 I1=FP_LUT4_O_3_I3_LUT4_O_I2_LUT4_I2_O I2=FP_LUT4_O_3_I2 I3=FP_LUT4_O_14_I2_LUT4_O_I3 O=FP_LUT4_O_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_14_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_14_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_14_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I3=FP_LUT4_O_10_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_14_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_14_I3_LUT4_O_I0 I1=FP_LUT4_O_3_I3_LUT4_O_I1 I2=FP_LUT4_O_14_I3_LUT4_O_I2 I3=FP_LUT4_O_3_I3_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_10_I2_LUT4_O_I0 I2=FP_LUT4_O_31_I2_LUT4_O_I1 I3=FP_LUT4_O_31_I2_LUT4_O_I3 O=FP_LUT4_O_14_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_15_I0 I1=FP_LUT4_O_15_I1 I2=FP_LUT4_O_15_I2 I3=L14(13) O=FP(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=FP_LUT4_O_15_I0_LUT4_O_I0 I1=FP_LUT4_O_I0_LUT4_O_I3 I2=FP_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_15_I0_LUT4_O_I3 O=FP_LUT4_O_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I2=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_19_I2_LUT4_O_I2 O=FP_LUT4_O_15_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_15_I0_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_15_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_15_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_15_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_15_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=FP_LUT4_O_15_I2_LUT4_O_I2 I2=FP_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_15_I1_LUT4_O_I3 O=FP_LUT4_O_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_15_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=FP_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_15_I2_LUT4_O_I1 I2=FP_LUT4_O_15_I2_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_15_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_28_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L14(14) I3=FP_LUT4_O_16_I3 O=FP(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=FP_LUT4_O_6_I0_LUT4_O_I3 I1=FP_LUT4_O_25_I1 I2=FP_LUT4_O_16_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I0_LUT4_O_I1 O=FP_LUT4_O_16_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 I1=FP_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_11_I1_LUT4_O_I2 O=FP_LUT4_O_16_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I1=FP_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_17_I0 I1=FP_LUT4_O_17_I1 I2=FP_LUT4_O_17_I2 I3=L14(15) O=FP(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_8_I0_LUT4_O_I2 I2=FP_LUT4_O_17_I2_LUT4_O_I2_LUT4_I0_O I3=FP_LUT4_O_8_I0_LUT4_O_I0 O=FP_LUT4_O_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_8_I2_LUT4_O_I2 I1=FP_LUT4_O_17_I1_LUT4_O_I1 I2=FP_LUT4_O_27_I2_LUT4_O_I1 I3=FP_LUT4_O_22_I2_LUT4_O_I2 O=FP_LUT4_O_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_17_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_17_I2_LUT4_O_I1 I2=FP_LUT4_O_17_I2_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I0 O=FP_LUT4_O_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=FP_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_17_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_17_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_17_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_17_I2_LUT4_O_I2 I1=FP_LUT4_O_22_I1_LUT4_O_I2 I2=FP_LUT4_O_17_I2_LUT4_O_I1 I3=FP_LUT4_O_22_I1_LUT4_O_I3 O=FP_LUT4_O_17_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I3=FP_LUT4_O_8_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_17_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_18_I0 I1=FP_LUT4_O_18_I1 I2=FP_LUT4_O_18_I2 I3=L14(16) O=FP(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_9_I0_LUT4_O_I3 I3=FP_LUT4_O_30_I0_LUT4_O_I2 O=FP_LUT4_O_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_18_I1_LUT4_O_I2 I3=FP_LUT4_O_18_I1_LUT4_O_I3 O=FP_LUT4_O_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_9_I0_LUT4_O_I1 I3=FP_LUT4_O_18_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_18_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_9_I2_LUT4_I3_I2_LUT4_O_I1 I3=FP_LUT4_O_18_I2_LUT4_O_I0 O=FP_LUT4_O_18_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I2=FP_LUT4_O_30_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_18_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_9_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I2=FP_LUT4_O_18_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I3 O=FP_LUT4_O_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_18_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r14(5) I1=uk.K_r14(55) I2=uk.decrypt I3=FP(45) O=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2 O=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r14(53) I1=uk.K_r14(46) I2=uk.decrypt I3=FP(40) O=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_9_I0_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I0 I3=FP_LUT4_O_18_I2_LUT4_O_I2 O=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_18_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=uk.K_r14(34) I1=uk.K_r14(27) I2=uk.decrypt I3=FP(43) O=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(17) I1=uk.K_r14(10) I2=uk.decrypt I3=FP(44) O=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(25) I1=uk.K_r14(18) I2=uk.decrypt I3=FP(41) O=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(33) I1=uk.K_r14(26) I2=uk.decrypt I3=FP(42) O=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_18_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_18_I2_LUT4_O_I0 O=FP_LUT4_O_18_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 O=FP_LUT4_O_18_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L14(18) I2=FP_LUT4_O_19_I2 I3=FP_LUT4_O_19_I3 O=FP(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_I1 I2=FP_LUT4_O_19_I2_LUT4_O_I2 I3=FP_LUT4_O_28_I0_LUT4_O_I3 O=FP_LUT4_O_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_19_I3_LUT4_O_I1 I2=FP_LUT4_O_15_I1 I3=FP_LUT4_O_28_I1_LUT4_O_I3 O=FP_LUT4_O_19_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_19_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_1_I1_LUT4_O_I0 I1=FP_LUT4_O_1_I1_LUT4_O_I1 I2=FP_LUT4_O_1_I1_LUT4_O_I2 I3=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O O=FP_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I3 I2=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_5_I3_LUT4_O_I0 O=FP_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 O=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I3 O=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 O=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_5_I2_LUT4_O_I2 I1=FP_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_21_I1_LUT4_O_I2 I3=FP_LUT4_O_1_I2_LUT4_O_I1 O=FP_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I3 I1=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 O=FP_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_1_I2_LUT4_O_I1 I2=FP_LUT4_O_1_I2_LUT4_O_I2 I3=FP_LUT4_O_1_I2_LUT4_O_I3 O=FP_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I1=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I3 I1=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_1_I2_LUT4_O_I3 I1=FP_LUT4_O_1_I2_LUT4_O_I2 I2=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_I1_I2 I3=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_I1_I3 O=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I3 I1=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I1=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2 I3=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I3 O=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_5_I2_LUT4_O_I1 I3=FP_LUT4_O_21_I0_LUT4_O_I2 O=FP_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_2_I0 I1=FP_LUT4_O_2_I1 I2=FP_LUT4_O_2_I2 I3=L14(17) O=FP(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=FP_LUT4_O_7_I0 I1=FP_LUT4_O_20_I1 I2=FP_LUT4_O_20_I2 I3=L14(19) O=FP(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_20_I1_LUT4_O_I1 I2=FP_LUT4_O_20_I1_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3 O=FP_LUT4_O_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_20_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_13_I2_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_20_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_20_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_13_I1_LUT4_O_I1 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_20_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_20_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_20_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_20_I2_LUT4_O_I1 I2=FP_LUT4_O_20_I2_LUT4_O_I2 I3=FP_LUT4_O_7_I2_LUT4_O_I0 O=FP_LUT4_O_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_20_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_20_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_20_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_20_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_20_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_20_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_20_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I0 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_20_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_20_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_21_I0 I1=FP_LUT4_O_21_I1 I2=FP_LUT4_O_21_I2 I3=L14(20) O=FP(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_21_I0_LUT4_O_I2 I3=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_I1_O O=FP_LUT4_O_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_21_I0_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_21_I0_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_21_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I1=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_21_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I3 I2=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_21_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_21_I1_LUT4_O_I2 I3=FP_LUT4_O_5_I2_LUT4_O_I2 O=FP_LUT4_O_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_21_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_21_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_21_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I3 I1=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_21_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I1=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_21_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_5_I3_LUT4_O_I1 I2=FP_LUT4_O_26_I2 I3=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O O=FP_LUT4_O_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_8_I0 I1=FP_LUT4_O_22_I1 I2=FP_LUT4_O_22_I2 I3=L14(21) O=FP(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I1 I1=FP_LUT4_O_8_I0_LUT4_O_I2 I2=FP_LUT4_O_22_I1_LUT4_O_I2 I3=FP_LUT4_O_22_I1_LUT4_O_I3 O=FP_LUT4_O_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_22_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_22_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_22_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_22_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_22_I2_LUT4_O_I2 I3=FP_LUT4_O_27_I2_LUT4_O_I3 O=FP_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_22_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_27_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_23_I0 I1=FP_LUT4_O_23_I1 I2=FP_LUT4_O_23_I2 I3=L14(23) O=FP(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I0 I1=FP_LUT4_O_2_I0_LUT4_O_I2 I2=FP_LUT4_O_23_I0_LUT4_O_I2 I3=FP_LUT4_O_23_I0_LUT4_O_I3 O=FP_LUT4_O_23_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_23_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_23_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I1 I1=FP_LUT4_O_23_I1_LUT4_O_I1 I2=FP_LUT4_O_23_I1_LUT4_O_I2 I3=FP_LUT4_O_23_I1_LUT4_O_I3 O=FP_LUT4_O_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_23_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_23_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_23_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_23_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_23_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_23_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_23_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_23_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I0 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_23_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_23_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_2_I0_LUT4_O_I2 I2=FP_LUT4_O_23_I2_LUT4_O_I2 I3=FP_LUT4_O_2_I1_LUT4_O_I2 O=FP_LUT4_O_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_23_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_23_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_23_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_23_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_23_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_24_I0 I1=FP_LUT4_O_24_I1 I2=FP_LUT4_O_24_I2 I3=L14(24) O=FP(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_18_I1_LUT4_O_I2 I2=FP_LUT4_O_24_I0_LUT4_O_I2 I3=FP_LUT4_O_24_I0_LUT4_O_I3 O=FP_LUT4_O_24_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I2=FP_LUT4_O_24_I0_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_24_I0_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_24_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_24_I0_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_9_I0_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_24_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_9_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I0 I3=FP_LUT4_O_18_I2_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_24_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_24_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_24_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000001 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_24_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_30_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_24_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_24_I1_LUT4_O_I1 I2=FP_LUT4_O_24_I1_LUT4_O_I2 I3=FP_LUT4_O_9_I1 O=FP_LUT4_O_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_9_I0_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_24_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_9_I2_LUT4_I3_I2_LUT4_O_I1 I2=FP_LUT4_O_9_I2_LUT4_I3_I1_LUT4_O_I1 I3=FP_LUT4_O_18_I2_LUT4_O_I0 O=FP_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_9_I1_LUT4_O_I2 O=FP_LUT4_O_24_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_18_I2 I2=FP_LUT4_O_30_I1_LUT4_O_I1 I3=FP_LUT4_O_30_I1_LUT4_O_I0 O=FP_LUT4_O_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_25_I0 I1=FP_LUT4_O_25_I1 I2=FP_LUT4_O_25_I2 I3=L14(25) O=FP(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=FP_LUT4_O_6_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I0_LUT4_O_I1 I2=FP_LUT4_O_6_I0_LUT4_O_I3 I3=FP_LUT4_O_6_I0_LUT4_O_I2 O=FP_LUT4_O_25_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_11_I1_LUT4_O_I3 I3=FP_LUT4_O_6_I1_LUT4_O_I2 O=FP_LUT4_O_25_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_25_I1_LUT4_O_I1 I2=FP_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I0 I3=FP_LUT4_O_25_I1_LUT4_O_I3 O=FP_LUT4_O_25_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_25_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I1=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_25_I2_LUT4_I1_I3_LUT4_O_I1 O=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_25_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk.K_r14(52) I1=uk.K_r14(45) I2=uk.decrypt I3=FP(53) O=FP_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(36) I1=uk.K_r14(29) I2=uk.decrypt I3=FP(48) O=FP_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=FP_LUT4_O_25_I2_LUT4_I1_I0 I1=FP_LUT4_O_25_I2 I2=FP_LUT4_O_6_I2_LUT4_O_I2 I3=FP_LUT4_O_25_I2_LUT4_I1_I3 O=FP_LUT4_O_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_25_I2_LUT4_I1_I0_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_25_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_25_I2_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I2_LUT4_I1_I3_LUT4_O_I1 I2=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_25_I2_LUT4_I1_I3_LUT4_O_I3 O=FP_LUT4_O_25_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_25_I2_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_25_I2_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_25_I2_LUT4_O_I2 I3=FP_LUT4_O_25_I2_LUT4_O_I3 O=FP_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_25_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_25_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_26_I0 I1=FP_LUT4_O_26_I1 I2=FP_LUT4_O_26_I2 I3=L14(26) O=FP(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_I1_O I1=FP_LUT4_O_1_I1_LUT4_O_I2 I2=FP_LUT4_O_21_I1 I3=FP_LUT4_O_1_I2_LUT4_O_I3 O=FP_LUT4_O_26_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_26_I1_LUT4_O_I1 I2=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I3=FP_LUT4_O_26_I1_LUT4_O_I3 O=FP_LUT4_O_26_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_26_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I1=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I2=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_26_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_26_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I3 O=FP_LUT4_O_26_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_26_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I1=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I2=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_26_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=uk.K_r14(55) I1=uk.K_r14(48) I2=uk.decrypt I3=FP(45) O=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(24) I1=uk.K_r14(17) I2=uk.decrypt I3=FP(46) O=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(32) I1=uk.K_r14(25) I2=uk.decrypt I3=FP(47) O=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(40) I1=uk.K_r14(33) I2=uk.decrypt I3=FP(48) O=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_26_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r14(20) I1=uk.K_r14(13) I2=uk.decrypt I3=FP(49) O=FP_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(4) I1=uk.K_r14(54) I2=uk.decrypt I3=FP(44) O=FP_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=L14(27) I2=FP_LUT4_O_27_I2 I3=FP_LUT4_O_27_I3 O=FP(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_27_I2_LUT4_O_I1 I2=FP_LUT4_O_27_I2_LUT4_O_I2 I3=FP_LUT4_O_27_I2_LUT4_O_I3 O=FP_LUT4_O_27_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_27_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_27_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_27_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_27_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_27_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_27_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_27_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_27_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_27_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_27_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_27_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_17_I1_LUT4_O_I1 I3=FP_LUT4_O_27_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_27_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_27_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_27_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 O=FP_LUT4_O_27_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_27_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_27_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_8_I0_LUT4_O_I3 I2=FP_LUT4_O_8_I0_LUT4_O_I2 I3=FP_LUT4_O_17_I2_LUT4_O_I2_LUT4_I0_O O=FP_LUT4_O_27_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=FP_LUT4_O_28_I0 I1=FP_LUT4_O_28_I1 I2=FP_LUT4_O_28_I2 I3=L14(28) O=FP(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_I0_LUT4_O_I0 I3=FP_LUT4_O_28_I0_LUT4_O_I3 O=FP_LUT4_O_28_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_15_I2 I2=FP_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_28_I1_LUT4_O_I3 O=FP_LUT4_O_28_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_28_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_28_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_28_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_28_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_28_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_28_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_28_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_I0_LUT4_O_I1 I3=FP_LUT4_O_15_I0_LUT4_O_I0 O=FP_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_29_I0 I1=FP_LUT4_O_7_I0 I2=FP_LUT4_O_29_I2 I3=L14(29) O=FP(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=FP_LUT4_O_13_I0 I1=FP_LUT4_O_29_I0_LUT4_O_I1 I2=FP_LUT4_O_7_I2_LUT4_O_I1 I3=FP_LUT4_O_29_I0_LUT4_O_I3 O=FP_LUT4_O_29_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_7_I2_LUT4_O_I1 I3=FP_LUT4_O_29_I0_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_29_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=FP_LUT4_O_29_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_29_I0_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_29_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_29_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I0 I2=FP_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_29_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_29_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_13_I1_LUT4_O_I2 I3=FP_LUT4_O_20_I1_LUT4_O_I1 O=FP_LUT4_O_29_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I0 I1=FP_LUT4_O_2_I0_LUT4_O_I1 I2=FP_LUT4_O_2_I0_LUT4_O_I2 I3=FP_LUT4_O_2_I0_LUT4_O_I3 O=FP_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=FP_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_2_I1_LUT4_O_I2 I3=FP_LUT4_O_2_I1_LUT4_O_I3 O=FP_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_2_I2_LUT4_O_I2 I3=FP_LUT4_O_4_I1_LUT4_O_I3 O=FP_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I1=FP_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L14(22) I2=FP_LUT4_O_3_I2 I3=FP_LUT4_O_3_I3 O=FP(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=FP_LUT4_O_30_I0 I1=FP_LUT4_O_30_I1 I2=FP_LUT4_O_18_I1 I3=L14(30) O=FP(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_30_I0_LUT4_O_I2 I3=FP_LUT4_O_9_I0_LUT4_O_I2 O=FP_LUT4_O_30_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_24_I1_LUT4_O_I2 I3=FP_LUT4_O_24_I1_LUT4_O_I1 O=FP_LUT4_O_30_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_30_I1_LUT4_O_I0 I1=FP_LUT4_O_30_I1_LUT4_O_I1 I2=FP_LUT4_O_30_I1_LUT4_O_I2 I3=FP_LUT4_O_30_I1_LUT4_O_I3 O=FP_LUT4_O_30_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_30_I1_LUT4_O_I0_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_30_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_I3_O I2=FP_LUT4_O_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_30_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_9_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_30_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_30_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_30_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_9_I2_LUT4_I3_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I0 I3=FP_LUT4_O_9_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_30_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L14(32) I2=FP_LUT4_O_31_I2 I3=FP_LUT4_O_31_I3 O=FP(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_31_I2_LUT4_O_I1 I2=FP_LUT4_O_31_I2_LUT4_O_I2 I3=FP_LUT4_O_31_I2_LUT4_O_I3 O=FP_LUT4_O_31_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O O=FP_LUT4_O_31_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011001100110101 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_10_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I3=FP_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I3=FP_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_31_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O O=FP_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_10_I2_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_31_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_31_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I2_LUT4_O_I0 O=FP_LUT4_O_31_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=FP_LUT4_O_10_I2_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_31_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I3=FP_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_31_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_3_I2 I1=FP_LUT4_O_3_I3_LUT4_O_I2_LUT4_I2_O I2=FP_LUT4_O_31_I3_LUT4_O_I2 I3=FP_LUT4_O_31_I3_LUT4_O_I3 O=FP_LUT4_O_31_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_31_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I3=FP_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I1 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_10_I0_LUT4_O_I1 I3=FP_LUT4_O_31_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_31_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_3_I2_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=FP_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_10_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O O=FP_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_3_I3_LUT4_O_I0 I1=FP_LUT4_O_3_I3_LUT4_O_I1 I2=FP_LUT4_O_3_I3_LUT4_O_I2 I3=FP_LUT4_O_3_I3_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=FP_LUT4_O_3_I2 I1=FP_LUT4_O_14_I2_LUT4_O_I3 I2=FP_LUT4_O_31_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I0_LUT4_O_I2 O=FP_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_I3_O I2=FP_LUT4_O_3_I3_LUT4_O_I2 I3=FP_LUT4_O_31_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_3_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I3=FP_LUT4_O_10_I1_LUT4_O_I3 O=FP_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_10_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_10_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_10_I1_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O O=FP_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0 I1=FP_LUT4_O_4_I1 I2=FP_LUT4_O_4_I2 I3=L14(31) O=FP(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I2 I3=FP_LUT4_O_2_I1_LUT4_O_I3 O=FP_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=FP_LUT4_O_2_I1_LUT4_O_I3 I1=FP_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 I2=FP_LUT4_O_2_I1_LUT4_O_I2 I3=FP_LUT4_O_23_I2_LUT4_O_I2 O=FP_LUT4_O_4_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=FP_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 I1=FP_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r14(47) I1=uk.K_r14(40) I2=uk.decrypt I3=FP(64) O=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r14(41) I1=uk.K_r14(34) I2=uk.decrypt I3=FP(37) O=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=uk.K_r14(11) I1=uk.K_r14(4) I2=uk.decrypt I3=FP(33) O=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(13) I1=uk.K_r14(6) I2=uk.decrypt I3=FP(36) O=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(3) I1=uk.K_r14(53) I2=uk.decrypt I3=FP(35) O=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(26) I1=uk.K_r14(19) I2=uk.decrypt I3=FP(34) O=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_4_I1_LUT4_O_I1 I2=FP_LUT4_O_4_I1_LUT4_O_I2 I3=FP_LUT4_O_4_I1_LUT4_O_I3 O=FP_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=FP_LUT4_O_23_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I0 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_4_I2 I2=FP_LUT4_O_2_I2_LUT4_O_I2 I3=FP_LUT4_O_23_I1_LUT4_O_I3 O=FP_LUT4_O_23_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_4_I2_LUT4_O_I2 I3=FP_LUT4_O_4_I2_LUT4_O_I3 O=FP_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_4_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L14(1) I2=FP_LUT4_O_5_I2 I3=FP_LUT4_O_5_I3 O=FP(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_5_I2_LUT4_O_I1 I2=FP_LUT4_O_5_I2_LUT4_O_I2 I3=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_I1_O O=FP_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I3 I1=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I0 I3=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I1 I2=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I3 I1=FP_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I2=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2 I3=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I3 O=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 O=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 O=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=FP_LUT4_O_5_I3_LUT4_O_I0 I1=FP_LUT4_O_5_I3_LUT4_O_I1 I2=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I3=FP_LUT4_O_26_I1 O=FP_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I1=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I3 I1=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I1=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I1_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_26_I2_LUT4_O_I3 I1=FP_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_6_I0 I1=FP_LUT4_O_6_I1 I2=FP_LUT4_O_6_I2 I3=L14(3) O=FP(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I0_LUT4_O_I1 I2=FP_LUT4_O_6_I0_LUT4_O_I2 I3=FP_LUT4_O_6_I0_LUT4_O_I3 O=FP_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_6_I2_LUT4_O_I1 I3=FP_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_25_I1_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_25_I1 I1=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_25_I1_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I1=FP_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I1=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_25_I2_LUT4_I1_I0_LUT4_O_I2 O=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I2_LUT4_I1_I3_LUT4_O_I3 I2=FP_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_6_I1_LUT4_O_I2 I3=FP_LUT4_O_6_I1_LUT4_O_I3 O=FP_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I1=FP_LUT4_O_25_I2_LUT4_I1_I3_LUT4_O_I3 I2=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I2_LUT4_I1_I3_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_I1_I3_LUT4_O_I3 I3=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I2_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I3 O=FP_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I2_LUT4_I1_I0_LUT4_O_I2 I2=FP_LUT4_O_25_I2_LUT4_I1_I3_LUT4_O_I1 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_25_I1_LUT4_O_I3 I1=FP_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_25_I1_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_25_I2_LUT4_I1_I0_LUT4_O_I2 O=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=uk.K_r14(8) I1=uk.K_r14(1) I2=uk.decrypt I3=FP(51) O=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(23) I1=uk.K_r14(16) I2=uk.decrypt I3=FP(52) O=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(21) I1=uk.K_r14(14) I2=uk.decrypt I3=FP(50) O=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(31) I1=uk.K_r14(51) I2=uk.decrypt I3=FP(49) O=FP_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_25_I1 O=FP_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_7_I0 I1=FP_LUT4_O_7_I1 I2=FP_LUT4_O_7_I2 I3=L14(4) O=FP(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_7_I0_LUT4_O_I1 I2=FP_LUT4_O_13_I1 I3=FP_LUT4_O_7_I0_LUT4_O_I3 O=FP_LUT4_O_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_7_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_20_I1_LUT4_O_I1 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_7_I1_LUT4_O_I1 O=FP_LUT4_O_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_13_I2_LUT4_O_I2 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk.K_r14(14) I1=uk.K_r14(7) I2=uk.decrypt I3=FP(52) O=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r14(30) I1=uk.K_r14(23) I2=uk.decrypt I3=FP(57) O=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_7_I1_LUT4_O_I1 I2=FP_LUT4_O_7_I1_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I1 O=FP_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_13_I1_LUT4_O_I1 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_13_I1_LUT4_O_I1 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_7_I2_LUT4_O_I0 I1=FP_LUT4_O_7_I2_LUT4_O_I1 I2=FP_LUT4_O_7_I2_LUT4_O_I2 I3=FP_LUT4_O_7_I2_LUT4_O_I3 O=FP_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_13_I0_LUT4_O_I3 I3=FP_LUT4_O_29_I0_LUT4_O_I1 O=FP_LUT4_O_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 O=FP_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I2=FP_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_7_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 O=FP_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I1 I1=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I0 I2=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_13_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=FP_LUT4_O_8_I0 I1=FP_LUT4_O_8_I1 I2=FP_LUT4_O_8_I2 I3=L14(5) O=FP(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=FP_LUT4_O_8_I0_LUT4_O_I0 I1=FP_LUT4_O_17_I2_LUT4_O_I2_LUT4_I0_O I2=FP_LUT4_O_8_I0_LUT4_O_I2 I3=FP_LUT4_O_8_I0_LUT4_O_I3 O=FP_LUT4_O_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I0 I1=FP_LUT4_O_8_I1_LUT4_O_I1 I2=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I2 O=FP_LUT4_O_8_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_17_I2_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_I1_O I3=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_22_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I3=FP_LUT4_O_22_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_8_I0_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_8_I0_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_8_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_8_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_8_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_17_I2_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I0 I1=FP_LUT4_O_8_I1_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I3 O=FP_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_8_I1_LUT4_O_I2 I2=FP_LUT4_O_17_I2_LUT4_O_I2_LUT4_I0_O I3=FP_LUT4_O_8_I0_LUT4_O_I0_LUT4_O_I0 O=FP_LUT4_O_8_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_8_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_8_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 O=FP_LUT4_O_8_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_17_I2_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_8_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_8_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_8_I1_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r14(16) I1=uk.K_r14(9) I2=uk.decrypt I3=FP(60) O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(28) I1=uk.K_r14(21) I2=uk.decrypt I3=FP(33) O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=uk.K_r14(43) I1=uk.K_r14(36) I2=uk.decrypt I3=FP(61) O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(7) I1=uk.K_r14(0) I2=uk.decrypt I3=FP(64) O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(44) I1=uk.K_r14(37) I2=uk.decrypt I3=FP(62) O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(1) I1=uk.K_r14(49) I2=uk.decrypt I3=FP(63) O=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_8_I2_LUT4_O_I2 I3=FP_LUT4_O_8_I2_LUT4_O_I3 O=FP_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_8_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 O=FP_LUT4_O_8_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_27_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_27_I2_LUT4_O_I2 I1=FP_LUT4_O_17_I1_LUT4_O_I1 I2=FP_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_22_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I3=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_9_I0 I1=FP_LUT4_O_9_I1 I2=FP_LUT4_O_9_I2 I3=L14(6) O=FP(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=FP_LUT4_O_9_I0_LUT4_O_I0 I1=FP_LUT4_O_9_I0_LUT4_O_I1 I2=FP_LUT4_O_9_I0_LUT4_O_I2 I3=FP_LUT4_O_9_I0_LUT4_O_I3 O=FP_LUT4_O_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=FP_LUT4_O_24_I0_LUT4_O_I3 I1=FP_LUT4_O_30_I1_LUT4_O_I0 I2=FP_LUT4_O_18_I1_LUT4_O_I3 I3=FP_LUT4_O_9_I0_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_9_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I2=FP_LUT4_O_18_I2_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_9_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_9_I0_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=FP_LUT4_O_9_I0_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_9_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_9_I0_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_9_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_24_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_9_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I0 I2=FP_LUT4_O_30_I1_LUT4_O_I1 I3=FP_LUT4_O_9_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_9_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_9_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_9_I1_LUT4_I3_I1 I2=FP_LUT4_O_24_I1_LUT4_O_I1 I3=FP_LUT4_O_9_I1 O=FP_LUT4_O_9_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I2=FP_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_9_I1_LUT4_I3_I1_LUT4_O_I3 O=FP_LUT4_O_9_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_9_I2_LUT4_I3_I1_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_9_I1_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_9_I1_LUT4_O_I2 I3=FP_LUT4_O_9_I1_LUT4_O_I3 O=FP_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=FP_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I2=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_9_I2_LUT4_I3_I1_LUT4_O_I1 I2=FP_LUT4_O_9_I0_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_18_I2_LUT4_O_I0 O=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_9_I2_LUT4_I3_I1 I2=FP_LUT4_O_9_I2_LUT4_I3_I2 I3=FP_LUT4_O_9_I2 O=FP_LUT4_O_30_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_9_I2_LUT4_I3_I1_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=FP_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 O=FP_LUT4_O_9_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 O=FP_LUT4_O_9_I2_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_9_I2_LUT4_I3_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I0 I3=FP_LUT4_O_24_I0_LUT4_O_I2_LUT4_O_I2 O=FP_LUT4_O_9_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 O=FP_LUT4_O_9_I2_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_9_I2_LUT4_O_I2 I3=FP_LUT4_O_9_I2_LUT4_O_I3 O=FP_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_9_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_9_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I0 O=FP_LUT4_O_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_9_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_9_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 O=FP_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I1 I1=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I0 I2=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_18_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_I0_LUT4_O_I0 I1=FP_LUT4_O_I0_LUT4_O_I1 I2=FP_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=FP_LUT4_O_19_I2_LUT4_O_I2 I1=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I2 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_15_I2_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=FP_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_28_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=FP_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_I0_LUT4_O_I2 I2=FP_LUT4_O_I1 I3=FP_LUT4_O_I0_LUT4_O_I1 O=FP_LUT4_O_28_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=FP_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=FP_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=uk.K_r14(6) I1=uk.K_r14(24) I2=uk.decrypt I3=FP(37) O=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(54) I1=uk.K_r14(47) I2=uk.decrypt I3=FP(38) O=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(39) I1=uk.K_r14(32) I2=uk.decrypt I3=FP(40) O=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r14(48) I1=uk.K_r14(41) I2=uk.decrypt I3=FP(39) O=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0 I1=FP_LUT4_O_I2_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3 I1=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r14(19) I1=uk.K_r14(12) I2=uk.decrypt I3=FP(41) O=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r14(27) I1=uk.K_r14(20) I2=uk.decrypt I3=FP(36) O=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I3=FP_LUT4_O_I1_LUT4_O_I3 O=FP_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=FP_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=FP_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=FP_LUT4_O_15_I2_LUT4_O_I2 I2=FP_LUT4_O_19_I3_LUT4_O_I1 I3=FP_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=FP_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=FP_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=FP_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=FP_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=FP_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O O=FP_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=FP_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=FP_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=FP_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L0(2) I2=L0_LUT4_I1_I2 I3=L0_LUT4_I1_I3 O=R1_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L0(6) I2=L0_LUT4_I1_1_I2 I3=L0_LUT4_I1_1_I3 O=R1_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L0(30) I2=L0_LUT4_I1_10_I2 I3=L0_LUT4_I3_9_I0 O=R1_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_8_I2_LUT4_O_I2 I2=L0_LUT4_I1_8_I2_LUT4_O_I1 I3=L0_LUT4_I3_9_I2_LUT4_O_I3 O=L0_LUT4_I1_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L0(31) I2=L0_LUT4_I1_11_I2 I3=L0_LUT4_I1_11_I3 O=R1_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=L0_LUT4_I3_6_I1_LUT4_O_I0 I1=L0_LUT4_I1_11_I2_LUT4_O_I1 I2=L0_LUT4_I1_11_I2_LUT4_O_I2 I3=L0_LUT4_I1_11_I2_LUT4_O_I3 O=L0_LUT4_I1_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_11_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_11_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_11_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I1_11_I3_LUT4_O_I1_LUT4_O_I1 I3=R0_LUT4_I3_40_O_LUT4_I2_1_O O=L0_LUT4_I1_11_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_41_O_LUT4_I2_O I1=L0_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_2_O I3=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 O=L0_LUT4_I1_11_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_11_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_1_O I3=L0_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 O=L0_LUT4_I1_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_11_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R0_LUT4_I3_40_O_LUT4_I2_O O=L0_LUT4_I1_11_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_41_O_LUT4_I2_O I1=L0_LUT4_I1_11_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_2_O I3=L0_LUT4_I1_11_I3_LUT4_O_I1_LUT4_O_I1 O=L0_LUT4_I1_11_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_6_I1_LUT4_O_I2 I1=L0_LUT4_I3_6_I1_LUT4_O_I3 I2=L0_LUT4_I1_11_I2_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I1_11_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_11_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 I2=R0_LUT4_I3_40_O_LUT4_I2_2_O I3=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_11_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_41_O_LUT4_I2_O I1=L0_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R0_LUT4_I3_40_O_LUT4_I2_1_O I3=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_11_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I1_11_I3_LUT4_O_I0 I1=L0_LUT4_I1_11_I3_LUT4_O_I1 I2=L0_LUT4_I2_I3_LUT4_O_I1 I3=L0_LUT4_I3_6_I2_LUT4_O_I3 O=L0_LUT4_I1_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_2_O I1=L0_LUT4_I1_11_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_1_O I3=L0_LUT4_I1_11_I3_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I1_11_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_38_O I1=R0_LUT4_I3_37_O I2=R0_LUT4_I3_36_O I3=R0_LUT4_I3_39_O O=L0_LUT4_I1_11_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_41_O_LUT4_I2_O I1=L0_LUT4_I1_11_I3_LUT4_O_I0_LUT4_O_I3 I2=L0_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I3=R0_LUT4_I3_40_O_LUT4_I2_1_O O=L0_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_39_O I1=R0_LUT4_I3_38_O I2=R0_LUT4_I3_37_O I3=R0_LUT4_I3_36_O O=L0_LUT4_I1_11_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I1_11_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_11_I3_LUT4_O_I1_LUT4_O_I2 I3=R0_LUT4_I3_41_O_LUT4_I2_O O=L0_LUT4_I1_11_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_37_O I1=R0_LUT4_I3_38_O I2=R0_LUT4_I3_39_O I3=R0_LUT4_I3_36_O O=L0_LUT4_I1_11_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_39_O I1=R0_LUT4_I3_38_O I2=R0_LUT4_I3_36_O I3=R0_LUT4_I3_37_O O=L0_LUT4_I1_11_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_1_I2 I3=L0_LUT4_I1_1_I3_LUT4_O_I2 O=L0_LUT4_I3_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_1_I2 I3=L0_LUT4_I1_1_I3_LUT4_O_I2 O=L0_LUT4_I3_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_1_I2_LUT4_O_I1 I2=L0_LUT4_I1_1_I2_LUT4_O_I2 I3=R0_LUT4_I3_34_O_LUT4_I2_O O=L0_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_35_O_LUT4_I2_O I3=L0_LUT4_I1_8_I3_LUT4_O_I0_LUT4_O_I0 O=L0_LUT4_I1_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_8_I3_LUT4_O_I0_LUT4_O_I3 I3=R0_LUT4_I3_34_O_LUT4_I2_2_O O=L0_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_30_O I1=R0_LUT4_I3_32_O I2=R0_LUT4_I3_31_O I3=R0_LUT4_I3_33_O O=L0_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_33_O I1=R0_LUT4_I3_32_O I2=R0_LUT4_I3_31_O I3=R0_LUT4_I3_30_O O=L0_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L0_LUT4_I3_9_I1_LUT4_O_I2 I1=L0_LUT4_I1_1_I3_LUT4_O_I1 I2=L0_LUT4_I1_1_I3_LUT4_O_I2 I3=L0_LUT4_I1_1_I3_LUT4_O_I3 O=L0_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L0_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I1=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I1_8_I2_LUT4_O_I1 I3=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=L0_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_35_O_LUT4_I2_O I3=L0_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R0_LUT4_I3_34_O_LUT4_I2_2_O I3=L0_LUT4_I1_1_I2_LUT4_O_I2 O=L0_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_8_I3_LUT4_O_I0 I2=L0_LUT4_I1_8_I3_LUT4_O_I1 I3=L0_LUT4_I3_9_I0_LUT4_O_I2 O=L0_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L0(10) I2=L0_LUT4_I1_2_I2 I3=L0_LUT4_I1_2_I3 O=R1_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_2_I2_LUT4_O_I1 I2=L0_LUT4_I1_2_I2_LUT4_O_I2 I3=L0_LUT4_I1_2_I2_LUT4_O_I3 O=L0_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_10_O_LUT4_I2_2_O I3=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_7_O I1=R0_LUT4_I3_8_O I2=R0_LUT4_I3_9_O I3=R0_LUT4_I3_6_O O=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_9_O I1=R0_LUT4_I3_8_O I2=R0_LUT4_I3_7_O I3=R0_LUT4_I3_6_O O=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_10_O_LUT4_I2_1_O I2=R0_LUT4_I3_11_O_LUT4_I2_O I3=L0_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I1 O=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_8_O I1=R0_LUT4_I3_7_O I2=R0_LUT4_I3_6_O I3=R0_LUT4_I3_9_O O=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_2_O I1=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_10_O_LUT4_I2_1_O I3=L0_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_9_O I1=R0_LUT4_I3_8_O I2=R0_LUT4_I3_7_O I3=R0_LUT4_I3_6_O O=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I3_13_I1_LUT4_O_I0 I2=R0_LUT4_I3_11_O_LUT4_I2_O I3=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_8_O I1=R0_LUT4_I3_6_O I2=R0_LUT4_I3_7_O I3=R0_LUT4_I3_9_O O=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I1_2_I2_LUT4_O_I3 I3=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_I3 O=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I2 I3=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3 O=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=R0_LUT4_I3_10_O_LUT4_I2_1_O I2=L0_LUT4_I3_13_I1_LUT4_O_I0 I3=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=L0_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_2_O I1=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_11_O_LUT4_I2_O I3=L0_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 O=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I0 I1=L0_LUT4_I3_11_I0_LUT4_O_I2 I2=L0_LUT4_I3_11_I0_LUT4_O_I1 I3=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I3_13_I2_LUT4_O_I0 I2=R0_LUT4_I3_10_O_LUT4_I2_2_O I3=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_11_O_LUT4_I2_O I1=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_10_O_LUT4_I2_1_O I3=L0_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I1 O=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I1_2_I3_LUT4_O_I0 I1=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_O I2=L0_LUT4_I1_2_I3_LUT4_O_I2 I3=L0_LUT4_I1_2_I3_LUT4_O_I3 O=L0_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L0_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I0 I1=L0_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_LUT4_I3_10_O I3=R0_LUT4_I3_11_O O=L0_LUT4_I1_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=R0_LUT4_I3_9_O I1=R0_LUT4_I3_8_O I2=R0_LUT4_I3_7_O I3=R0_LUT4_I3_6_O O=L0_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_9_O I1=R0_LUT4_I3_6_O I2=R0_LUT4_I3_7_O I3=R0_LUT4_I3_8_O O=L0_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L0_LUT4_I3_13_I1_LUT4_O_I2 I1=L0_LUT4_I3_13_I2_LUT4_O_I2 I2=L0_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_4_I2_LUT4_O_I1 O=L0_LUT4_I1_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_11_O_LUT4_I2_O I1=L0_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_10_O_LUT4_I2_1_O I3=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I1_4_I3_LUT4_O_I2 I1=L0_LUT4_I1_2_I3_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_11_I1_LUT4_O_I2 I3=L0_LUT4_I1_2_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=L0_LUT4_I3_13_I2_LUT4_O_I0 I2=R0_LUT4_I3_11_O I3=R0_LUT4_I3_10_O O=L0_LUT4_I1_2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I0 I2=R0_LUT4_I3_11_O_LUT4_I2_O I3=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=L0_LUT4_I1_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0(22) I2=L0_LUT4_I1_3_I2 I3=L0_LUT4_I1_3_I3 O=R1_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_3_I2_LUT4_O_I1 I2=L0_LUT4_I1_3_I2_LUT4_O_I2 I3=L0_LUT4_I3_I0_LUT4_O_I3 O=L0_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_I2_I1 I2=L0_LUT4_I1_3_I2_LUT4_O_I1 I3=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_I2_I3 O=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_17_I2_LUT4_O_I2 I3=R0_LUT4_I3_46_O_LUT4_I2_2_O O=L0_LUT4_I1_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_47_O_LUT4_I2_O I3=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_O I1=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_46_O_LUT4_I2_1_O I3=L0_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_2_O I1=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3 O=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_1_O I1=L0_LUT4_I3_17_I2_LUT4_O_I2 I2=R0_LUT4_I3_47_O_LUT4_I2_O I3=L0_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 O=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_47_O_LUT4_I2_O I1=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_46_O_LUT4_I2_2_O I3=L0_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 I3=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_46_O_LUT4_I2_O I2=R0_LUT4_I3_46_O_LUT4_I2_1_O I3=L0_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 O=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_43_O I1=R0_LUT4_I3_42_O I2=R0_LUT4_I3_45_O I3=R0_LUT4_I3_44_O O=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L0_LUT4_I1_6_I3_LUT4_O_I2 I1=L0_LUT4_I1_3_I3_LUT4_O_I1 I2=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_I2_O I3=L0_LUT4_I1_3_I3_LUT4_O_I3 O=L0_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_2_O I1=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 O=L0_LUT4_I1_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_LUT4_I3_45_O I1=R0_LUT4_I3_44_O I2=R0_LUT4_I3_43_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L0_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I1=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_46_O_LUT4_I2_O I3=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R0_LUT4_I3_45_O I1=R0_LUT4_I3_44_O I2=R0_LUT4_I3_43_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_1_O I1=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_47_O_LUT4_I2_O I3=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_17_I1_LUT4_O_I2 I3=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2 O=L0_LUT4_I1_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L0(1) I2=L0_LUT4_I1_4_I2 I3=L0_LUT4_I1_4_I3 O=R1_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_4_I2_LUT4_O_I1 I2=L0_LUT4_I1_4_I2_LUT4_O_I2 I3=L0_LUT4_I3_13_I1 O=L0_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=R0_LUT4_I3_10_O_LUT4_I2_1_O I3=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_2_O I1=L0_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 I2=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_11_O_LUT4_I2_O O=L0_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_10_O_LUT4_I2_1_O I3=L0_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 O=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_7_O I1=R0_LUT4_I3_6_O I2=R0_LUT4_I3_9_O I3=R0_LUT4_I3_8_O O=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_2_O I1=L0_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_LUT4_I3_11_O_LUT4_I2_O I3=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_9_O I1=R0_LUT4_I3_7_O I2=R0_LUT4_I3_6_O I3=R0_LUT4_I3_8_O O=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_2_I2_LUT4_O_I2 I2=L0_LUT4_I1_4_I3_LUT4_O_I2 I3=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_O O=L0_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_11_O_LUT4_I2_O I3=L0_LUT4_I3_13_I2_LUT4_O_I0 O=L0_LUT4_I1_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_10_O_LUT4_I2_O O=L0_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_2_O I1=L0_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_10_O_LUT4_I2_1_O I3=L0_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I0 O=L0_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0(11) I2=L0_LUT4_I1_5_I2 I3=L0_LUT4_I1_5_I3 O=R1_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_5_I2_LUT4_O_I1 I2=L0_LUT4_I1_5_I2_LUT4_O_I2 I3=L0_LUT4_I1_5_I2_LUT4_O_I3 O=L0_LUT4_I1_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_O I1=L0_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_28_O_LUT4_I2_2_O I3=L0_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 O=L0_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_1_O I1=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_29_O_LUT4_I2_O O=L0_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_27_O I1=R0_LUT4_I3_25_O I2=R0_LUT4_I3_24_O I3=R0_LUT4_I3_26_O O=L0_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_26_O I1=R0_LUT4_I3_24_O I2=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_I3_I2 I3=L0_LUT4_I1_5_I2_LUT4_O_I2 O=L0_LUT4_I3_3_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R0_LUT4_I3_29_O_LUT4_I2_O I1=R0_LUT4_I3_28_O_LUT4_I2_1_O I2=R0_LUT4_I3_27_O I3=R0_LUT4_I3_25_O O=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010000100001100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_O I1=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_29_O_LUT4_I2_O I3=L0_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_24_O I1=R0_LUT4_I3_26_O I2=R0_LUT4_I3_25_O I3=R0_LUT4_I3_27_O O=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_1_O I1=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_28_O_LUT4_I2_2_O I3=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_25_O I1=R0_LUT4_I3_26_O I2=R0_LUT4_I3_27_O I3=R0_LUT4_I3_24_O O=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I3_10_I2_LUT4_O_I1 O=L0_LUT4_I1_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_1_O I1=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_28_O_LUT4_I2_2_O O=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_27_O I1=R0_LUT4_I3_26_O I2=R0_LUT4_I3_24_O I3=R0_LUT4_I3_25_O O=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_O I1=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I3=R0_LUT4_I3_29_O_LUT4_I2_O O=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_26_O I1=R0_LUT4_I3_25_O I2=R0_LUT4_I3_24_O I3=R0_LUT4_I3_27_O O=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L0_LUT4_I3_3_I0_LUT4_O_I3 I1=L0_LUT4_I3_3_I0_LUT4_O_I1 I2=L0_LUT4_I3_16_I2_LUT4_O_I3_LUT4_I3_O I3=L0_LUT4_I1_5_I3_LUT4_O_I3 O=L0_LUT4_I1_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L0_LUT4_I3_3_I1_LUT4_O_I3 I2=L0_LUT4_I3_16_I1_LUT4_O_I1 I3=L0_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_O I1=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R0_LUT4_I3_29_O_LUT4_I2_O I3=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L0_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_1_O I1=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R0_LUT4_I3_28_O_LUT4_I2_2_O I3=L0_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L0_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0(12) I2=L0_LUT4_I1_6_I2 I3=L0_LUT4_I1_6_I3 O=R1_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=L0_LUT4_I1_6_I2_LUT4_O_I0 I1=L0_LUT4_I3_I0_LUT4_O_I3 I2=L0_LUT4_I1_3_I2_LUT4_O_I1 I3=L0_LUT4_I1_6_I2_LUT4_O_I3 O=L0_LUT4_I1_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0 I1=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=L0_LUT4_I1_3_I2_LUT4_O_I2 O=L0_LUT4_I1_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_O I1=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R0_LUT4_I3_45_O I1=R0_LUT4_I3_43_O I2=R0_LUT4_I3_44_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_1_O I1=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 I2=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3 O=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R0_LUT4_I3_45_O I1=R0_LUT4_I3_43_O I2=R0_LUT4_I3_42_O I3=R0_LUT4_I3_44_O O=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_45_O I1=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_46_O_LUT4_I2_2_O I3=R0_LUT4_I3_44_O O=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_43_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_46_O_LUT4_I2_1_O I2=R0_LUT4_I3_47_O_LUT4_I2_O I3=L0_LUT4_I3_17_I2_LUT4_O_I2 O=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I1_6_I3_LUT4_O_I0 I1=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_I2_O I2=L0_LUT4_I1_6_I3_LUT4_O_I2 I3=L0_LUT4_I1_6_I3_LUT4_O_I3 O=L0_LUT4_I1_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=L0_LUT4_I1_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_17_I1_LUT4_O_I2 I3=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I1_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L0(13) I2=L0_LUT4_I1_7_I2 I3=L0_LUT4_I1_7_I3 O=R1_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=L0_LUT4_I1_7_I2_LUT4_O_I0 I1=L0_LUT4_I1_7_I2_LUT4_O_I1 I2=L0_LUT4_I1_7_I2_LUT4_O_I2 I3=L0_LUT4_I1_7_I2_LUT4_O_I3 O=L0_LUT4_I1_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L0_LUT4_I1_7_I2_LUT4_O_I0_LUT4_O_I0 I1=L0_LUT4_I3_15_I2_LUT4_O_I3 I2=L0_LUT4_I3_15_I2_LUT4_O_I2 I3=L0_LUT4_I1_7_I2_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I1_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_23_O_LUT4_I2_O O=L0_LUT4_I1_7_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_1_O I1=L0_LUT4_I3_15_I1_LUT4_I0_I1_LUT4_O_I0 I2=R0_LUT4_I3_22_O_LUT4_I2_2_O I3=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I1_7_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I3_15_I1_LUT4_I0_I1_LUT4_O_I0 I2=R0_LUT4_I3_22_O_LUT4_I2_2_O I3=L0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1 O=L0_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_23_O_LUT4_I2_O I3=L0_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_21_O I1=R0_LUT4_I3_20_O I2=R0_LUT4_I3_19_O I3=R0_LUT4_I3_18_O O=L0_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_1_O I1=L0_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 I3=R0_LUT4_I3_22_O_LUT4_I2_2_O O=L0_LUT4_I1_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_7_I3_LUT4_O_I1 I2=L0_LUT4_I1_7_I3_LUT4_O_I2 I3=L0_LUT4_I3_1_I2_LUT4_O_I3 O=L0_LUT4_I1_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_23_O_LUT4_I2_O I3=L0_LUT4_I3_15_I1_LUT4_O_I2 O=L0_LUT4_I1_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_22_O_LUT4_I2_1_O O=L0_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L0_LUT4_I3_1_I2_LUT4_O_I2 I1=L0_LUT4_I3_1_I2_LUT4_O_I1 I2=L0_LUT4_I1_7_I3_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_7_I3_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I2=R0_LUT4_I3_22_O_LUT4_I2_2_O I3=L0_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 O=L0_LUT4_I1_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_1_O I1=L0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_23_O_LUT4_I2_O O=L0_LUT4_I1_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0(24) I2=L0_LUT4_I1_8_I2 I3=L0_LUT4_I1_8_I3 O=R1_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=L0_LUT4_I1_8_I2_LUT4_O_I0 I1=L0_LUT4_I1_8_I2_LUT4_O_I1 I2=L0_LUT4_I1_8_I2_LUT4_O_I2 I3=L0_LUT4_I1_8_I2_LUT4_O_I3 O=L0_LUT4_I1_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I2 I3=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I1_8_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=R0_LUT4_I3_34_O_LUT4_I2_1_O O=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=L0_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R0_LUT4_I3_34_O_LUT4_I2_O O=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_34_O_LUT4_I2_O I3=L0_LUT4_I1_8_I3_LUT4_O_I1_LUT4_O_I1 O=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=R0_LUT4_I3_34_O_LUT4_I2_2_O O=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_1_I2_LUT4_O_I2 I3=R0_LUT4_I3_35_O_LUT4_I2_O O=L0_LUT4_I1_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_34_O_LUT4_I2_O O=L0_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R0_LUT4_I3_34_O_LUT4_I2_2_O O=L0_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I0 I1=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_2_O I1=L0_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2 I2=R0_LUT4_I3_35_O_LUT4_I2_O I3=L0_LUT4_I1_8_I3_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I1_8_I3_LUT4_O_I0_LUT4_O_I0 I2=R0_LUT4_I3_34_O_LUT4_I2_O I3=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_33_O I1=R0_LUT4_I3_32_O I2=R0_LUT4_I3_31_O I3=R0_LUT4_I3_30_O O=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=R0_LUT4_I3_34_O_LUT4_I2_O O=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=R0_LUT4_I3_35_O_LUT4_I2_O I3=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I1_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_32_O I1=R0_LUT4_I3_30_O I2=R0_LUT4_I3_31_O I3=R0_LUT4_I3_33_O O=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_2_O I1=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2 I3=R0_LUT4_I3_35_O_LUT4_I2_O O=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_O I1=R0_LUT4_I3_34_O_LUT4_I2_1_O I2=L0_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R0_LUT4_I3_33_O I1=R0_LUT4_I3_32_O I2=R0_LUT4_I3_31_O I3=R0_LUT4_I3_30_O O=L0_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_34_O_LUT4_I2_O O=L0_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_33_O I1=R0_LUT4_I3_32_O I2=R0_LUT4_I3_31_O I3=R0_LUT4_I3_30_O O=L0_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L0_LUT4_I1_8_I3_LUT4_O_I0 I1=L0_LUT4_I1_8_I3_LUT4_O_I1 I2=L0_LUT4_I3_9_I0_LUT4_O_I1 I3=L0_LUT4_I3_9_I0_LUT4_O_I3 O=L0_LUT4_I1_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=L0_LUT4_I1_8_I3_LUT4_O_I0_LUT4_O_I0 I1=R0_LUT4_I3_34_O_LUT4_I2_O I2=R0_LUT4_I3_35_O_LUT4_I2_O I3=L0_LUT4_I1_8_I3_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I1_8_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_32_O I1=R0_LUT4_I3_31_O I2=R0_LUT4_I3_33_O I3=R0_LUT4_I3_30_O O=L0_LUT4_I1_8_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_31_O I1=R0_LUT4_I3_30_O I2=R0_LUT4_I3_33_O I3=R0_LUT4_I3_32_O O=L0_LUT4_I1_8_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I1_8_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_34_O_LUT4_I2_2_O I3=L0_LUT4_I1_8_I3_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_8_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_33_O I1=R0_LUT4_I3_32_O I2=R0_LUT4_I3_31_O I3=R0_LUT4_I3_30_O O=L0_LUT4_I1_8_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_32_O I1=R0_LUT4_I3_33_O I2=R0_LUT4_I3_31_O I3=R0_LUT4_I3_30_O O=L0_LUT4_I1_8_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L0(25) I2=L0_LUT4_I1_9_I2 I3=L0_LUT4_I1_9_I3 O=R1_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I2_LUT4_O_I1 I2=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_I1_O O=L0_LUT4_I1_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_2_I2_LUT4_O_I2 I3=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O O=L0_LUT4_I1_9_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I3_O I1=L0_LUT4_I1_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I0 I3=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_9_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I1_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R0_LUT4_I3_O_LUT4_I2_1_O O=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_5_O I1=R0_LUT4_I3_4_O I2=R0_LUT4_I3_3_O I3=R0_LUT4_I3_2_O O=L0_LUT4_I1_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L0_LUT4_I1_9_I3_LUT4_O_I0 I1=L0_LUT4_I1_9_I3_LUT4_O_I1 I2=L0_LUT4_I1_9_I3_LUT4_O_I2 I3=L0_LUT4_I1_9_I3_LUT4_O_I3 O=L0_LUT4_I1_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I3_LUT4_O_I0_LUT4_O_I1 I2=L0_LUT4_I1_9_I3_LUT4_O_I0_LUT4_O_I2 I3=L0_LUT4_I3_7_I2_LUT4_O_I2 O=L0_LUT4_I1_9_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_LUT4_I3_O_LUT4_I2_1_O I3=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I1_9_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I3_O I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_O_LUT4_I2_2_O O=L0_LUT4_I1_9_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_9_I3_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I2 O=L0_LUT4_I1_9_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_1_O I1=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R0_LUT4_I3_O_LUT4_I2_2_O O=L0_LUT4_I1_9_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=R0_LUT4_I3_O_LUT4_I3_O O=L0_LUT4_I1_9_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_9_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_1_O I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_O_LUT4_I3_O I3=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_LUT4_I3_O_LUT4_I2_1_O O=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=R0_LUT4_I3_O_LUT4_I3_O I3=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I2 O=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O I2=R0_LUT4_I3_O_LUT4_I2_2_O I3=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_5_O I1=R0_LUT4_I3_4_O I2=R0_LUT4_I3_3_O I3=R0_LUT4_I3_2_O O=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_5_O I1=R0_LUT4_I3_2_O I2=R0_LUT4_I3_3_O I3=R0_LUT4_I3_4_O O=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_O_LUT4_I2_2_O I3=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_4_O I1=R0_LUT4_I3_2_O I2=R0_LUT4_I3_3_O I3=R0_LUT4_I3_5_O O=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_2_O I1=R0_LUT4_I3_4_O I2=R0_LUT4_I3_3_O I3=R0_LUT4_I3_5_O O=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_9_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I3_O I1=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_O_LUT4_I2_2_O O=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R0_LUT4_I3_O_LUT4_I2_1_O I3=L0_LUT4_I1_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_O_LUT4_I3_O I3=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R0_LUT4_I3_O_LUT4_I2_2_O O=L0_LUT4_I1_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L0_LUT4_I1_I2_LUT4_O_I0 I1=L0_LUT4_I1_7_I2 I2=L0_LUT4_I1_I2_LUT4_O_I2 I3=L0_LUT4_I1_I2_LUT4_O_I3 O=L0_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100000000 +.subckt LUT4 I0=L0_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_22_O_LUT4_I2_1_O I2=L0_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I1_7_I3_LUT4_O_I2 O=L0_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_LUT4_I3_21_O I1=R0_LUT4_I3_18_O I2=R0_LUT4_I3_19_O I3=R0_LUT4_I3_20_O O=L0_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_1_I0_LUT4_O_I1_LUT4_I1_O I2=L0_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I3 I3=R0_LUT4_I3_22_O_LUT4_I2_1_O O=L0_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_2_O I1=R0_LUT4_I3_23_O_LUT4_I2_O I2=L0_LUT4_I1_I3_LUT4_O_I2 I3=L0_LUT4_I1_I3_LUT4_O_I3 O=L0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R0_LUT4_I3_21_O I1=R0_LUT4_I3_20_O I2=R0_LUT4_I3_19_O I3=R0_LUT4_I3_18_O O=L0_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_22_O_LUT4_I2_2_O O=L0_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_21_O I1=R0_LUT4_I3_19_O I2=R0_LUT4_I3_18_O I3=R0_LUT4_I3_20_O O=L0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_21_O I1=R0_LUT4_I3_20_O I2=R0_LUT4_I3_19_O I3=R0_LUT4_I3_18_O O=L0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0(17) I3=L0_LUT4_I2_I3 O=R1_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0(21) I3=L0_LUT4_I2_1_I3 O=R1_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=L0_LUT4_I3_8_I0 I1=L0_LUT4_I2_1_I3_LUT4_O_I1 I2=L0_LUT4_I3_4_I0 I3=L0_LUT4_I2_1_I3_LUT4_O_I3 O=L0_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_I2_O I1=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I3 I3=L0_LUT4_I3_4_I1_LUT4_O_I3 O=L0_LUT4_I2_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 I3=L0_LUT4_I3_4_I1_LUT4_O_I3 O=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I3_O I1=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=R0_LUT4_I3_16_O_LUT4_I2_O I3=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_14_O I1=R0_LUT4_I3_13_O I2=R0_LUT4_I3_15_O I3=R0_LUT4_I3_12_O O=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_8_I2_LUT4_O_I2 I2=L0_LUT4_I3_14_I2_LUT4_O_I1 I3=L0_LUT4_I3_14_I2_LUT4_O_I3 O=L0_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L0_LUT4_I2_I3_LUT4_O_I0 I1=L0_LUT4_I2_I3_LUT4_O_I1 I2=L0_LUT4_I2_I3_LUT4_O_I2 I3=L0_LUT4_I2_I3_LUT4_O_I3 O=L0_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_6_I2_LUT4_O_I1 I3=L0_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_2_O I3=L0_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_41_O_LUT4_I2_O I1=L0_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_1_O I3=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=L0_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_12_I2_LUT4_O_I1 I3=L0_LUT4_I3_6_I2_LUT4_O_I2 O=L0_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 I3=L0_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_12_I2_LUT4_O_I1 I3=L0_LUT4_I3_6_I2_LUT4_O_I3 O=L0_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_11_I2_LUT4_O_I3 I3=L0_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L0_LUT4_I3_I0 I1=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I2=L0_LUT4_I3_I2 I3=L0(7) O=R1_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L0_LUT4_I3_1_I0 I1=L0_LUT4_I3_1_I1 I2=L0_LUT4_I3_1_I2 I3=L0(18) O=R1_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L0_LUT4_I3_3_I0 I1=L0_LUT4_I3_10_I1 I2=L0_LUT4_I3_10_I2 I3=L0(19) O=R1_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L0_LUT4_I3_16_I2_LUT4_O_I2 I3=L0_LUT4_I3_3_I1_LUT4_O_I0 O=L0_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_10_I2_LUT4_O_I1 I2=L0_LUT4_I1_5_I2_LUT4_O_I2 I3=L0_LUT4_I3_3_I2_LUT4_O_I0 O=L0_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_29_O_LUT4_I2_O I1=L0_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R0_LUT4_I3_28_O_LUT4_I2_2_O I3=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_29_O_LUT4_I2_O I1=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R0_LUT4_I3_28_O_LUT4_I2_2_O O=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=L0_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 I3=R0_LUT4_I3_28_O_LUT4_I2_1_O O=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O I2=R0_LUT4_I3_28_O_LUT4_I2_O I3=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_26_O I1=R0_LUT4_I3_25_O I2=R0_LUT4_I3_27_O I3=R0_LUT4_I3_24_O O=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_O I1=L0_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_28_O_LUT4_I2_1_O O=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_11_I0 I1=L0_LUT4_I3_11_I1 I2=L0_LUT4_I3_11_I2 I3=L0(20) O=R1_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011101111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_11_I0_LUT4_O_I1 I2=L0_LUT4_I3_11_I0_LUT4_O_I2 I3=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_O O=L0_LUT4_I3_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_10_O_LUT4_I2_1_O I3=L0_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_11_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_8_O I1=R0_LUT4_I3_9_O I2=R0_LUT4_I3_7_O I3=R0_LUT4_I3_6_O O=L0_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_8_O I1=R0_LUT4_I3_7_O I2=R0_LUT4_I3_9_O I3=R0_LUT4_I3_6_O O=L0_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_2_O I1=L0_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_13_I1_LUT4_O_I0 I3=R0_LUT4_I3_11_O_LUT4_I2_O O=L0_LUT4_I3_11_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_9_O I1=R0_LUT4_I3_7_O I2=R0_LUT4_I3_8_O I3=R0_LUT4_I3_6_O O=L0_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_2_I2_LUT4_O_I1 I2=L0_LUT4_I3_11_I1_LUT4_O_I2 I3=L0_LUT4_I1_4_I3_LUT4_O_I2 O=L0_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_2_I2_LUT4_O_I1 O=L0_LUT4_I3_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I3 I2=R0_LUT4_I3_11_O_LUT4_I2_O I3=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_2_O I1=L0_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_10_O_LUT4_I2_1_O I3=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_4_I2_LUT4_O_I2 I3=L0_LUT4_I3_13_I2 O=L0_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L0_LUT4_I3_6_I0 I1=L0_LUT4_I3_12_I1 I2=L0_LUT4_I3_12_I2 I3=L0(23) O=R1_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L0_LUT4_I1_11_I2_LUT4_O_I1 I1=L0_LUT4_I3_6_I1_LUT4_O_I1 I2=L0_LUT4_I3_6_I1_LUT4_O_I0 I3=L0_LUT4_I1_11_I2_LUT4_O_I2 O=L0_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_12_I2_LUT4_O_I1 I2=L0_LUT4_I2_I3_LUT4_O_I0 I3=L0_LUT4_I3_6_I2_LUT4_O_I2 O=L0_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_12_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_41_O_LUT4_I2_O I1=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 I2=L0_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_40_O_LUT4_I2_1_O O=L0_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I3=R0_LUT4_I3_40_O_LUT4_I2_2_O O=L0_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_13_I0 I1=L0_LUT4_I3_13_I1 I2=L0_LUT4_I3_13_I2 I3=L0(26) O=R1_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_I2_O I1=L0_LUT4_I1_2_I3_LUT4_O_I3 I2=L0_LUT4_I3_11_I1 I3=L0_LUT4_I3_13_I0_LUT4_O_I3 O=L0_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=L0_LUT4_I1_2_I2_LUT4_O_I3 I1=L0_LUT4_I1_2_I2_LUT4_O_I2 I2=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I0 I3=L0_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L0_LUT4_I3_13_I1_LUT4_O_I0 I1=R0_LUT4_I3_10_O_LUT4_I2_1_O I2=L0_LUT4_I3_13_I1_LUT4_O_I2 I3=L0_LUT4_I3_13_I1_LUT4_O_I3 O=L0_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_LUT4_I3_9_O I1=R0_LUT4_I3_8_O I2=R0_LUT4_I3_7_O I3=R0_LUT4_I3_6_O O=L0_LUT4_I3_13_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_13_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_2_O I1=L0_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I3 I2=R0_LUT4_I3_10_O_LUT4_I2_1_O I3=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I1 I3=R0_LUT4_I3_11_O_LUT4_I2_O O=L0_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_6_O I1=R0_LUT4_I3_8_O I2=R0_LUT4_I3_7_O I3=R0_LUT4_I3_9_O O=L0_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_10_O_LUT4_I2_O O=L0_LUT4_I3_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_2_O I1=L0_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_11_O_LUT4_I2_O O=L0_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_9_O I1=R0_LUT4_I3_8_O I2=R0_LUT4_I3_6_O I3=R0_LUT4_I3_7_O O=L0_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L0_LUT4_I3_13_I2_LUT4_O_I0 I1=R0_LUT4_I3_10_O_LUT4_I2_2_O I2=L0_LUT4_I3_13_I2_LUT4_O_I2 I3=L0_LUT4_I3_13_I2_LUT4_O_I3 O=L0_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_LUT4_I3_9_O I1=R0_LUT4_I3_8_O I2=R0_LUT4_I3_7_O I3=R0_LUT4_I3_6_O O=L0_LUT4_I3_13_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_LUT4_I3_10_O_LUT4_I2_1_O I3=L0_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_2_O I1=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R0_LUT4_I3_11_O_LUT4_I2_O O=L0_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I1 I3=R0_LUT4_I3_10_O_LUT4_I2_1_O O=L0_LUT4_I3_13_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_10_O_LUT4_I2_O I1=L0_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I0 I3=R0_LUT4_I3_11_O_LUT4_I2_O O=L0_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_4_I0 I1=L0_LUT4_I3_14_I1 I2=L0_LUT4_I3_14_I2 I3=L0(27) O=R1_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_I2_O I1=L0_LUT4_I3_4_I0_LUT4_O_I0 I2=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=L0_LUT4_I3_14_I1_LUT4_O_I3 O=L0_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_8_I1_LUT4_O_I3 I2=L0_LUT4_I3_8_I1_LUT4_O_I2 I3=L0_LUT4_I3_4_I1_LUT4_O_I3 O=L0_LUT4_I3_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L0_LUT4_I3_8_I2_LUT4_O_I3 I1=L0_LUT4_I3_14_I2_LUT4_O_I1 I2=L0_LUT4_I3_4_I2_LUT4_O_I0 I3=L0_LUT4_I3_14_I2_LUT4_O_I3 O=L0_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_14_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I2_1_O I1=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_LUT4_I3_16_O_LUT4_I2_2_O O=L0_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I3_O I1=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_LUT4_I3_16_O_LUT4_I2_O I3=L0_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1 I3=R0_LUT4_I3_16_O_LUT4_I2_O O=L0_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R0_LUT4_I3_16_O_LUT4_I3_O O=L0_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I2_1_O I1=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R0_LUT4_I3_16_O_LUT4_I2_2_O O=L0_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_15_I0 I1=L0_LUT4_I3_15_I1 I2=L0_LUT4_I3_15_I2 I3=L0(28) O=R1_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_7_I3_LUT4_O_I2 I2=L0_LUT4_I3_15_I0_LUT4_O_I2 I3=L0_LUT4_I1_I2_LUT4_O_I2 O=L0_LUT4_I3_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L0_LUT4_I3_1_I1_LUT4_O_I3 I1=L0_LUT4_I1_7_I3_LUT4_O_I1 I2=L0_LUT4_I3_1_I1_LUT4_O_I2 I3=L0_LUT4_I3_1_I1_LUT4_O_I1 O=L0_LUT4_I3_15_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L0_LUT4_I3_15_I1 I1=L0_LUT4_I3_15_I1_LUT4_I0_I1 I2=L0_LUT4_I3_15_I1_LUT4_I0_I2 I3=L0_LUT4_I3_15_I2_LUT4_I2_I3 O=L0_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L0_LUT4_I3_15_I1_LUT4_I0_I1_LUT4_O_I0 I1=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_22_O_LUT4_I2_1_O I3=L0_LUT4_I3_15_I1_LUT4_I0_I1_LUT4_O_I3 O=L0_LUT4_I3_15_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R0_LUT4_I3_19_O I1=R0_LUT4_I3_18_O I2=R0_LUT4_I3_21_O I3=R0_LUT4_I3_20_O O=L0_LUT4_I3_15_I1_LUT4_I0_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_22_O I1=L0_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_LUT4_I3_23_O O=L0_LUT4_I3_15_I1_LUT4_I0_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111111111 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I2=L0_LUT4_I3_15_I1_LUT4_I0_I2_LUT4_O_I2 I3=L0_LUT4_I1_7_I2_LUT4_O_I0_LUT4_O_I0 O=L0_LUT4_I3_15_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R0_LUT4_I3_18_O I1=R0_LUT4_I3_20_O I2=R0_LUT4_I3_19_O I3=R0_LUT4_I3_22_O_LUT4_I2_2_O O=L0_LUT4_I3_15_I1_LUT4_I0_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_15_I1_LUT4_O_I1 I2=L0_LUT4_I3_15_I1_LUT4_O_I2 I3=R0_LUT4_I3_22_O_LUT4_I2_O O=L0_LUT4_I3_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_LUT4_I3_22_O_LUT4_I2_1_O O=L0_LUT4_I3_15_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_23_O_LUT4_I2_O I1=L0_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_22_O_LUT4_I2_2_O I3=L0_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_21_O I1=R0_LUT4_I3_20_O I2=R0_LUT4_I3_19_O I3=R0_LUT4_I3_18_O O=L0_LUT4_I3_15_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_15_I2 I3=L0_LUT4_I3_15_I2_LUT4_I2_I3 O=L0_LUT4_I1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_15_I2_LUT4_I2_I3_LUT4_O_I2 I3=L0_LUT4_I3_15_I2_LUT4_I2_I3_LUT4_O_I3 O=L0_LUT4_I3_15_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_15_I1_LUT4_I0_I1_LUT4_O_I0 I3=R0_LUT4_I3_23_O_LUT4_I2_O O=L0_LUT4_I3_15_I2_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_1_O I1=L0_LUT4_I1_I3_LUT4_O_I2 I2=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_LUT4_I3_22_O_LUT4_I2_2_O O=L0_LUT4_I3_15_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_15_I2_LUT4_O_I2 I3=L0_LUT4_I3_15_I2_LUT4_O_I3 O=L0_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_1_O I1=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_LUT4_I3_23_O_LUT4_I2_O O=L0_LUT4_I3_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_18_O I1=R0_LUT4_I3_20_O I2=R0_LUT4_I3_19_O I3=R0_LUT4_I3_21_O O=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_20_O I1=R0_LUT4_I3_19_O I2=R0_LUT4_I3_18_O I3=R0_LUT4_I3_21_O O=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I1_I3_LUT4_O_I2 I2=R0_LUT4_I3_22_O_LUT4_I2_2_O I3=L0_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 O=L0_LUT4_I3_15_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_16_I0 I1=L0_LUT4_I3_16_I1 I2=L0_LUT4_I3_16_I2 I3=L0(29) O=R1_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L0_LUT4_I3_3_I0_LUT4_O_I3 I1=L0_LUT4_I3_16_I2_LUT4_O_I3_LUT4_I3_O I2=L0_LUT4_I3_16_I0_LUT4_O_I2 I3=L0_LUT4_I3_3_I0_LUT4_O_I1 O=L0_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_3_I2_LUT4_O_I0_LUT4_O_I3 I3=L0_LUT4_I1_5_I2_LUT4_O_I3 O=L0_LUT4_I3_16_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_16_I1_LUT4_O_I1 I2=L0_LUT4_I3_3_I1_LUT4_O_I3 I3=L0_LUT4_I3_3_I1_LUT4_O_I0 O=L0_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 I3=R0_LUT4_I3_28_O_LUT4_I2_O O=L0_LUT4_I3_16_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=L0_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_28_O_LUT4_I2_2_O O=L0_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_27_O I1=R0_LUT4_I3_26_O I2=R0_LUT4_I3_25_O I3=R0_LUT4_I3_24_O O=L0_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_16_I2_LUT4_O_I2 I3=L0_LUT4_I3_16_I2_LUT4_O_I3 O=L0_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_1_O I1=L0_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_LUT4_I3_28_O_LUT4_I2_2_O O=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_27_O I1=R0_LUT4_I3_26_O I2=R0_LUT4_I3_25_O I3=R0_LUT4_I3_24_O O=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_O I1=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_29_O_LUT4_I2_O I3=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_27_O I1=R0_LUT4_I3_25_O I2=R0_LUT4_I3_26_O I3=R0_LUT4_I3_24_O O=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3 I3=L0_LUT4_I3_16_I2_LUT4_O_I3 O=L0_LUT4_I3_16_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_28_O_LUT4_I2_2_O I3=L0_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 O=L0_LUT4_I3_16_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R0_LUT4_I3_28_O_LUT4_I2_O O=L0_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_1_O I1=L0_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R0_LUT4_I3_29_O_LUT4_I2_O I3=L0_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=L0_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_17_I0 I1=L0_LUT4_I3_17_I1 I2=L0_LUT4_I3_17_I2 I3=L0(32) O=R1_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L0_LUT4_I1_6_I3_LUT4_O_I2 I1=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_I2_O I2=L0_LUT4_I1_6_I2_LUT4_O_I0 I3=L0_LUT4_I3_17_I0_LUT4_O_I3 O=L0_LUT4_I3_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_6_I2_LUT4_O_I3 I3=L0_LUT4_I3_I0_LUT4_O_I2 O=L0_LUT4_I3_17_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_17_I1_LUT4_O_I2 I3=L0_LUT4_I3_I2_LUT4_O_I0 O=L0_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_17_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_O I1=L0_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_47_O_LUT4_I2_O O=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_1_O I1=L0_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_46_O_LUT4_I2_2_O O=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_47_O_LUT4_I2_O I1=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_46_O_LUT4_I2_2_O O=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_O I1=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 I2=R0_LUT4_I3_46_O_LUT4_I2_1_O I3=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I3 O=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_46_O_LUT4_I2_2_O I2=R0_LUT4_I3_47_O_LUT4_I2_O I3=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_45_O I1=R0_LUT4_I3_44_O I2=R0_LUT4_I3_43_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_I2_LUT4_O_I1 I3=L0_LUT4_I3_17_I2 O=L0_LUT4_I1_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_17_I2_LUT4_O_I1 I2=L0_LUT4_I3_17_I2_LUT4_O_I2 I3=R0_LUT4_I3_46_O_LUT4_I2_O O=L0_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 I3=R0_LUT4_I3_46_O_LUT4_I2_1_O O=L0_LUT4_I3_17_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_47_O_LUT4_I2_O I1=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 I2=R0_LUT4_I3_46_O_LUT4_I2_2_O I3=L0_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L0_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_43_O I1=R0_LUT4_I3_44_O I2=R0_LUT4_I3_45_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I3_17_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_1_O I1=L0_LUT4_I3_1_I0_LUT4_O_I1 I2=L0_LUT4_I3_1_I0_LUT4_O_I2 I3=L0_LUT4_I1_I2_LUT4_O_I0 O=L0_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000011111111 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I3_1_I0_LUT4_O_I1 I2=L0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1 I3=R0_LUT4_I3_23_O_LUT4_I2_O O=L0_LUT4_I3_1_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_1_O I1=L0_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 I2=R0_LUT4_I3_23_O_LUT4_I2_O I3=L0_LUT4_I3_1_I0_LUT4_O_I1 O=L0_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_20_O I1=R0_LUT4_I3_21_O I2=R0_LUT4_I3_19_O I3=R0_LUT4_I3_18_O O=L0_LUT4_I3_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L0_LUT4_I3_15_I1_LUT4_O_I1 I1=L0_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I1_7_I2_LUT4_O_I1 I3=L0_LUT4_I1_7_I2_LUT4_O_I0 O=L0_LUT4_I3_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L0_LUT4_I3_15_I1_LUT4_O_I2 I1=L0_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 I2=R0_LUT4_I3_22_O_LUT4_I2_O I3=L0_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R0_LUT4_I3_23_O_LUT4_I2_O I1=L0_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I3_15_I1_LUT4_I0_I1_LUT4_O_I0 I3=R0_LUT4_I3_22_O_LUT4_I2_2_O O=L0_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_1_I1_LUT4_O_I1 I2=L0_LUT4_I3_1_I1_LUT4_O_I2 I3=L0_LUT4_I3_1_I1_LUT4_O_I3 O=L0_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_22_O_LUT4_I2_2_O I3=L0_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I3 I2=L0_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 I3=R0_LUT4_I3_22_O_LUT4_I2_1_O O=L0_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_21_O I1=R0_LUT4_I3_19_O I2=R0_LUT4_I3_20_O I3=R0_LUT4_I3_18_O O=L0_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_21_O I1=R0_LUT4_I3_20_O I2=R0_LUT4_I3_19_O I3=R0_LUT4_I3_18_O O=L0_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_1_O I1=L0_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_23_O_LUT4_I2_O I3=L0_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 I2=R0_LUT4_I3_22_O_LUT4_I2_2_O I3=L0_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_21_O I1=R0_LUT4_I3_20_O I2=R0_LUT4_I3_18_O I3=R0_LUT4_I3_19_O O=L0_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_20_O I1=R0_LUT4_I3_18_O I2=R0_LUT4_I3_19_O I3=R0_LUT4_I3_21_O O=L0_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 I2=L0_LUT4_I1_I3_LUT4_O_I2 I3=R0_LUT4_I3_22_O_LUT4_I2_2_O O=L0_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_1_I2_LUT4_O_I1 I2=L0_LUT4_I3_1_I2_LUT4_O_I2 I3=L0_LUT4_I3_1_I2_LUT4_O_I3 O=L0_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L0_LUT4_I3_15_I1_LUT4_O_I2 I1=R0_LUT4_I3_22_O_LUT4_I2_1_O I2=L0_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_LUT4_I3_23_O_LUT4_I2_O O=L0_LUT4_I3_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_19_O I1=R0_LUT4_I3_20_O I2=R0_LUT4_I3_21_O I3=R0_LUT4_I3_18_O O=L0_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_22_O_LUT4_I2_O I1=L0_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 I2=R0_LUT4_I3_22_O_LUT4_I2_2_O I3=L0_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_20_O I1=R0_LUT4_I3_19_O I2=R0_LUT4_I3_21_O I3=R0_LUT4_I3_18_O O=L0_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_22_O_LUT4_I2_2_O I3=L0_LUT4_I3_15_I1_LUT4_O_I2 O=L0_LUT4_I3_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 I3=R0_LUT4_I3_23_O_LUT4_I2_O O=L0_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L0_LUT4_I3_2_I0 I1=L0_LUT4_I3_2_I1 I2=L0_LUT4_I3_2_I2 I3=L0(3) O=R1_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_5_I0_LUT4_O_I3 I3=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_I1_O O=L0_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_9_I3_LUT4_O_I0 I3=L0_LUT4_I1_9_I3_LUT4_O_I3 O=L0_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L0_LUT4_I3_2_I2_LUT4_O_I0 I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L0_LUT4_I3_2_I2_LUT4_O_I2 I3=L0_LUT4_I3_2_I2_LUT4_O_I3 O=L0_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_2_I2_LUT4_O_I0 I2=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_I1_I2 I3=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I2 O=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I1 I2=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R0_LUT4_I3_O_LUT4_I3_O O=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R0_LUT4_I3_O_LUT4_I2_2_O I3=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I1 I2=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_LUT4_I3_O_LUT4_I2_O O=L0_LUT4_I3_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_O_LUT4_I2_1_O I3=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=R0_LUT4_I3_O_LUT4_I3_O I2=R0_LUT4_I3_O_LUT4_I2_2_O I3=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_5_O I1=R0_LUT4_I3_4_O I2=R0_LUT4_I3_3_O I3=R0_LUT4_I3_2_O O=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_5_O I1=R0_LUT4_I3_4_O I2=R0_LUT4_I3_3_O I3=R0_LUT4_I3_2_O O=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_LUT4_I3_O_LUT4_I2_1_O O=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_5_O I1=R0_LUT4_I3_4_O I2=R0_LUT4_I3_3_O I3=R0_LUT4_I3_2_O O=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_5_O I1=R0_LUT4_I3_3_O I2=R0_LUT4_I3_4_O I3=R0_LUT4_I3_2_O O=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I3_O I1=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_O_LUT4_I2_2_O I3=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_3_O I1=R0_LUT4_I3_4_O I2=R0_LUT4_I3_5_O I3=R0_LUT4_I3_2_O O=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_4_O I1=R0_LUT4_I3_5_O I2=R0_LUT4_I3_3_O I3=R0_LUT4_I3_2_O O=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R0_LUT4_I3_O_LUT4_I3_O I3=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_1_O I1=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_O_LUT4_I2_2_O I3=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L0_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_3_I0 I1=L0_LUT4_I3_3_I1 I2=L0_LUT4_I3_3_I2 I3=L0(4) O=R1_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_3_I0_LUT4_O_I1 I2=L0_LUT4_I3_16_I2_LUT4_O_I3_LUT4_I3_O I3=L0_LUT4_I3_3_I0_LUT4_O_I3 O=L0_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L0_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I0 I1=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2 I2=L0_LUT4_I3_16_I2_LUT4_O_I2 I3=L0_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=L0_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 I2=R0_LUT4_I3_28_O I3=R0_LUT4_I3_29_O O=L0_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=K1(1) I1=R0_LUT4_I3_28_O_LUT4_I2_1_O I2=L0_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L0_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=R0_LUT4_I3_27_O I1=R0_LUT4_I3_26_O I2=R0_LUT4_I3_25_O I3=R0_LUT4_I3_24_O O=L0_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I3 I2=L0_LUT4_I3_3_I1_LUT4_O_I3 I3=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O O=L0_LUT4_I3_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L0_LUT4_I3_3_I1_LUT4_O_I0 I1=L0_LUT4_I3_16_I2_LUT4_O_I3_LUT4_I3_O I2=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I3=L0_LUT4_I3_3_I1_LUT4_O_I3 O=L0_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L0_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L0_LUT4_I3_3_I1_LUT4_O_I3 I2=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2 I3=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I3_3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_LUT4_I3_28_O_LUT4_I2_1_O I2=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_LUT4_I3_27_O I1=R0_LUT4_I3_26_O I2=R0_LUT4_I3_25_O I3=R0_LUT4_I3_24_O O=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_1_O I1=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_29_O_LUT4_I2_O I3=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_29_O I1=L0_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=L0_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_28_O O=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_O I1=L0_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 I2=R0_LUT4_I3_28_O_LUT4_I2_2_O I3=L0_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_29_O_LUT4_I2_O I3=L0_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=L0_LUT4_I3_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_28_O_LUT4_I2_2_O O=L0_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_O I1=L0_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=L0_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_28_O_LUT4_I2_1_O O=L0_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_3_I2_LUT4_O_I0 I1=L0_LUT4_I3_3_I2_LUT4_O_I1 I2=L0_LUT4_I3_3_I2_LUT4_O_I2 I3=L0_LUT4_I3_3_I2_LUT4_O_I3 O=L0_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_5_I2_LUT4_O_I1 I2=L0_LUT4_I3_3_I2_LUT4_O_I1 I3=L0_LUT4_I3_3_I2_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I3_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_O I1=L0_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I2=L0_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_29_O_LUT4_I2_O O=L0_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_1_O I1=L0_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_28_O_LUT4_I2_2_O O=L0_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_26_O I1=R0_LUT4_I3_27_O I2=R0_LUT4_I3_25_O I3=R0_LUT4_I3_24_O O=L0_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_1_O I1=L0_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_28_O_LUT4_I2_2_O I3=L0_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_26_O I1=R0_LUT4_I3_24_O I2=R0_LUT4_I3_25_O I3=R0_LUT4_I3_27_O O=L0_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_27_O I1=R0_LUT4_I3_26_O I2=R0_LUT4_I3_25_O I3=R0_LUT4_I3_24_O O=L0_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_LUT4_I3_28_O_LUT4_I2_O I1=L0_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_29_O_LUT4_I2_O O=L0_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_25_O I1=R0_LUT4_I3_24_O I2=R0_LUT4_I3_27_O I3=R0_LUT4_I3_26_O O=L0_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_27_O I1=R0_LUT4_I3_24_O I2=R0_LUT4_I3_25_O I3=R0_LUT4_I3_26_O O=L0_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L0_LUT4_I3_4_I0 I1=L0_LUT4_I3_4_I1 I2=L0_LUT4_I3_4_I2 I3=L0(5) O=R1_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L0_LUT4_I3_4_I0_LUT4_O_I0 I1=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=L0_LUT4_I3_4_I0_LUT4_O_I2 I3=L0_LUT4_I3_4_I0_LUT4_O_I3 O=L0_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_4_I1_LUT4_O_I1 I2=L0_LUT4_I3_4_I1_LUT4_O_I0 I3=L0_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I3_4_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L0_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_16_O_LUT4_I2_1_O I2=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I0 I3=L0_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I3_O I1=L0_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I0 I2=R0_LUT4_I3_16_O_LUT4_I2_2_O I3=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_17_O I1=L0_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_LUT4_I3_16_O_LUT4_I2_2_O I3=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000111011 +.subckt LUT4 I0=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0 I1=L0_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I2_1_O I1=L0_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 I2=R0_LUT4_I3_16_O_LUT4_I2_2_O I3=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_15_O I1=R0_LUT4_I3_13_O I2=R0_LUT4_I3_12_O I3=R0_LUT4_I3_14_O O=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 I2=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 I3=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I0 O=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=L0_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_16_O_LUT4_I2_O I2=R0_LUT4_I3_16_O_LUT4_I2_2_O I3=L0_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_4_I1_LUT4_O_I0 I1=L0_LUT4_I3_4_I1_LUT4_O_I1 I2=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_I2_O I3=L0_LUT4_I3_4_I1_LUT4_O_I3 O=L0_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111110000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I2_1_O I1=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_LUT4_I3_16_O_LUT4_I2_O I3=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I3_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_15_O I1=R0_LUT4_I3_14_O I2=R0_LUT4_I3_13_O I3=R0_LUT4_I3_12_O O=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_12_O I1=R0_LUT4_I3_14_O I2=R0_LUT4_I3_13_O I3=R0_LUT4_I3_15_O O=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=R0_LUT4_I3_16_O_LUT4_I3_O I2=L0_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010011 +.subckt LUT4 I0=R0_LUT4_I3_14_O I1=R0_LUT4_I3_12_O I2=R0_LUT4_I3_13_O I3=R0_LUT4_I3_15_O O=L0_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_15_O I1=R0_LUT4_I3_14_O I2=R0_LUT4_I3_12_O I3=R0_LUT4_I3_13_O O=L0_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I2_1_O I1=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I0 I3=R0_LUT4_I3_16_O_LUT4_I2_O O=L0_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_16_O_LUT4_I2_2_O I2=R0_LUT4_I3_16_O_LUT4_I3_O I3=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I0 O=L0_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_4_I2_LUT4_O_I0 I1=L0_LUT4_I3_8_I2_LUT4_O_I1 I2=L0_LUT4_I3_4_I2_LUT4_O_I2 I3=L0_LUT4_I3_4_I2_LUT4_O_I3 O=L0_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1 I2=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 I3=R0_LUT4_I3_16_O_LUT4_I2_2_O O=L0_LUT4_I3_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_LUT4_I3_16_O_LUT4_I2_1_O O=L0_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I3_O I1=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R0_LUT4_I3_16_O_LUT4_I2_O I3=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1 O=L0_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_15_O I1=R0_LUT4_I3_14_O I2=R0_LUT4_I3_13_O I3=R0_LUT4_I3_12_O O=L0_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L0_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I0 I1=R0_LUT4_I3_16_O_LUT4_I2_2_O I2=R0_LUT4_I3_16_O_LUT4_I2_O I3=L0_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_14_O I1=R0_LUT4_I3_13_O I2=R0_LUT4_I3_12_O I3=R0_LUT4_I3_15_O O=L0_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L0_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_16_O_LUT4_I3_O I2=R0_LUT4_I3_16_O_LUT4_I2_1_O I3=L0_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_15_O I1=R0_LUT4_I3_14_O I2=R0_LUT4_I3_13_O I3=R0_LUT4_I3_12_O O=L0_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_13_O I1=R0_LUT4_I3_12_O I2=R0_LUT4_I3_15_O I3=R0_LUT4_I3_14_O O=L0_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L0_LUT4_I3_5_I0 I1=L0_LUT4_I3_5_I1 I2=L0_LUT4_I3_5_I2 I3=L0(8) O=R1_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011101111 +.subckt LUT4 I0=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_I1_O I1=L0_LUT4_I3_2_I2 I2=L0_LUT4_I3_5_I0_LUT4_O_I2 I3=L0_LUT4_I3_5_I0_LUT4_O_I3 O=L0_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_7_I2_LUT4_O_I1 I3=L0_LUT4_I1_9_I3_LUT4_O_I1 O=L0_LUT4_I3_5_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I0 I1=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_5_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_O_LUT4_I2_2_O I3=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I2 O=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 I2=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=R0_LUT4_I3_O_LUT4_I2_O O=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_2_O I1=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=R0_LUT4_I3_O_LUT4_I2_1_O I2=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_O_LUT4_I2_1_O I3=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_5_O I1=R0_LUT4_I3_4_O I2=R0_LUT4_I3_2_O I3=R0_LUT4_I3_3_O O=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_4_O I1=R0_LUT4_I3_3_O I2=R0_LUT4_I3_2_O I3=R0_LUT4_I3_5_O O=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_9_I2_LUT4_O_I1 I3=L0_LUT4_I3_7_I0_LUT4_O_I2 O=L0_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_2_I2_LUT4_O_I3 I3=L0_LUT4_I3_2_I2_LUT4_O_I0 O=L0_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L0_LUT4_I3_6_I0 I1=L0_LUT4_I3_6_I1 I2=L0_LUT4_I3_6_I2 I3=L0(9) O=R1_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L0_LUT4_I3_6_I0_LUT4_O_I0 I1=L0_LUT4_I3_6_I0_LUT4_O_I1 I2=L0_LUT4_I3_6_I0_LUT4_O_I2 I3=L0_LUT4_I2_I3_LUT4_O_I2 O=L0_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 I1=L0_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 I3=R0_LUT4_I3_40_O_LUT4_I2_1_O O=L0_LUT4_I3_6_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=R0_LUT4_I3_39_O I1=R0_LUT4_I3_37_O I2=R0_LUT4_I3_38_O I3=R0_LUT4_I3_36_O O=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_38_O I1=R0_LUT4_I3_36_O I2=R0_LUT4_I3_37_O I3=R0_LUT4_I3_39_O O=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I1=L0_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_2_O I3=L0_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I3_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R0_LUT4_I3_38_O I1=R0_LUT4_I3_39_O I2=R0_LUT4_I3_37_O I3=R0_LUT4_I3_36_O O=L0_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I2=R0_LUT4_I3_40_O_LUT4_I2_2_O I3=L0_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 O=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 I2=R0_LUT4_I3_40_O_LUT4_I2_O I3=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R0_LUT4_I3_39_O I1=R0_LUT4_I3_38_O I2=R0_LUT4_I3_37_O I3=R0_LUT4_I3_36_O O=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_41_O_LUT4_I2_O I1=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I2=L0_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=L0_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L0_LUT4_I3_6_I1_LUT4_O_I0 I1=L0_LUT4_I3_6_I1_LUT4_O_I1 I2=L0_LUT4_I3_6_I1_LUT4_O_I2 I3=L0_LUT4_I3_6_I1_LUT4_O_I3 O=L0_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L0_LUT4_I1_11_I2_LUT4_O_I2 I1=L0_LUT4_I1_11_I2_LUT4_O_I3 I2=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2 I3=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I3_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I1_11_I3_LUT4_O_I1_LUT4_O_I2 I2=R0_LUT4_I3_41_O_LUT4_I2_O I3=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_37_O I1=R0_LUT4_I3_36_O I2=R0_LUT4_I3_39_O I3=R0_LUT4_I3_38_O O=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_2_O I1=L0_LUT4_I1_11_I3_LUT4_O_I0_LUT4_O_I3 I2=R0_LUT4_I3_40_O_LUT4_I2_1_O I3=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_39_O I1=R0_LUT4_I3_37_O I2=R0_LUT4_I3_36_O I3=R0_LUT4_I3_38_O O=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L0_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 I1=R0_LUT4_I3_41_O_LUT4_I2_O I2=L0_LUT4_I3_6_I1_LUT4_O_I1 I3=L0_LUT4_I3_6_I1_LUT4_O_I1_LUT4_I2_I3 O=L0_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_6_I1_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I1 I2=L0_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R0_LUT4_I3_40_O_LUT4_I2_1_O O=L0_LUT4_I3_6_I1_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I1_11_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_2_O I3=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_6_I1_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=R0_LUT4_I3_40_O_LUT4_I2_2_O I3=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 O=L0_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_41_O_LUT4_I2_O I1=L0_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_1_O I3=L0_LUT4_I1_11_I3_LUT4_O_I1_LUT4_O_I2 O=L0_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_2_O I1=L0_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_1_O I3=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 O=L0_LUT4_I3_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_38_O I1=R0_LUT4_I3_37_O I2=R0_LUT4_I3_39_O I3=R0_LUT4_I3_36_O O=L0_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_41_O_LUT4_I2_O I3=L0_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_39_O I1=R0_LUT4_I3_36_O I2=R0_LUT4_I3_37_O I3=R0_LUT4_I3_38_O O=L0_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_39_O I1=R0_LUT4_I3_38_O I2=R0_LUT4_I3_37_O I3=R0_LUT4_I3_36_O O=L0_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_6_I2_LUT4_O_I1 I2=L0_LUT4_I3_6_I2_LUT4_O_I2 I3=L0_LUT4_I3_6_I2_LUT4_O_I3 O=L0_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 I2=R0_LUT4_I3_40_O_LUT4_I2_1_O I3=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 O=L0_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_41_O_LUT4_I2_O I1=L0_LUT4_I1_11_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_LUT4_I3_40_O_LUT4_I2_2_O I3=L0_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_36_O I1=R0_LUT4_I3_38_O I2=R0_LUT4_I3_37_O I3=R0_LUT4_I3_39_O O=L0_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_LUT4_I3_40_O_LUT4_I2_2_O O=L0_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 I3=R0_LUT4_I3_40_O_LUT4_I2_1_O O=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_O I1=L0_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 I2=R0_LUT4_I3_41_O_LUT4_I2_O I3=L0_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_39_O I1=R0_LUT4_I3_38_O I2=R0_LUT4_I3_37_O I3=R0_LUT4_I3_36_O O=L0_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_LUT4_I3_40_O_LUT4_I2_O O=L0_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 I3=R0_LUT4_I3_41_O_LUT4_I2_O O=L0_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_40_O_LUT4_I2_2_O I1=L0_LUT4_I1_11_I3_LUT4_O_I1_LUT4_O_I2 I2=R0_LUT4_I3_40_O_LUT4_I2_1_O I3=L0_LUT4_I1_11_I3_LUT4_O_I0_LUT4_O_I1 O=L0_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_39_O I1=R0_LUT4_I3_38_O I2=R0_LUT4_I3_37_O I3=R0_LUT4_I3_36_O O=L0_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L0_LUT4_I3_7_I0 I1=L0_LUT4_I3_7_I1 I2=L0_LUT4_I3_7_I2 I3=L0(14) O=R1_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I2_LUT4_O_I1 I2=L0_LUT4_I3_7_I0_LUT4_O_I2 I3=L0_LUT4_I3_2_I2_LUT4_O_I0_LUT4_I1_O O=L0_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_O_LUT4_I2_2_O I3=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=L0_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_2_O I1=L0_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R0_LUT4_I3_O_LUT4_I2_1_O O=L0_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=K1(1) I1=R0_LUT4_I3_O_LUT4_I3_O I2=R0_LUT4_I3_4_O I3=R0_LUT4_I3_5_O O=L0_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L0_LUT4_I3_5_I0_LUT4_O_I3 I3=L0_LUT4_I3_2_I2 O=L0_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_7_I2_LUT4_O_I1 I2=L0_LUT4_I3_7_I2_LUT4_O_I2 I3=L0_LUT4_I1_9_I3_LUT4_O_I2 O=L0_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_1_O I1=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_O_LUT4_I2_2_O I3=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L0_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R0_LUT4_I3_O_LUT4_I3_O I3=L0_LUT4_I1_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_1_O I1=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_LUT4_I3_O_LUT4_I3_O O=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_5_O I1=R0_LUT4_I3_3_O I2=R0_LUT4_I3_2_O I3=R0_LUT4_I3_4_O O=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_4_O I1=R0_LUT4_I3_3_O I2=R0_LUT4_I3_5_O I3=R0_LUT4_I3_2_O O=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_O_LUT4_I2_O I1=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=R0_LUT4_I3_O_LUT4_I2_2_O O=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_3_O I1=R0_LUT4_I3_2_O I2=R0_LUT4_I3_5_O I3=R0_LUT4_I3_4_O O=L0_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L0_LUT4_I3_8_I0 I1=L0_LUT4_I3_8_I1 I2=L0_LUT4_I3_8_I2 I3=L0(15) O=R1_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111100000 +.subckt LUT4 I0=L0_LUT4_I3_4_I0_LUT4_O_I0 I1=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_I2_O I3=L0_LUT4_I3_8_I0_LUT4_O_I3 O=L0_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 I3=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I0 O=L0_LUT4_I3_8_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I3_O I1=L0_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 I3=R0_LUT4_I3_16_O_LUT4_I2_2_O O=L0_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_I2_O I2=L0_LUT4_I3_8_I1_LUT4_O_I2 I3=L0_LUT4_I3_8_I1_LUT4_O_I3 O=L0_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I2_1_O I1=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 I2=R0_LUT4_I3_16_O_LUT4_I2_O I3=L0_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 O=L0_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_I2_I0 I1=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I3_8_I1_LUT4_O_I3 I3=L0_LUT4_I3_8_I1_LUT4_O_I2 O=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 I1=L0_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 I2=R0_LUT4_I3_16_O I3=R0_LUT4_I3_17_O O=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_16_O_LUT4_I2_2_O I2=R0_LUT4_I3_16_O_LUT4_I3_O I3=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_15_O I1=R0_LUT4_I3_12_O I2=R0_LUT4_I3_13_O I3=R0_LUT4_I3_14_O O=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_14_O I1=R0_LUT4_I3_15_O I2=R0_LUT4_I3_13_O I3=R0_LUT4_I3_12_O O=L0_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_8_I2_LUT4_O_I1 I2=L0_LUT4_I3_8_I2_LUT4_O_I2 I3=L0_LUT4_I3_8_I2_LUT4_O_I3 O=L0_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I3_O I1=L0_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_14_I2_LUT4_O_I1 I3=L0_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I2_1_O I1=L0_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_LUT4_I3_16_O_LUT4_I2_2_O O=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_15_O I1=R0_LUT4_I3_14_O I2=R0_LUT4_I3_13_O I3=R0_LUT4_I3_12_O O=L0_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_LUT4_I3_16_O_LUT4_I2_O O=L0_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I2_1_O I1=L0_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R0_LUT4_I3_16_O_LUT4_I2_2_O I3=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I3_O I1=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R0_LUT4_I3_16_O_LUT4_I2_2_O I3=L0_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_15_O I1=R0_LUT4_I3_14_O I2=R0_LUT4_I3_13_O I3=R0_LUT4_I3_12_O O=L0_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I2_1_O I1=L0_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=R0_LUT4_I3_16_O_LUT4_I2_O I3=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I2_1_O I1=L0_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I0 I2=R0_LUT4_I3_16_O_LUT4_I2_O I3=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_15_O I1=R0_LUT4_I3_13_O I2=R0_LUT4_I3_14_O I3=R0_LUT4_I3_12_O O=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_16_O_LUT4_I3_O I1=L0_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=R0_LUT4_I3_16_O_LUT4_I2_2_O I3=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_13_O I1=R0_LUT4_I3_14_O I2=R0_LUT4_I3_15_O I3=R0_LUT4_I3_12_O O=L0_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L0_LUT4_I3_9_I0 I1=L0_LUT4_I3_9_I1 I2=L0_LUT4_I3_9_I2 I3=L0(16) O=R1_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L0_LUT4_I3_9_I0_LUT4_O_I0 I1=L0_LUT4_I3_9_I0_LUT4_O_I1 I2=L0_LUT4_I3_9_I0_LUT4_O_I2 I3=L0_LUT4_I3_9_I0_LUT4_O_I3 O=L0_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I2 I3=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I3_9_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I1_8_I3_LUT4_O_I1_LUT4_O_I3 I2=R0_LUT4_I3_34_O_LUT4_I2_2_O I3=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_33_O I1=R0_LUT4_I3_31_O I2=R0_LUT4_I3_32_O I3=R0_LUT4_I3_30_O O=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_O I1=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_35_O_LUT4_I2_O I3=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_33_O I1=R0_LUT4_I3_30_O I2=R0_LUT4_I3_31_O I3=R0_LUT4_I3_32_O O=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_33_O I1=R0_LUT4_I3_31_O I2=R0_LUT4_I3_30_O I3=R0_LUT4_I3_32_O O=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_LUT4_I3_34_O_LUT4_I2_2_O O=L0_LUT4_I3_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_8_I3_LUT4_O_I0_LUT4_O_I3 I2=L0_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R0_LUT4_I3_35_O_LUT4_I2_O O=L0_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=R0_LUT4_I3_32_O I1=R0_LUT4_I3_31_O I2=R0_LUT4_I3_30_O I3=R0_LUT4_I3_33_O O=L0_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_35_O_LUT4_I2_O I1=R0_LUT4_I3_34_O_LUT4_I2_2_O I2=L0_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_9_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R0_LUT4_I3_31_O I1=R0_LUT4_I3_32_O I2=R0_LUT4_I3_33_O I3=R0_LUT4_I3_30_O O=L0_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_2_O I1=L0_LUT4_I1_8_I3_LUT4_O_I0_LUT4_O_I0 I2=R0_LUT4_I3_35_O_LUT4_I2_O I3=L0_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 O=L0_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_9_I1_LUT4_O_I2 I3=L0_LUT4_I3_9_I1_LUT4_O_I3 O=L0_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I1_8_I2_LUT4_O_I2 O=L0_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I1=R0_LUT4_I3_34_O_LUT4_I2_1_O I2=L0_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 I3=L0_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_2_O I1=L0_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R0_LUT4_I3_34_O_LUT4_I2_O O=L0_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I1_8_I2_LUT4_O_I3 I3=L0_LUT4_I3_9_I2_LUT4_O_I3 O=L0_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_1_O I1=L0_LUT4_I1_1_I2_LUT4_O_I2 I2=R0_LUT4_I3_34_O_LUT4_I2_O I3=L0_LUT4_I1_8_I3_LUT4_O_I1_LUT4_O_I3 O=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I1_8_I3_LUT4_O_I1_LUT4_O_I1 I1=R0_LUT4_I3_34_O_LUT4_I2_2_O I2=R0_LUT4_I3_35_O_LUT4_I2_O I3=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_33_O I1=R0_LUT4_I3_32_O I2=R0_LUT4_I3_30_O I3=R0_LUT4_I3_31_O O=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_LUT4_I3_35_O_LUT4_I2_O I1=R0_LUT4_I3_34_O_LUT4_I2_2_O I2=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R0_LUT4_I3_34_O_LUT4_I2_2_O I1=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L0_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=R0_LUT4_I3_35_O_LUT4_I2_O O=L0_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_I2_O I1=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=L0_LUT4_I3_I0_LUT4_O_I2 I3=L0_LUT4_I3_I0_LUT4_O_I3 O=L0_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_O I1=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_47_O_LUT4_I2_O I3=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 O=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_44_O I1=R0_LUT4_I3_43_O I2=R0_LUT4_I3_45_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_O I1=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 I2=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3 I3=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 O=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=R0_LUT4_I3_44_O I1=R0_LUT4_I3_45_O I2=R0_LUT4_I3_43_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110111001111 +.subckt LUT4 I0=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_LUT4_I3_46_O_LUT4_I2_1_O I2=R0_LUT4_I3_46_O_LUT4_I2_2_O I3=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_LUT4_I3_44_O I2=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R0_LUT4_I3_45_O O=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=R0_LUT4_I3_44_O I1=R0_LUT4_I3_43_O I2=R0_LUT4_I3_42_O I3=R0_LUT4_I3_45_O O=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0 I1=L0_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I2=L0_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=R0_LUT4_I3_43_O I2=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=R0_LUT4_I3_45_O O=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=R0_LUT4_I3_46_O_LUT4_I2_O I2=R0_LUT4_I3_42_O I3=R0_LUT4_I3_44_O O=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I1_3_I2_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_O I1=L0_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 I2=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 I3=R0_LUT4_I3_46_O_LUT4_I2_1_O O=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_47_O_LUT4_I2_O I1=L0_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 I3=R0_LUT4_I3_46_O_LUT4_I2_2_O O=L0_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_I2_LUT4_O_I0 I1=L0_LUT4_I3_I2_LUT4_O_I1 I2=L0_LUT4_I3_I2_LUT4_O_I2 I3=L0_LUT4_I3_I2_LUT4_O_I3 O=L0_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2 I3=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I3 O=L0_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_O I1=L0_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R0_LUT4_I3_45_O I1=R0_LUT4_I3_44_O I2=R0_LUT4_I3_46_O_LUT4_I2_1_O I3=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_47_O_LUT4_I2_O I1=L0_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_LUT4_I3_46_O_LUT4_I2_2_O I3=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=L0_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_LUT4_I3_46_O_LUT4_I2_O I3=R0_LUT4_I3_46_O_LUT4_I2_1_O O=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011001100110101 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_44_O I3=R0_LUT4_I3_45_O O=L0_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_LUT4_I3_46_O_LUT4_I2_O O=L0_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L0_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1 I3=R0_LUT4_I3_46_O_LUT4_I2_1_O O=L0_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_LUT4_I3_47_O_LUT4_I2_O I1=L0_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_46_O_LUT4_I2_2_O I3=L0_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_45_O I1=R0_LUT4_I3_44_O I2=R0_LUT4_I3_43_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_O I1=L0_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_LUT4_I3_47_O_LUT4_I2_O I3=L0_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=L0_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_42_O I1=R0_LUT4_I3_44_O I2=R0_LUT4_I3_43_O I3=R0_LUT4_I3_45_O O=L0_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_45_O I1=R0_LUT4_I3_44_O I2=R0_LUT4_I3_43_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_LUT4_I3_46_O_LUT4_I2_1_O I1=L0_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_LUT4_I3_46_O_LUT4_I2_2_O I3=L0_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 O=L0_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_LUT4_I3_44_O I1=R0_LUT4_I3_45_O I2=R0_LUT4_I3_43_O I3=R0_LUT4_I3_42_O O=L0_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_LUT4_I3_44_O I1=R0_LUT4_I3_42_O I2=R0_LUT4_I3_43_O I3=R0_LUT4_I3_45_O O=L0_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt ff CQZ=L0(1) D=IP(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(2) D=IP(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(11) D=IP(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(12) D=IP(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(13) D=IP(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(14) D=IP(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(15) D=IP(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(16) D=IP(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(17) D=IP(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(18) D=IP(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(19) D=IP(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(20) D=IP(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(3) D=IP(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(21) D=IP(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(22) D=IP(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(23) D=IP(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(24) D=IP(56) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(25) D=IP(57) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(26) D=IP(58) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(27) D=IP(59) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(28) D=IP(60) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(29) D=IP(61) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(30) D=IP(62) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(4) D=IP(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(31) D=IP(63) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(32) D=IP(64) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(5) D=IP(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(6) D=IP(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(7) D=IP(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(8) D=IP(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(9) D=IP(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L0(10) D=IP(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:108.1-109.25|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L10(1) I2=L10_LUT4_I1_I2 I3=L10_LUT4_I1_I3 O=R11_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=L10(7) I2=L10_LUT4_I1_1_I2 I3=L10_LUT4_I1_1_I3 O=R11_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_1_I2_LUT4_O_I1 I2=L10_LUT4_I1_1_I2_LUT4_O_I2 I3=L10_LUT4_I1_1_I2_LUT4_O_I3 O=L10_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_16_I1_LUT4_O_I1 I2=L10_LUT4_I3_16_I1_LUT4_O_I3 I3=L10_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I1_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=L10_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_46_O_LUT4_I2_2_O I3=R10_LUT4_I3_46_O_LUT4_I2_O O=L10_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I0 I1=R10_LUT4_I3_46_O_LUT4_I2_2_O I2=L10_LUT4_I3_4_I2_LUT4_I2_I1 I3=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R10_LUT4_I3_44_O I1=R10_LUT4_I3_42_O I2=R10_LUT4_I3_43_O I3=R10_LUT4_I3_45_O O=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_47_O_LUT4_I2_O I1=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I2 I3=R10_LUT4_I3_46_O_LUT4_I2_O O=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_45_O I1=R10_LUT4_I3_44_O I2=R10_LUT4_I3_43_O I3=R10_LUT4_I3_42_O O=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_16_I1_LUT4_O_I3_LUT4_O_I3 I3=L10_LUT4_I1_1_I2_LUT4_O_I3 O=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_2_O I1=L10_LUT4_I3_4_I0_LUT4_O_I1 I2=L10_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I1_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I0 I3=R10_LUT4_I3_46_O_LUT4_I2_O O=L10_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_47_O_LUT4_I2_O I1=L10_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 I2=R10_LUT4_I3_46_O_LUT4_I2_1_O I3=L10_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_4_I0_LUT4_O_I2 I2=L10_LUT4_I1_1_I3_LUT4_O_I2 I3=L10_LUT4_I1_1_I3_LUT4_O_I3 O=L10_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_1_O I1=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_46_O_LUT4_I2_O I3=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_45_O I1=R10_LUT4_I3_43_O I2=R10_LUT4_I3_42_O I3=R10_LUT4_I3_44_O O=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_45_O I1=R10_LUT4_I3_44_O I2=R10_LUT4_I3_43_O I3=R10_LUT4_I3_42_O O=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_47_O_LUT4_I2_O I1=L10_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_46_O_LUT4_I2_2_O I3=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_4_I1_LUT4_O_I3 I1=L10_LUT4_I3_26_I1_LUT4_O_I2 I2=L10_LUT4_I1_1_I3_LUT4_O_I2 I3=L10_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=R10_LUT4_I3_47_O_LUT4_I2_O I2=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=L10_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=R10_LUT4_I3_46_O_LUT4_I2_1_O I2=L10_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 I3=R10_LUT4_I3_46_O_LUT4_I2_O O=L10_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10(26) I2=L10_LUT4_I1_2_I2 I3=L10_LUT4_I1_2_I3 O=R11_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_2_I2_LUT4_O_I1 I2=L10_LUT4_I1_2_I2_LUT4_O_I2 I3=L10_LUT4_I1_I3_LUT4_O_I2 O=L10_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_2_O O=L10_LUT4_I1_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R10_LUT4_I3_10_O_LUT4_I2_O O=L10_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=L10_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I1_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_2_O O=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_9_O I1=R10_LUT4_I3_8_O I2=R10_LUT4_I3_6_O I3=R10_LUT4_I3_7_O O=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_9_O I1=R10_LUT4_I3_8_O I2=R10_LUT4_I3_7_O I3=R10_LUT4_I3_6_O O=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=L10_LUT4_I2_I3_LUT4_O_I2 I2=L10_LUT4_I3_22_I1 I3=L10_LUT4_I1_2_I3_LUT4_O_I3 O=L10_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O O=L10_LUT4_I1_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L10_LUT4_I1_I2_LUT4_O_I2 I3=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=L10_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_11_O_LUT4_I2_O O=L10_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_O O=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_2_O I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_9_O I1=R10_LUT4_I3_6_O I2=R10_LUT4_I3_7_O I3=R10_LUT4_I3_8_O O=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_9_O I1=R10_LUT4_I3_8_O I2=R10_LUT4_I3_7_O I3=R10_LUT4_I3_6_O O=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I1_I3_LUT4_O_I0 I1=L10_LUT4_I1_I3_LUT4_O_I1 I2=L10_LUT4_I1_I3_LUT4_O_I2 I3=L10_LUT4_I1_I3_LUT4_O_I3 O=L10_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2 I3=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3 O=L10_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_1_O O=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_7_O I1=R10_LUT4_I3_6_O I2=R10_LUT4_I3_9_O I3=R10_LUT4_I3_8_O O=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_9_O I1=R10_LUT4_I3_8_O I2=R10_LUT4_I3_7_O I3=R10_LUT4_I3_6_O O=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_2_O O=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_9_O I1=R10_LUT4_I3_7_O I2=R10_LUT4_I3_8_O I3=R10_LUT4_I3_6_O O=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_8_O I1=R10_LUT4_I3_7_O I2=R10_LUT4_I3_9_O I3=R10_LUT4_I3_6_O O=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_10_O_LUT4_I2_2_O I3=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_8_O I1=R10_LUT4_I3_7_O I2=R10_LUT4_I3_6_O I3=R10_LUT4_I3_9_O O=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L10_LUT4_I1_I3_LUT4_O_I3 I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_O O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_9_O I1=R10_LUT4_I3_8_O I2=R10_LUT4_I3_7_O I3=R10_LUT4_I3_6_O O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_8_O I1=R10_LUT4_I3_9_O I2=R10_LUT4_I3_7_O I3=R10_LUT4_I3_6_O O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_9_O I1=R10_LUT4_I3_7_O I2=R10_LUT4_I3_6_O I3=R10_LUT4_I3_8_O O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_2_O O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R10_LUT4_I3_10_O_LUT4_I2_2_O I3=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_7_O I1=R10_LUT4_I3_8_O I2=R10_LUT4_I3_9_O I3=R10_LUT4_I3_6_O O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_2_O I1=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I2=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_10_O_LUT4_I2_O O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O I2=R10_LUT4_I3_11_O_LUT4_I2_O I3=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_8_O I1=R10_LUT4_I3_6_O I2=R10_LUT4_I3_7_O I3=R10_LUT4_I3_9_O O=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_22_I2_LUT4_O_I2 I3=L10_LUT4_I1_2_I2_LUT4_O_I2 O=L10_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10(10) I3=L10_LUT4_I2_I3 O=R11_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10(15) I3=L10_LUT4_I2_1_I3 O=R11_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L10_LUT4_I2_1_I3_LUT4_O_I0 I1=L10_LUT4_I3_6_I0_LUT4_I0_O I2=L10_LUT4_I2_1_I3_LUT4_O_I2 I3=L10_LUT4_I2_1_I3_LUT4_O_I3 O=L10_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 I3=L10_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 O=L10_LUT4_I2_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_16_O_LUT4_I2_O I3=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 O=L10_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_17_O_LUT4_I2_O I1=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I0 I2=R10_LUT4_I3_16_O_LUT4_I2_2_O I3=L10_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_6_I0_LUT4_O_I3 I3=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O O=L10_LUT4_I2_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L10_LUT4_I2_I3_LUT4_O_I0 I1=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=L10_LUT4_I2_I3_LUT4_O_I2 I3=L10_LUT4_I2_I3_LUT4_O_I3 O=L10_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L10_LUT4_I1_I3_LUT4_O_I3 I1=L10_LUT4_I1_I3_LUT4_O_I1 I2=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I1_I2_LUT4_O_I2 I1=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_22_I1_LUT4_O_I2 I3=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_1_O O=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_O O=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_10_O_LUT4_I2_2_O I3=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_O I1=L10_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R10_LUT4_I3_10_O_LUT4_I2_2_O O=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3 O=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_O I1=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_11_O_LUT4_I2_O O=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_O O=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_10_O_LUT4_I2_1_O O=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_10_O_LUT4_I2_2_O I3=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_I0 I1=L10_LUT4_I3_I1 I2=L10_LUT4_I3_I2 I3=L10(2) O=R11_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I1=L10_LUT4_I3_1_I1 I2=L10_LUT4_I3_1_I2 I3=L10(6) O=R11_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L10_LUT4_I3_10_I0 I1=L10_LUT4_I3_21_I0 I2=L10_LUT4_I3_10_I2 I3=L10(29) O=R11_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_21_I2_LUT4_O_I1 I3=L10_LUT4_I3_2_I1 O=L10_LUT4_I3_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_2_I2_LUT4_O_I2 I3=L10_LUT4_I3_21_I1_LUT4_O_I1 O=L10_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L10_LUT4_I3_14_I0 I1=L10_LUT4_I3_11_I1 I2=L10_LUT4_I3_11_I2 I3=L10(3) O=R11_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_8_I0_LUT4_O_I3 I2=L10_LUT4_I3_8_I0_LUT4_O_I1 I3=L10_LUT4_I3_8_I0_LUT4_O_I2 O=L10_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_18_I2_LUT4_O_I2 I2=L10_LUT4_I3_14_I2_LUT4_O_I3 I3=L10_LUT4_I3_11_I2_LUT4_O_I3 O=L10_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3 I2=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I3_8_I2_LUT4_O_I3 O=L10_LUT4_I3_11_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L10_LUT4_I3_21_I0 I1=L10_LUT4_I3_12_I1 I2=L10_LUT4_I3_12_I2 I3=L10(4) O=R11_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_12_I1_LUT4_O_I1 I2=L10_LUT4_I3_12_I1_LUT4_O_I2 I3=L10_LUT4_I3_21_I0_LUT4_O_I1 O=L10_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_O I1=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_28_O_LUT4_I2_1_O I3=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 O=L10_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=R10_LUT4_I3_29_O_LUT4_I2_O I2=R10_LUT4_I3_28_O_LUT4_I2_2_O I3=L10_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 O=L10_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_12_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_1_O I1=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_28_O_LUT4_I2_2_O I3=L10_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 O=L10_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_O I1=L10_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_29_O_LUT4_I2_O O=L10_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_21_I2_LUT4_O_I1 I1=L10_LUT4_I3_2_I0_LUT4_O_I3 I2=L10_LUT4_I3_12_I2_LUT4_O_I2 I3=L10_LUT4_I3_12_I2_LUT4_O_I3 O=L10_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_2_O I1=L10_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_29_O_LUT4_I2_O I3=L10_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_O I1=L10_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 I2=R10_LUT4_I3_28_O_LUT4_I2_1_O I3=L10_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I1 O=L10_LUT4_I3_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_13_I0 I1=L10_LUT4_I3_13_I1 I2=L10_LUT4_I3_13_I2 I3=L10(5) O=R11_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L10_LUT4_I2_1_I3_LUT4_O_I0 I1=L10_LUT4_I3_6_I1_LUT4_O_I0 I2=L10_LUT4_I3_6_I0_LUT4_I0_O I3=L10_LUT4_I3_13_I0_LUT4_O_I3 O=L10_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=L10_LUT4_I3_13_I1_LUT4_O_I0 I1=L10_LUT4_I3_6_I2_LUT4_O_I1 I2=L10_LUT4_I3_13_I1_LUT4_O_I2 I3=L10_LUT4_I3_13_I1_LUT4_O_I3 O=L10_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_13_I1_LUT4_O_I0_LUT4_O_I1 I2=L10_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 I3=R10_LUT4_I3_16_O_LUT4_I2_1_O O=L10_LUT4_I3_13_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_13_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I3 I3=R10_LUT4_I3_16_O_LUT4_I2_O O=L10_LUT4_I3_13_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_17_O_LUT4_I2_O I1=L10_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_16_O_LUT4_I2_2_O I3=L10_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=L10_LUT4_I3_13_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_17_O_LUT4_I2_O I1=L10_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_16_O_LUT4_I2_2_O O=L10_LUT4_I3_13_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_14_O I1=R10_LUT4_I3_12_O I2=R10_LUT4_I3_13_O I3=R10_LUT4_I3_15_O O=L10_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_16_O_LUT4_I2_O I3=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I3_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_15_O I1=R10_LUT4_I3_13_O I2=R10_LUT4_I3_14_O I3=R10_LUT4_I3_12_O O=L10_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_13_I2_LUT4_I2_I1 I2=L10_LUT4_I3_13_I2 I3=L10_LUT4_I3_13_I1_LUT4_O_I0 O=L10_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_13_I2_LUT4_O_I1 I2=R10_LUT4_I3_16_O_LUT4_I2_2_O I3=L10_LUT4_I3_13_I2_LUT4_O_I3 O=L10_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_16_O_LUT4_I2_O O=L10_LUT4_I3_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_I3 I2=R10_LUT4_I3_17_O_LUT4_I2_O I3=L10_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_13_I2_LUT4_O_I3 I2=R10_LUT4_I3_16_O_LUT4_I2_O I3=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_I3 O=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_15_O I1=R10_LUT4_I3_12_O I2=R10_LUT4_I3_13_O I3=R10_LUT4_I3_14_O O=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O I1=L10_LUT4_I3_6_I0_LUT4_I1_I3_LUT4_O_I2 I2=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 I3=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 O=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_O I1=L10_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 I2=L10_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_16_O_LUT4_I2_2_O O=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I2=L10_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 I3=R10_LUT4_I3_17_O_LUT4_I2_O O=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_15_O I1=R10_LUT4_I3_14_O I2=R10_LUT4_I3_13_O I3=R10_LUT4_I3_12_O O=L10_LUT4_I3_13_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_14_I0 I1=L10_LUT4_I3_14_I1 I2=L10_LUT4_I3_14_I2 I3=L10(8) O=R11_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_18_I2 I2=L10_LUT4_I3_14_I0_LUT4_O_I2 I3=L10_LUT4_I3_18_I0_LUT4_O_I3 O=L10_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_14_I0_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_8_I2_LUT4_O_I1 O=L10_LUT4_I3_14_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I3_O I1=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_8_I1_LUT4_I1_I2 I3=L10_LUT4_I3_14_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_14_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_O_LUT4_I2_2_O I3=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_14_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_18_I1_LUT4_O_I1 I3=L10_LUT4_I3_8_I0_LUT4_O_I0 O=L10_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_18_I2_LUT4_O_I2 I2=L10_LUT4_I3_8_I2_LUT4_O_I1 I3=L10_LUT4_I3_14_I2_LUT4_O_I3 O=L10_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_O_LUT4_I2_2_O I3=L10_LUT4_I3_8_I1_LUT4_I1_I2 O=L10_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_O_LUT4_I2_1_O I3=L10_LUT4_I3_18_I2_LUT4_O_I0 O=L10_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_O_LUT4_I3_O I3=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_24_I0 I1=L10_LUT4_I3_15_I1 I2=L10_LUT4_I3_15_I2 I3=L10(9) O=R11_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_15_I1_LUT4_O_I1 I2=L10_LUT4_I3_24_I1_LUT4_O_I1 I3=L10_LUT4_I3_24_I1_LUT4_O_I2 O=L10_LUT4_I3_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_15_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_41_O_LUT4_I2_O I3=L10_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_1_O I1=L10_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I3 I2=L10_LUT4_I3_24_I0_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_40_O_LUT4_I2_2_O O=L10_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_24_I2_LUT4_O_I2 I3=L10_LUT4_I3_3_I1_LUT4_O_I3 O=L10_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L10_LUT4_I3_26_I0 I1=L10_LUT4_I3_16_I1 I2=L10_LUT4_I3_16_I2 I3=L10(12) O=R11_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L10_LUT4_I3_26_I2_LUT4_O_I3 I1=L10_LUT4_I3_16_I1_LUT4_O_I1 I2=L10_LUT4_I3_16_I1_LUT4_O_I2 I3=L10_LUT4_I3_16_I1_LUT4_O_I3 O=L10_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_16_I1_LUT4_O_I1_LUT4_I3_I1 I2=L10_LUT4_I3_16_I1_LUT4_O_I1_LUT4_I3_I2 I3=L10_LUT4_I3_16_I1_LUT4_O_I1 O=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_1_O I1=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R10_LUT4_I3_46_O_LUT4_I2_O I3=L10_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_16_I1_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_47_O_LUT4_I2_O I1=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3 I2=R10_LUT4_I3_46_O_LUT4_I2_2_O I3=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I0 O=L10_LUT4_I3_16_I1_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_16_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_47_O_LUT4_I2_O I1=L10_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_46_O_LUT4_I2_1_O I3=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_2_O I1=L10_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=R10_LUT4_I3_46_O_LUT4_I2_O O=L10_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I1_1_I2_LUT4_O_I2 I3=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 O=L10_LUT4_I3_16_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_16_I1_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I3_16_I1_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_16_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_2_O I1=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3 I2=L10_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I1 I3=R10_LUT4_I3_46_O_LUT4_I2_O O=L10_LUT4_I3_16_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_47_O_LUT4_I2_O I1=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I0 I2=L10_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_46_O_LUT4_I2_1_O O=L10_LUT4_I3_16_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_26_I1_LUT4_O_I2 I2=L10_LUT4_I3_4_I1_LUT4_O_I3 I3=L10_LUT4_I3_4_I1_LUT4_O_I1 O=L10_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L10_LUT4_I3_17_I0 I1=L10_LUT4_I3_17_I1 I2=L10_LUT4_I3_17_I2 I3=L10(13) O=R11_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=L10_LUT4_I3_I0_LUT4_O_I2 I1=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I2=L10_LUT4_I3_I0_LUT4_O_I1 I3=L10_LUT4_I3_17_I0_LUT4_O_I3 O=L10_LUT4_I3_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_I1_LUT4_O_I1 I2=L10_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=L10_LUT4_I3_17_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L10_LUT4_I3_17_I1_LUT4_O_I0 I1=R10_LUT4_I3_23_O_LUT4_I2_O I2=L10_LUT4_I3_I2_LUT4_O_I1 I3=L10_LUT4_I3_17_I1_LUT4_O_I3 O=L10_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R10_LUT4_I3_21_O I1=R10_LUT4_I3_20_O I2=R10_LUT4_I3_19_O I3=R10_LUT4_I3_18_O O=L10_LUT4_I3_17_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_22_O_LUT4_I2_1_O I3=L10_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_17_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_20_I2_LUT4_I3_I2_LUT4_O_I3 I2=R10_LUT4_I3_22_O_LUT4_I2_2_O I3=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_21_O I1=R10_LUT4_I3_20_O I2=R10_LUT4_I3_19_O I3=R10_LUT4_I3_18_O O=L10_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_17_I2_LUT4_O_I1 I2=R10_LUT4_I3_22_O_LUT4_I2_2_O I3=L10_LUT4_I3_17_I1_LUT4_O_I0 O=L10_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_22_O_LUT4_I2_1_O O=L10_LUT4_I3_17_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_20_I2_LUT4_I3_I1_LUT4_O_I3 I2=R10_LUT4_I3_23_O_LUT4_I2_O I3=L10_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 O=L10_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_21_O I1=R10_LUT4_I3_18_O I2=R10_LUT4_I3_19_O I3=R10_LUT4_I3_20_O O=L10_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L10_LUT4_I3_18_I0 I1=L10_LUT4_I3_18_I1 I2=L10_LUT4_I3_18_I2 I3=L10(14) O=R11_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_8_I2_LUT4_O_I3 I3=L10_LUT4_I3_18_I0_LUT4_O_I3 O=L10_LUT4_I3_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=L10_LUT4_I3_8_I2_LUT4_O_I3 I1=L10_LUT4_I3_8_I1_LUT4_I1_O I2=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_18_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I3_O I1=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_O_LUT4_I2_1_O I3=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_5_O I1=R10_LUT4_I3_3_O I2=R10_LUT4_I3_4_O I3=R10_LUT4_I3_2_O O=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_O_LUT4_I2_2_O O=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_4_O I1=R10_LUT4_I3_5_O I2=R10_LUT4_I3_3_O I3=R10_LUT4_I3_2_O O=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_5_O I1=R10_LUT4_I3_4_O I2=R10_LUT4_I3_3_O I3=R10_LUT4_I3_2_O O=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_18_I1_LUT4_O_I1 I2=L10_LUT4_I3_18_I1_LUT4_O_I2 I3=L10_LUT4_I3_8_I0_LUT4_O_I2 O=L10_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_18_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_8_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_1_I1 I3=R10_LUT4_I3_O_LUT4_I2_2_O O=L10_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I3_O I1=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_I1 I2=L10_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 I3=R10_LUT4_I3_O_LUT4_I2_1_O O=L10_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_18_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I3_O I1=L10_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_O_LUT4_I2_1_O I3=L10_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I1 O=L10_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_4_O I1=R10_LUT4_I3_3_O I2=R10_LUT4_I3_5_O I3=R10_LUT4_I3_2_O O=L10_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 I2=R10_LUT4_I3_O_LUT4_I2_2_O I3=L10_LUT4_I3_8_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_18_I2_LUT4_O_I0 I1=R10_LUT4_I3_O_LUT4_I2_2_O I2=L10_LUT4_I3_18_I2_LUT4_O_I2 I3=L10_LUT4_I3_18_I2_LUT4_O_I3 O=L10_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R10_LUT4_I3_5_O I1=R10_LUT4_I3_4_O I2=R10_LUT4_I3_3_O I3=R10_LUT4_I3_2_O O=L10_LUT4_I3_18_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_18_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_O_LUT4_I2_1_O O=L10_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I3_O I1=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=L10_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_O_LUT4_I2_2_O O=L10_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_O_LUT4_I2_1_O O=L10_LUT4_I3_18_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R10_LUT4_I3_O_LUT4_I3_O O=L10_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_2_O I1=R10_LUT4_I3_4_O I2=R10_LUT4_I3_3_O I3=R10_LUT4_I3_5_O O=L10_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L10_LUT4_I3_19_I0 I1=L10_LUT4_I3_25_I1 I2=L10_LUT4_I3_19_I2 I3=L10(16) O=R11_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_25_I2 I2=L10_LUT4_I3_19_I0_LUT4_O_I2 I3=L10_LUT4_I3_1_I1_LUT4_O_I3 O=L10_LUT4_I3_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=L10_LUT4_I3_19_I2_LUT4_I3_I0 I1=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I2=L10_LUT4_I3_25_I2_LUT4_O_I3 I3=L10_LUT4_I3_19_I2 O=L10_LUT4_I3_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_5_I0_LUT4_O_I0_LUT4_I3_1_O I3=L10_LUT4_I3_19_I2_LUT4_I3_I0_LUT4_O_I3 O=L10_LUT4_I3_19_I2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_35_O_LUT4_I2_O I1=L10_LUT4_I3_25_I1_LUT4_O_I3_LUT4_O_I0 I2=R10_LUT4_I3_34_O_LUT4_I2_2_O I3=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I3_19_I2_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_2_O I1=R10_LUT4_I3_34_O_LUT4_I2_1_O I2=L10_LUT4_I3_19_I2_LUT4_O_I2 I3=L10_LUT4_I3_19_I2_LUT4_O_I3 O=L10_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_19_I2_LUT4_O_I2_LUT4_I2_I1 I2=L10_LUT4_I3_19_I2_LUT4_O_I2 I3=R10_LUT4_I3_34_O_LUT4_I2_1_O O=L10_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_35_O_LUT4_I2_O I1=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I2=L10_LUT4_I3_25_I1_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_34_O_LUT4_I2_2_O O=L10_LUT4_I3_19_I2_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_33_O I1=R10_LUT4_I3_32_O I2=R10_LUT4_I3_31_O I3=R10_LUT4_I3_30_O O=L10_LUT4_I3_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_1_O I1=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_34_O_LUT4_I2_2_O I3=L10_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I3_19_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_1_I1_LUT4_O_I0 I1=L10_LUT4_I3_5_I1_LUT4_O_I1 I2=L10_LUT4_I3_1_I1_LUT4_O_I2 I3=L10_LUT4_I3_1_I1_LUT4_O_I3 O=L10_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=R10_LUT4_I3_35_O_LUT4_I2_O I1=R10_LUT4_I3_34_O_LUT4_I2_O I2=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_O I1=L10_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I2=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_35_O_LUT4_I2_O O=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_32_O I1=R10_LUT4_I3_33_O I2=R10_LUT4_I3_31_O I3=R10_LUT4_I3_30_O O=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_O I1=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_35_O_LUT4_I2_O I3=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_32_O I1=R10_LUT4_I3_30_O I2=R10_LUT4_I3_31_O I3=R10_LUT4_I3_33_O O=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_33_O I1=R10_LUT4_I3_32_O I2=R10_LUT4_I3_30_O I3=R10_LUT4_I3_31_O O=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L10_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I0 I1=L10_LUT4_I3_19_I2_LUT4_I3_I0 I2=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I3=L10_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_1_I2_LUT4_O_I3 I1=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R10_LUT4_I3_34_O I3=R10_LUT4_I3_35_O O=L10_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_O I1=L10_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_35_O_LUT4_I2_O O=L10_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_1_I1_LUT4_O_I2 I2=L10_LUT4_I3_1_I2 I3=L10_LUT4_I3_5_I1_LUT4_O_I1 O=L10_LUT4_I3_19_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_1_I2_LUT4_O_I1 I2=R10_LUT4_I3_34_O_LUT4_I2_2_O I3=L10_LUT4_I3_1_I2_LUT4_O_I3 O=L10_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_34_O_LUT4_I2_1_O O=L10_LUT4_I3_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_O I1=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R10_LUT4_I3_35_O_LUT4_I2_O O=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_33_O I1=R10_LUT4_I3_32_O I2=R10_LUT4_I3_31_O I3=R10_LUT4_I3_30_O O=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_31_O I1=R10_LUT4_I3_32_O I2=R10_LUT4_I3_33_O I3=R10_LUT4_I3_30_O O=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_33_O I1=R10_LUT4_I3_32_O I2=R10_LUT4_I3_31_O I3=R10_LUT4_I3_30_O O=L10_LUT4_I3_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L10_LUT4_I3_2_I0 I1=L10_LUT4_I3_2_I1 I2=L10_LUT4_I3_2_I2 I3=L10(11) O=R11_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L10_LUT4_I3_20_I0 I1=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I2=L10_LUT4_I3_20_I2 I3=L10(18) O=R11_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=L10_LUT4_I3_17_I2 I1=L10_LUT4_I3_9_I0_LUT4_O_I2 I2=L10_LUT4_I3_I2_LUT4_O_I1 I3=L10_LUT4_I3_20_I0_LUT4_O_I3 O=L10_LUT4_I3_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_20_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_2_O I1=L10_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 I2=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I3=R10_LUT4_I3_22_O_LUT4_I2_1_O O=L10_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I2=R10_LUT4_I3_23_O_LUT4_I2_O I3=L10_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L10_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_20_I2_LUT4_I3_I1 I2=L10_LUT4_I3_20_I2_LUT4_I3_I2 I3=L10_LUT4_I3_20_I2 O=L10_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I3 I2=R10_LUT4_I3_23_O_LUT4_I2_O I3=L10_LUT4_I3_20_I2_LUT4_I3_I1_LUT4_O_I3 O=L10_LUT4_I3_20_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_21_O I1=R10_LUT4_I3_20_O I2=R10_LUT4_I3_18_O I3=R10_LUT4_I3_19_O O=L10_LUT4_I3_20_I2_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_2_O I1=L10_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_22_O_LUT4_I2_1_O I3=L10_LUT4_I3_20_I2_LUT4_I3_I2_LUT4_O_I3 O=L10_LUT4_I3_20_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_20_O I1=R10_LUT4_I3_18_O I2=R10_LUT4_I3_19_O I3=R10_LUT4_I3_21_O O=L10_LUT4_I3_20_I2_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_20_I2_LUT4_O_I1 I2=L10_LUT4_I3_20_I2_LUT4_O_I2 I3=L10_LUT4_I3_I1_LUT4_O_I1 O=L10_LUT4_I3_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_2_O I1=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_22_O_LUT4_I2_1_O O=L10_LUT4_I3_20_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_20_O I1=R10_LUT4_I3_19_O I2=R10_LUT4_I3_21_O I3=R10_LUT4_I3_18_O O=L10_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_23_O_LUT4_I2_O I3=L10_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_19_O I1=R10_LUT4_I3_18_O I2=R10_LUT4_I3_21_O I3=R10_LUT4_I3_20_O O=L10_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_20_O I1=R10_LUT4_I3_21_O I2=R10_LUT4_I3_19_O I3=R10_LUT4_I3_18_O O=L10_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L10_LUT4_I3_21_I0 I1=L10_LUT4_I3_21_I1 I2=L10_LUT4_I3_21_I2 I3=L10(19) O=R11_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_21_I0_LUT4_O_I1 I2=L10_LUT4_I3_2_I2 I3=L10_LUT4_I3_21_I0_LUT4_O_I3 O=L10_LUT4_I3_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_21_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_O I1=L10_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_28_O_LUT4_I2_1_O I3=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=L10_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_26_O I1=R10_LUT4_I3_24_O I2=R10_LUT4_I3_25_O I3=R10_LUT4_I3_27_O O=L10_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L10_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=R10_LUT4_I3_28_O_LUT4_I2_2_O I2=R10_LUT4_I3_29_O_LUT4_I2_O I3=L10_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 O=L10_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_21_I1_LUT4_O_I1 I1=L10_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I3_12_I1_LUT4_O_I1 O=L10_LUT4_I3_21_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 I1=L10_LUT4_I3_2_I2_LUT4_O_I0 I2=R10_LUT4_I3_29_O I3=R10_LUT4_I3_28_O O=L10_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_O I1=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=L10_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_29_O_LUT4_I2_O O=L10_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_21_I1_LUT4_O_I1 I2=L10_LUT4_I3_21_I1_LUT4_O_I2 I3=L10_LUT4_I3_21_I0_LUT4_O_I3 O=L10_LUT4_I3_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_2_I2_LUT4_O_I0 I3=R10_LUT4_I3_28_O_LUT4_I2_O O=L10_LUT4_I3_21_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_28_O_LUT4_I2_1_O I3=L10_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_2_O I1=L10_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_29_O_LUT4_I2_O I3=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=L10_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_26_O I1=R10_LUT4_I3_25_O I2=R10_LUT4_I3_27_O I3=R10_LUT4_I3_24_O O=L10_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_21_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_1_O I1=L10_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_29_O_LUT4_I2_O I3=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=L10_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_O I1=L10_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=R10_LUT4_I3_28_O_LUT4_I2_2_O I3=L10_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_26_O I1=R10_LUT4_I3_27_O I2=R10_LUT4_I3_25_O I3=R10_LUT4_I3_24_O O=L10_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L10_LUT4_I3_21_I2_LUT4_O_I0 I1=L10_LUT4_I3_21_I2_LUT4_O_I1 I2=L10_LUT4_I3_2_I0_LUT4_O_I2 I3=L10_LUT4_I3_2_I1_LUT4_O_I3 O=L10_LUT4_I3_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_2_O I1=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 I2=L10_LUT4_I3_2_I0_LUT4_O_I3 I3=L10_LUT4_I3_21_I2_LUT4_O_I0_LUT4_O_I3 O=L10_LUT4_I3_21_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_21_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_28_O_LUT4_I2_O O=L10_LUT4_I3_21_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_1_O I1=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=R10_LUT4_I3_29_O_LUT4_I2_O I3=L10_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_21_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_29_O_LUT4_I2_O I1=L10_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_2_I0_LUT4_O_I2 I3=L10_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_21_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_2_O I1=L10_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R10_LUT4_I3_29_O_LUT4_I2_O O=L10_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_27_O I1=R10_LUT4_I3_26_O I2=R10_LUT4_I3_25_O I3=R10_LUT4_I3_24_O O=L10_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L10_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 I1=L10_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_29_O I3=R10_LUT4_I3_28_O O=L10_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=L10_LUT4_I3_22_I0 I1=L10_LUT4_I3_22_I1 I2=L10_LUT4_I3_22_I2 I3=L10(20) O=R11_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L10_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=L10_LUT4_I3_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_22_I1_LUT4_O_I2 I3=L10_LUT4_I1_I2_LUT4_O_I2 O=L10_LUT4_I3_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_22_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L10_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_10_O_LUT4_I2_2_O O=L10_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_6_O I1=R10_LUT4_I3_8_O I2=R10_LUT4_I3_7_O I3=R10_LUT4_I3_9_O O=L10_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_I3_LUT4_O_I0 I2=L10_LUT4_I3_22_I2_LUT4_O_I2 I3=L10_LUT4_I1_2_I2_LUT4_O_I1 O=L10_LUT4_I3_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_22_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_11_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_2_O I1=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R10_LUT4_I3_10_O_LUT4_I2_1_O I3=L10_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R10_LUT4_I3_11_O_LUT4_I2_O O=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O I2=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R10_LUT4_I3_10_O_LUT4_I2_O O=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_9_O I1=R10_LUT4_I3_8_O I2=R10_LUT4_I3_7_O I3=R10_LUT4_I3_6_O O=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R10_LUT4_I3_10_O_LUT4_I2_O I1=L10_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R10_LUT4_I3_10_O_LUT4_I2_2_O I3=L10_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_22_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_23_I0 I1=L10_LUT4_I3_23_I1 I2=L10_LUT4_I3_23_I2 I3=L10(21) O=R11_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_6_I1_LUT4_O_I0 I2=L10_LUT4_I2_1_I3_LUT4_O_I0 I3=L10_LUT4_I3_6_I0_LUT4_I0_O O=L10_LUT4_I3_23_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_6_I0_LUT4_O_I2 I2=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L10_LUT4_I3_6_I0_LUT4_I0_O O=L10_LUT4_I3_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_23_I2_LUT4_O_I1 I2=L10_LUT4_I3_23_I2_LUT4_O_I2 I3=L10_LUT4_I3_6_I2_LUT4_O_I0 O=L10_LUT4_I3_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_O I1=L10_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 I2=R10_LUT4_I3_16_O_LUT4_I2_2_O I3=L10_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_23_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_17_O_LUT4_I2_O I3=L10_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_23_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_17_O_LUT4_I2_O I1=L10_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_16_O_LUT4_I2_2_O I3=L10_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_6_I0_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_15_O I1=R10_LUT4_I3_14_O I2=R10_LUT4_I3_13_O I3=R10_LUT4_I3_12_O O=L10_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_I3 I1=R10_LUT4_I3_17_O_LUT4_I2_O I2=R10_LUT4_I3_16_O_LUT4_I2_2_O I3=L10_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_15_O I1=R10_LUT4_I3_14_O I2=R10_LUT4_I3_13_O I3=R10_LUT4_I3_12_O O=L10_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L10_LUT4_I3_24_I0 I1=L10_LUT4_I3_24_I1 I2=L10_LUT4_I3_24_I2 I3=L10(23) O=R11_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L10_LUT4_I3_7_I0_LUT4_O_I0 I1=L10_LUT4_I3_3_I0_LUT4_O_I2 I2=L10_LUT4_I3_24_I0_LUT4_O_I2 I3=L10_LUT4_I3_24_I0_LUT4_O_I3 O=L10_LUT4_I3_24_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_24_I0_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_24_I0_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_40_O_LUT4_I2_1_O O=L10_LUT4_I3_24_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_38_O I1=R10_LUT4_I3_37_O I2=R10_LUT4_I3_36_O I3=R10_LUT4_I3_39_O O=L10_LUT4_I3_24_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_37_O I1=R10_LUT4_I3_38_O I2=R10_LUT4_I3_39_O I3=R10_LUT4_I3_36_O O=L10_LUT4_I3_24_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_41_O_LUT4_I2_O I1=L10_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_40_O_LUT4_I2_2_O I3=L10_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_24_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_36_O I1=R10_LUT4_I3_38_O I2=R10_LUT4_I3_37_O I3=R10_LUT4_I3_39_O O=L10_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_37_O I1=R10_LUT4_I3_36_O I2=R10_LUT4_I3_39_O I3=R10_LUT4_I3_38_O O=L10_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L10_LUT4_I3_7_I1 I1=L10_LUT4_I3_24_I1_LUT4_O_I1 I2=L10_LUT4_I3_24_I1_LUT4_O_I2 I3=L10_LUT4_I3_24_I1_LUT4_O_I3 O=L10_LUT4_I3_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_24_I1_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_24_I1_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_24_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_40_O_LUT4_I2_2_O I3=L10_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 O=L10_LUT4_I3_24_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_1_O I1=L10_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_41_O_LUT4_I2_O I3=L10_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_24_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_24_I1_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I3=R10_LUT4_I3_40_O_LUT4_I2_O O=L10_LUT4_I3_24_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_40_O_LUT4_I2_2_O I3=L10_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_24_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_1_O I1=L10_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_41_O_LUT4_I2_O I3=L10_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_3_I0_LUT4_O_I2 I2=L10_LUT4_I3_24_I2_LUT4_O_I2 I3=L10_LUT4_I3_3_I1_LUT4_O_I2 O=L10_LUT4_I3_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_24_I2_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_24_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_24_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I3 I2=L10_LUT4_I3_24_I0_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_41_O_LUT4_I2_O O=L10_LUT4_I3_24_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_1_O I1=L10_LUT4_I3_24_I0_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_40_O_LUT4_I2_2_O O=L10_LUT4_I3_24_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_25_I0 I1=L10_LUT4_I3_25_I1 I2=L10_LUT4_I3_25_I2 I3=L10(30) O=R11_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_25_I0_LUT4_O_I2 I3=L10_LUT4_I3_5_I1_LUT4_O_I3 O=L10_LUT4_I3_25_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L10_LUT4_I3_19_I2_LUT4_I3_I0 I1=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I2=L10_LUT4_I3_25_I0_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_25_I0_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_25_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_O I1=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_35_O_LUT4_I2_O I3=L10_LUT4_I3_25_I1_LUT4_O_I2_LUT4_O_I2 O=L10_LUT4_I3_25_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_1_O I1=L10_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I2=L10_LUT4_I3_25_I1_LUT4_O_I3_LUT4_O_I0 I3=R10_LUT4_I3_34_O_LUT4_I2_2_O O=L10_LUT4_I3_25_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_25_I1_LUT4_O_I1 I2=L10_LUT4_I3_25_I1_LUT4_O_I2 I3=L10_LUT4_I3_25_I1_LUT4_O_I3 O=L10_LUT4_I3_25_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_O I1=L10_LUT4_I3_5_I2_LUT4_O_I2 I2=L10_LUT4_I3_25_I1_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_35_O_LUT4_I2_O O=L10_LUT4_I3_25_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_33_O I1=R10_LUT4_I3_31_O I2=R10_LUT4_I3_30_O I3=R10_LUT4_I3_32_O O=L10_LUT4_I3_25_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_25_I1_LUT4_O_I2_LUT4_I3_I2 I3=L10_LUT4_I3_25_I1_LUT4_O_I2 O=L10_LUT4_I3_5_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_35_O_LUT4_I2_O I1=R10_LUT4_I3_34_O_LUT4_I2_O I2=L10_LUT4_I3_25_I1_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_25_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_25_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R10_LUT4_I3_33_O I1=R10_LUT4_I3_32_O I2=R10_LUT4_I3_31_O I3=R10_LUT4_I3_30_O O=L10_LUT4_I3_25_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_O I1=L10_LUT4_I3_25_I1_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_35_O_LUT4_I2_O I3=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L10_LUT4_I3_25_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_25_I1_LUT4_O_I3_LUT4_O_I0 I1=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_35_O I3=R10_LUT4_I3_34_O O=L10_LUT4_I3_25_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=R10_LUT4_I3_30_O I1=R10_LUT4_I3_32_O I2=R10_LUT4_I3_31_O I3=R10_LUT4_I3_33_O O=L10_LUT4_I3_25_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_1_I1_LUT4_O_I2 I3=L10_LUT4_I3_25_I2_LUT4_O_I3 O=L10_LUT4_I3_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_35_O_LUT4_I2_O I3=L10_LUT4_I3_1_I2_LUT4_O_I3 O=L10_LUT4_I3_25_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_35_O_LUT4_I2_O I1=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R10_LUT4_I3_34_O_LUT4_I2_O O=L10_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=L10_LUT4_I3_26_I0 I1=L10_LUT4_I3_26_I1 I2=L10_LUT4_I3_26_I2 I3=L10(32) O=R11_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I1_1_I3_LUT4_O_I3 I3=L10_LUT4_I3_26_I0_LUT4_O_I3 O=L10_LUT4_I3_26_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I1_1_I3_LUT4_O_I2 I2=L10_LUT4_I3_26_I1_LUT4_O_I2 I3=L10_LUT4_I3_4_I0 O=L10_LUT4_I3_26_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_26_I1_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_4_I0_LUT4_O_I1 I3=R10_LUT4_I3_47_O_LUT4_I2_O O=L10_LUT4_I3_26_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_26_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_46_O_LUT4_I2_2_O O=L10_LUT4_I3_26_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_1_O I1=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R10_LUT4_I3_46_O_LUT4_I2_O I3=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_26_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I1_1_I2_LUT4_O_I3 I3=L10_LUT4_I3_26_I2_LUT4_O_I3 O=L10_LUT4_I3_26_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I2 I3=L10_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_26_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=L10_LUT4_I3_2_I0_LUT4_O_I0 I1=L10_LUT4_I3_2_I0_LUT4_O_I1 I2=L10_LUT4_I3_2_I0_LUT4_O_I2 I3=L10_LUT4_I3_2_I0_LUT4_O_I3 O=L10_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 I1=L10_LUT4_I3_2_I2_LUT4_O_I0 I2=R10_LUT4_I3_29_O I3=R10_LUT4_I3_28_O O=L10_LUT4_I3_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_O I1=L10_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_28_O_LUT4_I2_1_O I3=L10_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_25_O I1=R10_LUT4_I3_24_O I2=R10_LUT4_I3_27_O I3=R10_LUT4_I3_26_O O=L10_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_27_O I1=R10_LUT4_I3_24_O I2=R10_LUT4_I3_25_O I3=R10_LUT4_I3_26_O O=L10_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_28_O_LUT4_I2_O O=L10_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 I3=R10_LUT4_I3_28_O_LUT4_I2_1_O O=L10_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_O I1=L10_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 I2=R10_LUT4_I3_28_O_LUT4_I2_1_O I3=L10_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_2_O I1=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_29_O_LUT4_I2_O I3=L10_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 O=L10_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_2_I1_LUT4_O_I1 I2=L10_LUT4_I3_2_I1_LUT4_O_I2 I3=L10_LUT4_I3_2_I1_LUT4_O_I3 O=L10_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_O I1=L10_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_29_O_LUT4_I2_O O=L10_LUT4_I3_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_27_O I1=R10_LUT4_I3_26_O I2=R10_LUT4_I3_24_O I3=R10_LUT4_I3_25_O O=L10_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_27_O I1=R10_LUT4_I3_25_O I2=R10_LUT4_I3_24_O I3=R10_LUT4_I3_26_O O=L10_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_1_O I1=L10_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_28_O_LUT4_I2_2_O I3=L10_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_27_O I1=R10_LUT4_I3_25_O I2=R10_LUT4_I3_26_O I3=R10_LUT4_I3_24_O O=L10_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_27_O I1=R10_LUT4_I3_26_O I2=R10_LUT4_I3_25_O I3=R10_LUT4_I3_24_O O=L10_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_29_O_LUT4_I2_O O=L10_LUT4_I3_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_28_O_LUT4_I2_O O=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_1_O I1=L10_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_28_O_LUT4_I2_2_O I3=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_27_O I1=R10_LUT4_I3_26_O I2=R10_LUT4_I3_25_O I3=R10_LUT4_I3_24_O O=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_27_O I1=R10_LUT4_I3_26_O I2=R10_LUT4_I3_25_O I3=R10_LUT4_I3_24_O O=L10_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L10_LUT4_I3_2_I2_LUT4_O_I0 I1=R10_LUT4_I3_28_O_LUT4_I2_1_O I2=L10_LUT4_I3_2_I2_LUT4_O_I2 I3=L10_LUT4_I3_2_I2_LUT4_O_I3 O=L10_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R10_LUT4_I3_27_O I1=R10_LUT4_I3_26_O I2=R10_LUT4_I3_25_O I3=R10_LUT4_I3_24_O O=L10_LUT4_I3_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_12_I1_LUT4_O_I2 I3=L10_LUT4_I3_21_I1_LUT4_O_I2 O=L10_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_28_O_LUT4_I2_O O=L10_LUT4_I3_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_28_O_LUT4_I2_2_O I1=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_29_O_LUT4_I2_O I3=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_25_O I1=R10_LUT4_I3_26_O I2=R10_LUT4_I3_27_O I3=R10_LUT4_I3_24_O O=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_24_O I1=R10_LUT4_I3_26_O I2=R10_LUT4_I3_25_O I3=R10_LUT4_I3_27_O O=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_26_O I1=R10_LUT4_I3_25_O I2=R10_LUT4_I3_24_O I3=R10_LUT4_I3_27_O O=L10_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L10_LUT4_I3_3_I0 I1=L10_LUT4_I3_3_I1 I2=L10_LUT4_I3_3_I2 I3=L10(17) O=R11_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=L10_LUT4_I3_7_I0_LUT4_O_I0 I1=L10_LUT4_I3_3_I0_LUT4_O_I1 I2=L10_LUT4_I3_3_I0_LUT4_O_I2 I3=L10_LUT4_I3_3_I0_LUT4_O_I3 O=L10_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L10_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 I1=L10_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_41_O I3=R10_LUT4_I3_40_O O=L10_LUT4_I3_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I1 I3=R10_LUT4_I3_40_O_LUT4_I2_1_O O=L10_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_41_O_LUT4_I2_O I1=L10_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I3 I2=L10_LUT4_I3_24_I0_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_40_O_LUT4_I2_2_O O=L10_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_40_O_LUT4_I2_2_O I3=L10_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_39_O I1=R10_LUT4_I3_36_O I2=R10_LUT4_I3_37_O I3=R10_LUT4_I3_38_O O=L10_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_3_I1_LUT4_O_I2 I3=L10_LUT4_I3_3_I1_LUT4_O_I3 O=L10_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_41_O_LUT4_I2_O I1=L10_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_40_O_LUT4_I2_2_O I3=L10_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_39_O I1=R10_LUT4_I3_37_O I2=R10_LUT4_I3_38_O I3=R10_LUT4_I3_36_O O=L10_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_40_O_LUT4_I2_1_O O=L10_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_40_O_LUT4_I2_O I3=L10_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 I3=R10_LUT4_I3_40_O_LUT4_I2_1_O O=L10_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_41_O_LUT4_I2_O I1=L10_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 I2=L10_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 I3=R10_LUT4_I3_40_O_LUT4_I2_2_O O=L10_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_3_I2_LUT4_O_I2 I3=L10_LUT4_I3_7_I1_LUT4_O_I3 O=L10_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_1_O I1=L10_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_15_I1_LUT4_O_I1 O=L10_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 I3=R10_LUT4_I3_40_O_LUT4_I2_O O=L10_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L10_LUT4_I3_4_I0 I1=L10_LUT4_I3_4_I1 I2=L10_LUT4_I3_4_I2 I3=L10(22) O=R11_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_4_I1_LUT4_O_I1 I3=L10_LUT4_I3_4_I0 O=L10_LUT4_I3_26_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_O I1=L10_LUT4_I3_4_I0_LUT4_O_I1 I2=L10_LUT4_I3_4_I0_LUT4_O_I2 I3=L10_LUT4_I3_4_I0_LUT4_O_I3 O=L10_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R10_LUT4_I3_43_O I1=R10_LUT4_I3_44_O I2=R10_LUT4_I3_45_O I3=R10_LUT4_I3_42_O O=L10_LUT4_I3_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_1_O I1=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_46_O_LUT4_I2_O I3=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_45_O I1=R10_LUT4_I3_43_O I2=R10_LUT4_I3_44_O I3=R10_LUT4_I3_42_O O=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_44_O I1=R10_LUT4_I3_45_O I2=R10_LUT4_I3_43_O I3=R10_LUT4_I3_42_O O=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_47_O_LUT4_I2_O I1=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_46_O_LUT4_I2_2_O I3=L10_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_43_O I1=R10_LUT4_I3_42_O I2=R10_LUT4_I3_45_O I3=R10_LUT4_I3_44_O O=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_4_I2_LUT4_I2_I1 I3=R10_LUT4_I3_47_O_LUT4_I2_O O=L10_LUT4_I3_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_2_O I1=L10_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_46_O_LUT4_I2_1_O O=L10_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_45_O I1=R10_LUT4_I3_44_O I2=R10_LUT4_I3_42_O I3=R10_LUT4_I3_43_O O=L10_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L10_LUT4_I3_4_I1_LUT4_O_I0 I1=L10_LUT4_I3_4_I1_LUT4_O_I1 I2=L10_LUT4_I1_1_I3_LUT4_O_I3 I3=L10_LUT4_I3_4_I1_LUT4_O_I3 O=L10_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=L10_LUT4_I1_1_I2_LUT4_O_I2 I1=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1 I2=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I2 I3=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 O=L10_LUT4_I3_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_2_O I1=L10_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I2 I3=R10_LUT4_I3_46_O_LUT4_I2_1_O O=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_47_O_LUT4_I2_O I1=L10_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_46_O_LUT4_I2_O I3=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_4_I0_LUT4_O_I1 I3=R10_LUT4_I3_46_O_LUT4_I2_1_O O=L10_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I2 I3=R10_LUT4_I3_46_O_LUT4_I2_2_O O=L10_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_47_O_LUT4_I2_O I1=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_46_O_LUT4_I2_O I3=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_O I1=L10_LUT4_I3_4_I2_LUT4_I2_I1 I2=L10_LUT4_I3_4_I2 I3=L10_LUT4_I3_4_I2_LUT4_I2_I3 O=L10_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R10_LUT4_I3_45_O I1=R10_LUT4_I3_44_O I2=R10_LUT4_I3_43_O I3=R10_LUT4_I3_42_O O=L10_LUT4_I3_4_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I1 I2=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I2 I3=R10_LUT4_I3_47_O_LUT4_I2_O O=L10_LUT4_I3_4_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_2_O I1=L10_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_46_O_LUT4_I2_1_O I3=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_45_O I1=R10_LUT4_I3_44_O I2=R10_LUT4_I3_43_O I3=R10_LUT4_I3_42_O O=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_44_O I1=R10_LUT4_I3_43_O I2=R10_LUT4_I3_42_O I3=R10_LUT4_I3_45_O O=L10_LUT4_I3_4_I2_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_4_I2_LUT4_O_I2 I3=L10_LUT4_I3_4_I2_LUT4_O_I3 O=L10_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_46_O_LUT4_I2_2_O I1=L10_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_46_O_LUT4_I2_O O=L10_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_45_O I1=R10_LUT4_I3_42_O I2=R10_LUT4_I3_43_O I3=R10_LUT4_I3_44_O O=L10_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_44_O I1=R10_LUT4_I3_43_O I2=R10_LUT4_I3_45_O I3=R10_LUT4_I3_42_O O=L10_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_47_O_LUT4_I2_O I1=L10_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_46_O_LUT4_I2_1_O I3=L10_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_42_O I1=R10_LUT4_I3_44_O I2=R10_LUT4_I3_43_O I3=R10_LUT4_I3_45_O O=L10_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_45_O I1=R10_LUT4_I3_44_O I2=R10_LUT4_I3_43_O I3=R10_LUT4_I3_42_O O=L10_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L10_LUT4_I3_5_I0 I1=L10_LUT4_I3_5_I1 I2=L10_LUT4_I3_5_I2 I3=L10(24) O=R11_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L10_LUT4_I3_5_I0_LUT4_O_I0 I1=R10_LUT4_I3_34_O I2=R10_LUT4_I3_35_O I3=L10_LUT4_I3_5_I0_LUT4_O_I3 O=L10_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100000000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_O I1=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_34_O_LUT4_I2_2_O I3=L10_LUT4_I3_5_I0_LUT4_O_I0 O=L10_LUT4_I3_5_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_O I1=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_34_O_LUT4_I2_1_O I3=L10_LUT4_I3_5_I0_LUT4_O_I0 O=L10_LUT4_I3_5_I0_LUT4_O_I0_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_35_O_LUT4_I2_O I1=L10_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_25_I1_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_5_I0_LUT4_O_I0_LUT4_I3_O O=L10_LUT4_I3_25_I1_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R10_LUT4_I3_31_O I1=R10_LUT4_I3_30_O I2=R10_LUT4_I3_33_O I3=R10_LUT4_I3_32_O O=L10_LUT4_I3_5_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_1_O I1=L10_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_34_O_LUT4_I2_2_O O=L10_LUT4_I3_5_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_32_O I1=R10_LUT4_I3_31_O I2=R10_LUT4_I3_30_O I3=R10_LUT4_I3_33_O O=L10_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_33_O I1=R10_LUT4_I3_31_O I2=R10_LUT4_I3_32_O I3=R10_LUT4_I3_30_O O=L10_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_5_I1_LUT4_O_I1 I2=L10_LUT4_I3_5_I1_LUT4_O_I2 I3=L10_LUT4_I3_5_I1_LUT4_O_I3 O=L10_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_5_I2_LUT4_O_I2 I3=R10_LUT4_I3_34_O_LUT4_I2_2_O O=L10_LUT4_I3_5_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_25_I1_LUT4_O_I3_LUT4_O_I0 I3=R10_LUT4_I3_34_O_LUT4_I2_O O=L10_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_1_O I1=L10_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_35_O_LUT4_I2_O I3=L10_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L10_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_1_I2_LUT4_O_I3 I3=R10_LUT4_I3_34_O_LUT4_I2_O O=L10_LUT4_I3_5_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L10_LUT4_I3_5_I2_LUT4_I2_I0 I1=L10_LUT4_I3_5_I1_LUT4_O_I3 I2=L10_LUT4_I3_5_I2 I3=L10_LUT4_I3_25_I1_LUT4_O_I1 O=L10_LUT4_I3_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_5_I2_LUT4_O_I1 I2=L10_LUT4_I3_5_I2_LUT4_O_I2 I3=R10_LUT4_I3_34_O_LUT4_I2_1_O O=L10_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_35_O_LUT4_I2_O O=L10_LUT4_I3_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_O I1=L10_LUT4_I3_25_I1_LUT4_O_I2_LUT4_O_I2 I2=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_34_O_LUT4_I2_2_O O=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_32_O I1=R10_LUT4_I3_31_O I2=R10_LUT4_I3_33_O I3=R10_LUT4_I3_30_O O=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_34_O_LUT4_I2_1_O I1=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_34_O_LUT4_I2_2_O I3=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 O=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_33_O I1=R10_LUT4_I3_30_O I2=R10_LUT4_I3_31_O I3=R10_LUT4_I3_32_O O=L10_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_33_O I1=R10_LUT4_I3_32_O I2=R10_LUT4_I3_31_O I3=R10_LUT4_I3_30_O O=L10_LUT4_I3_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_6_I0 I1=L10_LUT4_I3_6_I1 I2=L10_LUT4_I3_6_I2 I3=L10(27) O=R11_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L10_LUT4_I3_6_I0 I1=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I2=L10_LUT4_I3_6_I1_LUT4_O_I3 I3=L10_LUT4_I3_6_I1_LUT4_O_I1 O=L10_LUT4_I3_6_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_6_I1_LUT4_O_I3 I1=L10_LUT4_I3_6_I0 I2=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L10_LUT4_I3_6_I0_LUT4_I1_I3 O=L10_LUT4_I3_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_6_I0_LUT4_I1_I3_LUT4_O_I2 I3=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O O=L10_LUT4_I3_6_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_6_I0_LUT4_O_I2 I3=L10_LUT4_I3_6_I0_LUT4_O_I3 O=L10_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_16_O_LUT4_I2_O I3=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 O=L10_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_13_O I1=R10_LUT4_I3_14_O I2=R10_LUT4_I3_15_O I3=R10_LUT4_I3_12_O O=L10_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_17_O_LUT4_I2_O I1=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_16_O_LUT4_I2_2_O I3=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I0 O=L10_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I0 I2=R10_LUT4_I3_16_O_LUT4_I2_O I3=L10_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_17_O_LUT4_I2_O I1=L10_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_16_O_LUT4_I2_2_O I3=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 O=L10_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_6_I1_LUT4_O_I0 I1=L10_LUT4_I3_6_I1_LUT4_O_I1 I2=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L10_LUT4_I3_6_I1_LUT4_O_I3 O=L10_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2 I3=L10_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I3 O=L10_LUT4_I3_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 I3=R10_LUT4_I3_16_O_LUT4_I2_O O=L10_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_17_O_LUT4_I2_O I1=L10_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_16_O_LUT4_I2_2_O I3=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 O=L10_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I0 I1=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_16_O_LUT4_I2_O I3=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R10_LUT4_I3_12_O I1=R10_LUT4_I3_14_O I2=R10_LUT4_I3_13_O I3=R10_LUT4_I3_15_O O=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_14_O I1=R10_LUT4_I3_13_O I2=R10_LUT4_I3_15_O I3=R10_LUT4_I3_12_O O=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L10_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 I1=R10_LUT4_I3_16_O_LUT4_I2_2_O I2=R10_LUT4_I3_17_O_LUT4_I2_O I3=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 O=L10_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I1=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_16_O_LUT4_I2_2_O I3=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R10_LUT4_I3_13_O I1=R10_LUT4_I3_12_O I2=R10_LUT4_I3_15_O I3=R10_LUT4_I3_14_O O=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_14_O I1=R10_LUT4_I3_13_O I2=R10_LUT4_I3_12_O I3=R10_LUT4_I3_15_O O=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L10_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=R10_LUT4_I3_16_O_LUT4_I2_O I2=R10_LUT4_I3_16_O_LUT4_I2_1_O I3=L10_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=L10_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_6_I2_LUT4_O_I0 I1=L10_LUT4_I3_6_I2_LUT4_O_I1 I2=L10_LUT4_I3_6_I2_LUT4_O_I2 I3=L10_LUT4_I3_6_I2_LUT4_O_I3 O=L10_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_13_I2_LUT4_O_I3 I1=R10_LUT4_I3_16_O_LUT4_I2_O I2=L10_LUT4_I3_13_I1_LUT4_O_I0 I3=L10_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 O=L10_LUT4_I3_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_16_O_LUT4_I2_1_O O=L10_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I2=L10_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_16_O_LUT4_I2_O O=L10_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_14_O I1=R10_LUT4_I3_15_O I2=R10_LUT4_I3_13_O I3=R10_LUT4_I3_12_O O=L10_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L10_LUT4_I3_13_I2_LUT4_O_I3_LUT4_I1_I3 I1=R10_LUT4_I3_16_O_LUT4_I2_2_O I2=R10_LUT4_I3_17_O_LUT4_I2_O I3=L10_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_6_I2_LUT4_O_I2 I1=L10_LUT4_I3_6_I2_LUT4_O_I3 I2=L10_LUT4_I3_23_I2_LUT4_O_I2 I3=L10_LUT4_I3_23_I2_LUT4_O_I1 O=L10_LUT4_I3_13_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_O I1=L10_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_16_O_LUT4_I2_2_O O=L10_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_15_O I1=R10_LUT4_I3_14_O I2=R10_LUT4_I3_13_O I3=R10_LUT4_I3_12_O O=L10_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_15_O I1=R10_LUT4_I3_14_O I2=R10_LUT4_I3_12_O I3=R10_LUT4_I3_13_O O=L10_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_16_O_LUT4_I2_1_O I1=L10_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_17_O_LUT4_I2_O I3=L10_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_15_O I1=R10_LUT4_I3_13_O I2=R10_LUT4_I3_12_O I3=R10_LUT4_I3_14_O O=L10_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_15_O I1=R10_LUT4_I3_14_O I2=R10_LUT4_I3_13_O I3=R10_LUT4_I3_12_O O=L10_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L10_LUT4_I3_7_I0 I1=L10_LUT4_I3_7_I1 I2=L10_LUT4_I3_7_I2 I3=L10(31) O=R11_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L10_LUT4_I3_7_I0_LUT4_O_I0 I1=L10_LUT4_I3_7_I0_LUT4_O_I1 I2=L10_LUT4_I3_7_I0_LUT4_O_I2 I3=L10_LUT4_I3_3_I1_LUT4_O_I3 O=L10_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=L10_LUT4_I3_3_I1_LUT4_O_I3 I1=L10_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1 I2=L10_LUT4_I3_3_I1_LUT4_O_I2 I3=L10_LUT4_I3_24_I2_LUT4_O_I2 O=L10_LUT4_I3_7_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_41_O_LUT4_I2_O I3=L10_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=L10_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I1 I3=R10_LUT4_I3_40_O_LUT4_I2_2_O O=L10_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_39_O I1=R10_LUT4_I3_38_O I2=R10_LUT4_I3_37_O I3=R10_LUT4_I3_36_O O=L10_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2 I1=L10_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_40_O I3=R10_LUT4_I3_41_O O=L10_LUT4_I3_7_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R10_LUT4_I3_39_O I1=R10_LUT4_I3_38_O I2=R10_LUT4_I3_36_O I3=R10_LUT4_I3_37_O O=L10_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_40_O_LUT4_I2_1_O O=L10_LUT4_I3_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_38_O I1=R10_LUT4_I3_39_O I2=R10_LUT4_I3_37_O I3=R10_LUT4_I3_36_O O=L10_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_39_O I1=R10_LUT4_I3_37_O I2=R10_LUT4_I3_36_O I3=R10_LUT4_I3_38_O O=L10_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_7_I1_LUT4_O_I1 I2=L10_LUT4_I3_7_I1_LUT4_O_I2 I3=L10_LUT4_I3_7_I1_LUT4_O_I3 O=L10_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_40_O_LUT4_I2_2_O O=L10_LUT4_I3_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_41_O_LUT4_I2_O I1=L10_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_40_O_LUT4_I2_2_O O=L10_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_39_O I1=R10_LUT4_I3_38_O I2=R10_LUT4_I3_37_O I3=R10_LUT4_I3_36_O O=L10_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_1_O I1=L10_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_41_O_LUT4_I2_O O=L10_LUT4_I3_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_38_O I1=R10_LUT4_I3_36_O I2=R10_LUT4_I3_37_O I3=R10_LUT4_I3_39_O O=L10_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_38_O I1=R10_LUT4_I3_37_O I2=R10_LUT4_I3_39_O I3=R10_LUT4_I3_36_O O=L10_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_2_O I1=L10_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_24_I1_LUT4_O_I1 I3=L10_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R10_LUT4_I3_39_O I1=R10_LUT4_I3_38_O I2=R10_LUT4_I3_37_O I3=R10_LUT4_I3_36_O O=L10_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_40_O_LUT4_I2_1_O I3=L10_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_41_O_LUT4_I2_O I3=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_7_I2 I2=L10_LUT4_I3_3_I2_LUT4_O_I2 I3=L10_LUT4_I3_24_I1_LUT4_O_I3 O=L10_LUT4_I3_24_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_7_I2_LUT4_O_I2 I3=L10_LUT4_I3_7_I2_LUT4_O_I3 O=L10_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_1_O I1=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_41_O_LUT4_I2_O O=L10_LUT4_I3_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_39_O I1=R10_LUT4_I3_38_O I2=R10_LUT4_I3_37_O I3=R10_LUT4_I3_36_O O=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_24_I0_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_40_O_LUT4_I2_1_O I3=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2 O=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_39_O I1=R10_LUT4_I3_38_O I2=R10_LUT4_I3_37_O I3=R10_LUT4_I3_36_O O=L10_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R10_LUT4_I3_40_O_LUT4_I2_O I1=L10_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 I2=R10_LUT4_I3_40_O_LUT4_I2_2_O I3=L10_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 O=L10_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_8_I0 I1=L10_LUT4_I3_8_I1 I2=L10_LUT4_I3_8_I2 I3=L10(25) O=R11_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L10_LUT4_I3_8_I0_LUT4_O_I0 I1=L10_LUT4_I3_8_I0_LUT4_O_I1 I2=L10_LUT4_I3_8_I0_LUT4_O_I2 I3=L10_LUT4_I3_8_I0_LUT4_O_I3 O=L10_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_8_I0_LUT4_O_I0_LUT4_O_I1 I2=L10_LUT4_I3_8_I0_LUT4_O_I0_LUT4_O_I2 I3=L10_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2 O=L10_LUT4_I3_8_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_O_LUT4_I3_O I3=L10_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_8_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_2_O I1=L10_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I2 I2=R10_LUT4_I3_O_LUT4_I2_1_O I3=L10_LUT4_I3_8_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_8_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_3_O I1=R10_LUT4_I3_2_O I2=R10_LUT4_I3_5_O I3=R10_LUT4_I3_4_O O=L10_LUT4_I3_8_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_18_I1_LUT4_O_I2 I3=L10_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_8_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I3_O I1=L10_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 I3=R10_LUT4_I3_O_LUT4_I2_2_O O=L10_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_5_O I1=R10_LUT4_I3_3_O I2=R10_LUT4_I3_2_O I3=R10_LUT4_I3_4_O O=L10_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=R10_LUT4_I3_2_O I2=L10_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_O_LUT4_I3_O O=L10_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=R10_LUT4_I3_O_LUT4_I2_1_O I2=R10_LUT4_I3_O_LUT4_I2_2_O I3=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_I1 O=L10_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I2 I2=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_1_I1 I3=R10_LUT4_I3_O_LUT4_I3_O O=L10_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_8_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_O O=L10_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_O_LUT4_I3_O I3=L10_LUT4_I3_18_I2_LUT4_O_I0 O=L10_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_8_I1 I2=L10_LUT4_I3_8_I1_LUT4_I1_I2 I3=R10_LUT4_I3_O_LUT4_I2_O O=L10_LUT4_I3_8_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_5_O I1=R10_LUT4_I3_4_O I2=R10_LUT4_I3_3_O I3=R10_LUT4_I3_2_O O=L10_LUT4_I3_8_I1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_8_I1_LUT4_O_I1 I2=L10_LUT4_I3_8_I1_LUT4_O_I2 I3=R10_LUT4_I3_O_LUT4_I3_O O=L10_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_2_O I1=L10_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 I2=R10_LUT4_I3_O_LUT4_I2_1_O I3=L10_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_5_O I1=R10_LUT4_I3_4_O I2=R10_LUT4_I3_2_O I3=R10_LUT4_I3_3_O O=L10_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_4_O I1=R10_LUT4_I3_3_O I2=R10_LUT4_I3_2_O I3=R10_LUT4_I3_5_O O=L10_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_I1 I2=L10_LUT4_I3_8_I1_LUT4_O_I2 I3=R10_LUT4_I3_O_LUT4_I2_1_O O=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_1_I1 I2=L10_LUT4_I3_8_I1_LUT4_O_I2 I3=R10_LUT4_I3_O_LUT4_I2_2_O O=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_5_O I1=R10_LUT4_I3_2_O I2=R10_LUT4_I3_3_O I3=R10_LUT4_I3_4_O O=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_1_O I2=L10_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R10_LUT4_I3_O_LUT4_I2_1_O O=L10_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_4_O I1=R10_LUT4_I3_2_O I2=R10_LUT4_I3_3_O I3=R10_LUT4_I3_5_O O=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R10_LUT4_I3_5_O I1=R10_LUT4_I3_4_O I2=R10_LUT4_I3_3_O I3=R10_LUT4_I3_2_O O=L10_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_8_I2_LUT4_O_I1 I2=L10_LUT4_I3_18_I2 I3=L10_LUT4_I3_8_I2_LUT4_O_I3 O=L10_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I3_O I1=L10_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_O_LUT4_I2_2_O O=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_3_O I1=R10_LUT4_I3_4_O I2=R10_LUT4_I3_5_O I3=R10_LUT4_I3_2_O O=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R10_LUT4_I3_O_LUT4_I2_O I1=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_O_LUT4_I2_1_O I3=L10_LUT4_I3_8_I1_LUT4_O_I2_LUT4_I2_1_I1 O=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_5_O I1=R10_LUT4_I3_4_O I2=R10_LUT4_I3_3_O I3=R10_LUT4_I3_2_O O=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_O_LUT4_I2_O I3=L10_LUT4_I3_18_I2_LUT4_O_I0 O=L10_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_8_I1_LUT4_I1_I2 I3=R10_LUT4_I3_O_LUT4_I3_O O=L10_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L10_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=R10_LUT4_I3_O_LUT4_I2_2_O I2=R10_LUT4_I3_O_LUT4_I2_1_O I3=L10_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_9_I0 I1=L10_LUT4_I3_I0 I2=L10_LUT4_I3_9_I2 I3=L10(28) O=R11_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_9_I0_LUT4_O_I2 I3=L10_LUT4_I3_17_I1 O=L10_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_I2_LUT4_O_I2 O=L10_LUT4_I3_9_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R10_LUT4_I3_23_O_LUT4_I2_O I1=L10_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_22_O_LUT4_I2_1_O I3=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I1 I2=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R10_LUT4_I3_23_O_LUT4_I2_O O=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_2_O I1=L10_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I3 I2=R10_LUT4_I3_22_O_LUT4_I2_1_O I3=L10_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=L10_LUT4_I3_17_I1_LUT4_O_I0 I3=R10_LUT4_I3_22_O_LUT4_I2_O O=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_21_O I1=R10_LUT4_I3_20_O I2=R10_LUT4_I3_19_O I3=R10_LUT4_I3_18_O O=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 I2=L10_LUT4_I3_20_I2_LUT4_I3_I1_LUT4_O_I3 I3=R10_LUT4_I3_22_O_LUT4_I2_2_O O=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_9_I2_LUT4_O_I1 I2=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O I3=L10_LUT4_I3_I0_LUT4_O_I2 O=L10_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_22_O_LUT4_I2_O O=L10_LUT4_I3_9_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_22_O_LUT4_I2_1_O O=L10_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_23_O_LUT4_I2_O I1=L10_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_22_O_LUT4_I2_2_O O=L10_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_19_O I1=R10_LUT4_I3_20_O I2=R10_LUT4_I3_21_O I3=R10_LUT4_I3_18_O O=L10_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I1=L10_LUT4_I3_I0_LUT4_O_I1 I2=L10_LUT4_I3_I0_LUT4_O_I2 I3=L10_LUT4_I3_I0_LUT4_O_I3 O=L10_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_9_I2_LUT4_O_I1 O=L10_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=L10_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_23_O_LUT4_I2_O I1=L10_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_22_O_LUT4_I2_1_O I3=L10_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 O=L10_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R10_LUT4_I3_22_O_LUT4_I2_2_O I3=L10_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L10_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I3=L10_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L10_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=L10_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I3 I3=R10_LUT4_I3_23_O_LUT4_I2_O O=L10_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_2_O I1=L10_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=L10_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_22_O_LUT4_I2_1_O O=L10_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O I1=L10_LUT4_I3_I1_LUT4_O_I1 I2=L10_LUT4_I3_I0_LUT4_O_I1 I3=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=L10_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L10_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=L10_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R10_LUT4_I3_22_O_LUT4_I2_1_O I3=L10_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 O=L10_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_20_O I1=R10_LUT4_I3_19_O I2=R10_LUT4_I3_18_O I3=R10_LUT4_I3_21_O O=L10_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_23_O_LUT4_I2_O I1=L10_LUT4_I3_20_I2_LUT4_I3_I2_LUT4_O_I3 I2=L10_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_22_O_LUT4_I2_2_O O=L10_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L10_LUT4_I3_I2_LUT4_O_I0 I1=L10_LUT4_I3_I2_LUT4_O_I1 I2=L10_LUT4_I3_I2_LUT4_O_I2 I3=L10_LUT4_I3_I2_LUT4_O_I3 O=L10_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L10_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I1=L10_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=R10_LUT4_I3_22_O I3=R10_LUT4_I3_23_O O=L10_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R10_LUT4_I3_21_O I1=R10_LUT4_I3_19_O I2=R10_LUT4_I3_20_O I3=R10_LUT4_I3_18_O O=L10_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L10_LUT4_I3_17_I1_LUT4_O_I0 I1=R10_LUT4_I3_22_O_LUT4_I2_1_O I2=L10_LUT4_I3_20_I0_LUT4_O_I3 I3=L10_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3 O=L10_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_23_O_LUT4_I2_O O=L10_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=L10_LUT4_I3_20_I2_LUT4_I3_I2_LUT4_O_I3 I3=R10_LUT4_I3_22_O_LUT4_I2_2_O O=L10_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_18_O I1=R10_LUT4_I3_20_O I2=R10_LUT4_I3_19_O I3=R10_LUT4_I3_21_O O=L10_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I2=L10_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I3=R10_LUT4_I3_22_O_LUT4_I2_2_O O=L10_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L10_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 I3=R10_LUT4_I3_22_O_LUT4_I2_O O=L10_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R10_LUT4_I3_23_O_LUT4_I2_O I1=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=R10_LUT4_I3_22_O_LUT4_I2_1_O I3=L10_LUT4_I3_20_I2_LUT4_I3_I1_LUT4_O_I3 O=L10_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_21_O I1=R10_LUT4_I3_20_O I2=R10_LUT4_I3_19_O I3=R10_LUT4_I3_18_O O=L10_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R10_LUT4_I3_22_O_LUT4_I2_2_O O=L10_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_21_O I1=R10_LUT4_I3_19_O I2=R10_LUT4_I3_18_O I3=R10_LUT4_I3_20_O O=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R10_LUT4_I3_23_O_LUT4_I2_O I1=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I2=L10_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 I3=R10_LUT4_I3_22_O_LUT4_I2_1_O O=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1 I2=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=L10_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R10_LUT4_I3_22_O_LUT4_I2_O I1=L10_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I2=L10_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R10_LUT4_I3_22_O_LUT4_I2_2_O O=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R10_LUT4_I3_21_O I1=R10_LUT4_I3_20_O I2=R10_LUT4_I3_19_O I3=R10_LUT4_I3_18_O O=L10_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=L10(1) D=R9(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(2) D=R9(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(11) D=R9(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(12) D=R9(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(13) D=R9(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(14) D=R9(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(15) D=R9(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(16) D=R9(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(17) D=R9(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(18) D=R9(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(19) D=R9(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(20) D=R9(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(3) D=R9(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(21) D=R9(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(22) D=R9(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(23) D=R9(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(24) D=R9(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(25) D=R9(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(26) D=R9(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(27) D=R9(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(28) D=R9(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(29) D=R9(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(30) D=R9(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(4) D=R9(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(31) D=R9(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(32) D=R9(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(5) D=R9(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(6) D=R9(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(7) D=R9(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(8) D=R9(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(9) D=R9(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L10(10) D=R9(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:173.1-174.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L11(10) I2=L11_LUT4_I1_I2 I3=L11_LUT4_I1_I3 O=R12_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L11(1) I2=L11_LUT4_I1_1_I2 I3=L11_LUT4_I1_1_I3 O=R12_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O_LUT4_I1_O I2=L11_LUT4_I1_1_I2_LUT4_O_I2 I3=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O O=L11_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_22_I2_LUT4_O_I2 I3=R11_LUT4_I3_11_O_LUT4_I2_O O=L11_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_10_O_LUT4_I2_1_O O=L11_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_O I1=L11_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_10_O_LUT4_I2_2_O I3=L11_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 O=L11_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_8_O I1=R11_LUT4_I3_9_O I2=R11_LUT4_I3_7_O I3=R11_LUT4_I3_6_O O=L11_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L11_LUT4_I1_1_I3_LUT4_O_I0 I1=L11_LUT4_I1_1_I3_LUT4_O_I1 I2=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O I3=L11_LUT4_I3_22_I1 O=L11_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2 I3=L11_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I3 O=L11_LUT4_I1_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_O I1=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R11_LUT4_I3_10_O_LUT4_I2_1_O I3=L11_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 O=L11_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_2_O I1=L11_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_11_O_LUT4_I2_O I3=L11_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_8_O I1=R11_LUT4_I3_6_O I2=R11_LUT4_I3_7_O I3=R11_LUT4_I3_9_O O=L11_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_1_O I1=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R11_LUT4_I3_11_O_LUT4_I2_O I3=L11_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 O=L11_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_O I1=L11_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 I3=R11_LUT4_I3_10_O_LUT4_I2_2_O O=L11_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_7_O I1=R11_LUT4_I3_6_O I2=R11_LUT4_I3_9_O I3=R11_LUT4_I3_8_O O=L11_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L11(24) I2=L11_LUT4_I1_2_I2 I3=L11_LUT4_I1_2_I3 O=R12_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=L11_LUT4_I1_2_I2_LUT4_O_I0 I1=L11_LUT4_I1_2_I2_LUT4_O_I1 I2=L11_LUT4_I1_2_I2_LUT4_O_I2 I3=L11_LUT4_I3_15_I2 O=L11_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I1 I2=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2 I3=L11_LUT4_I3_1_I0_LUT4_I3_O O=L11_LUT4_I1_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_35_O_LUT4_I2_O I1=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_34_O_LUT4_I2_O I3=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_32_O I1=R11_LUT4_I3_33_O I2=R11_LUT4_I3_31_O I3=R11_LUT4_I3_30_O O=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_32_O I1=R11_LUT4_I3_31_O I2=R11_LUT4_I3_30_O I3=R11_LUT4_I3_33_O O=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_34_O_LUT4_I2_O O=L11_LUT4_I1_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_34_O_LUT4_I2_1_O O=L11_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_33_O I1=R11_LUT4_I3_32_O I2=R11_LUT4_I3_31_O I3=R11_LUT4_I3_30_O O=L11_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R11_LUT4_I3_35_O_LUT4_I2_O I1=R11_LUT4_I3_34_O_LUT4_I2_2_O I2=L11_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I1_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_2_O I1=L11_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I2=R11_LUT4_I3_35_O_LUT4_I2_O I3=L11_LUT4_I3_1_I0_LUT4_I3_I2_LUT4_O_I1 O=L11_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_33_O I1=R11_LUT4_I3_32_O I2=R11_LUT4_I3_31_O I3=R11_LUT4_I3_30_O O=L11_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_2_O I1=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_35_O_LUT4_I2_O I3=L11_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_2_I3_LUT4_O_I1 I2=L11_LUT4_I1_2_I3_LUT4_O_I2 I3=L11_LUT4_I1_2_I3_LUT4_O_I3 O=L11_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I1_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L11_LUT4_I3_1_I0_LUT4_I3_I2_LUT4_O_I1 I1=R11_LUT4_I3_34_O_LUT4_I2_1_O I2=R11_LUT4_I3_34_O_LUT4_I2_O I3=L11_LUT4_I3_1_I2_LUT4_O_I2 O=L11_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_2_O I1=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_35_O_LUT4_I2_O I3=L11_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 O=L11_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_34_O_LUT4_I2_1_O O=L11_LUT4_I1_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_34_O_LUT4_I2_2_O O=L11_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L11_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 I1=R11_LUT4_I3_34_O_LUT4_I2_O I2=L11_LUT4_I1_2_I3_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I1_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L11_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 I1=L11_LUT4_I3_1_I0_LUT4_I3_I2_LUT4_O_I3 I2=R11_LUT4_I3_35_O I3=R11_LUT4_I3_34_O O=L11_LUT4_I1_2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001100110101 +.subckt LUT4 I0=K1(1) I1=L11(31) I2=L11_LUT4_I1_3_I2 I3=L11_LUT4_I1_3_I3 O=R12_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=L11_LUT4_I1_3_I2_LUT4_O_I0 I1=L11_LUT4_I1_3_I2_LUT4_O_I1 I2=L11_LUT4_I1_3_I2_LUT4_O_I2 I3=L11_LUT4_I1_3_I2_LUT4_O_I3 O=L11_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L11_LUT4_I1_3_I2_LUT4_O_I3 I1=L11_LUT4_I1_3_I2_LUT4_O_I2 I2=L11_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2 I3=L11_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I3 O=L11_LUT4_I1_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_1_O I1=L11_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R11_LUT4_I3_40_O_LUT4_I2_2_O O=L11_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_39_O I1=R11_LUT4_I3_38_O I2=R11_LUT4_I3_36_O I3=R11_LUT4_I3_37_O O=L11_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_41_O_LUT4_I2_O I3=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I3=L11_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I1_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=R11_LUT4_I3_40_O_LUT4_I2_2_O I2=R11_LUT4_I3_40_O_LUT4_I2_1_O I3=L11_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 O=L11_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2 O=L11_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_1_O I1=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R11_LUT4_I3_41_O_LUT4_I2_O O=L11_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R11_LUT4_I3_40_O_LUT4_I2_2_O O=L11_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_2_O I1=L11_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 I2=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_11_I1_LUT4_O_I1 O=L11_LUT4_I1_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R11_LUT4_I3_40_O_LUT4_I2_1_O O=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_41_O_LUT4_I2_O I3=L11_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_39_O I1=R11_LUT4_I3_37_O I2=R11_LUT4_I3_38_O I3=R11_LUT4_I3_36_O O=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_39_O I1=R11_LUT4_I3_38_O I2=R11_LUT4_I3_37_O I3=R11_LUT4_I3_36_O O=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_40_O_LUT4_I2_O O=L11_LUT4_I1_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_40_O_LUT4_I2_1_O I3=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=R11_LUT4_I3_40_O_LUT4_I2_2_O I2=R11_LUT4_I3_41_O_LUT4_I2_O I3=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_39_O I1=R11_LUT4_I3_38_O I2=R11_LUT4_I3_37_O I3=R11_LUT4_I3_36_O O=L11_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I3_LUT4_O_I1 I2=L11_LUT4_I1_3_I3_LUT4_O_I2 I3=L11_LUT4_I1_3_I3_LUT4_O_I3 O=L11_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R11_LUT4_I3_40_O_LUT4_I2_O O=L11_LUT4_I1_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R11_LUT4_I3_40_O_LUT4_I2_1_O O=L11_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_41_O_LUT4_I2_O I1=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R11_LUT4_I3_40_O_LUT4_I2_2_O O=L11_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I1_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_40_O_LUT4_I2_2_O I3=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_38_O I1=R11_LUT4_I3_39_O I2=R11_LUT4_I3_37_O I3=R11_LUT4_I3_36_O O=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_39_O I1=R11_LUT4_I3_37_O I2=R11_LUT4_I3_36_O I3=R11_LUT4_I3_38_O O=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_1_O I1=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_41_O_LUT4_I2_O I3=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_39_O I1=R11_LUT4_I3_38_O I2=R11_LUT4_I3_37_O I3=R11_LUT4_I3_36_O O=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R11_LUT4_I3_39_O I1=R11_LUT4_I3_38_O I2=R11_LUT4_I3_37_O I3=R11_LUT4_I3_36_O O=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L11_LUT4_I1_3_I3_LUT4_O_I1 I1=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_20_I2_LUT4_O_I2 I3=L11_LUT4_I3_20_I2_LUT4_O_I1 O=L11_LUT4_I1_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_41_O_LUT4_I2_O I3=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_40_O_LUT4_I2_2_O O=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I3 I2=L11_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_40_O_LUT4_I2_1_O O=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_39_O I1=R11_LUT4_I3_38_O I2=R11_LUT4_I3_37_O I3=R11_LUT4_I3_36_O O=L11_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O_LUT4_I1_O I1=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L11_LUT4_I1_I2_LUT4_O_I2 I3=L11_LUT4_I1_I2_LUT4_O_I3 O=L11_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O_LUT4_I1_O I1=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L11_LUT4_I1_I2_LUT4_O_I2 I3=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3 O=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=L11_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 I2=R11_LUT4_I3_10_O_LUT4_I2_2_O I3=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_O I1=L11_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_11_O_LUT4_I2_O I3=L11_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 O=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_22_I2_LUT4_O_I2 I3=R11_LUT4_I3_10_O_LUT4_I2_O O=L11_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_10_O_LUT4_I2_1_O O=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_2_O I1=L11_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R11_LUT4_I3_11_O_LUT4_I2_O I3=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_8_O I1=R11_LUT4_I3_7_O I2=R11_LUT4_I3_6_O I3=R11_LUT4_I3_9_O O=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_O I1=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_10_O_LUT4_I2_2_O O=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_7_O I1=R11_LUT4_I3_8_O I2=R11_LUT4_I3_9_O I3=R11_LUT4_I3_6_O O=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_1_O I1=L11_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_11_O_LUT4_I2_O I3=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_9_O I1=R11_LUT4_I3_6_O I2=R11_LUT4_I3_7_O I3=R11_LUT4_I3_8_O O=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L11_LUT4_I1_I3_LUT4_O_I1 I2=L11_LUT4_I1_I3_LUT4_O_I2 I3=L11_LUT4_I1_I3_LUT4_O_I3 O=L11_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L11_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I1=L11_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_11_O I3=R11_LUT4_I3_10_O O=L11_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R11_LUT4_I3_9_O I1=R11_LUT4_I3_8_O I2=R11_LUT4_I3_7_O I3=R11_LUT4_I3_6_O O=L11_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_9_O I1=R11_LUT4_I3_8_O I2=R11_LUT4_I3_7_O I3=R11_LUT4_I3_6_O O=L11_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L11_LUT4_I1_1_I2_LUT4_O_I2 I1=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I1_I2_LUT4_O_I3 O=L11_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_22_I2_LUT4_O_I2 I3=R11_LUT4_I3_10_O_LUT4_I2_2_O O=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_10_O_LUT4_I2_1_O O=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_O I1=L11_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I2=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_11_O_LUT4_I2_O O=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_O I1=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R11_LUT4_I3_10_O_LUT4_I2_1_O I3=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_2_O I1=L11_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I3=R11_LUT4_I3_11_O_LUT4_I2_O O=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O I1=L11_LUT4_I3_22_I1_LUT4_O_I3 I2=L11_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I1_1_I3_LUT4_O_I0 O=L11_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_O I1=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R11_LUT4_I3_11_O_LUT4_I2_O I3=L11_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_9_O I1=R11_LUT4_I3_7_O I2=R11_LUT4_I3_8_O I3=R11_LUT4_I3_6_O O=L11_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11(14) I3=L11_LUT4_I2_I3 O=R12_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11(17) I3=L11_LUT4_I2_1_I3 O=R12_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L11_LUT4_I1_3_I3_LUT4_O_I3 I1=L11_LUT4_I2_1_I3_LUT4_O_I1 I2=L11_LUT4_I2_1_I3_LUT4_O_I2 I3=L11_LUT4_I2_1_I3_LUT4_O_I3 O=L11_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_11_I2_LUT4_O_I2 O=L11_LUT4_I2_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_41_O_LUT4_I2_O I3=L11_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_38_O I1=R11_LUT4_I3_37_O I2=R11_LUT4_I3_39_O I3=R11_LUT4_I3_36_O O=L11_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_1_O I1=L11_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_40_O_LUT4_I2_2_O O=L11_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I1_3_I3_LUT4_O_I2 I2=L11_LUT4_I3_20_I2_LUT4_O_I2 I3=L11_LUT4_I1_3_I3_LUT4_O_I1 O=L11_LUT4_I2_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L11_LUT4_I1_3_I2_LUT4_O_I2 I1=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I2=L11_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I1 O=L11_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R11_LUT4_I3_41_O_LUT4_I2_O I3=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L11_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11(32) I3=L11_LUT4_I2_2_I3 O=R12_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=L11_LUT4_I2_2_I3_LUT4_O_I0 I1=L11_LUT4_I3_12_I1 I2=L11_LUT4_I2_2_I3_LUT4_O_I2 I3=L11_LUT4_I2_2_I3_LUT4_O_I3 O=L11_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_4_I0_LUT4_O_I2 I2=L11_LUT4_I3_2_I0_LUT4_O_I1 I3=L11_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3 O=L11_LUT4_I2_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_47_O_LUT4_I2_O I3=L11_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I0 O=L11_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_46_O_LUT4_I2_O O=L11_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I2=R11_LUT4_I3_46_O_LUT4_I2_1_O I3=L11_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I2_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_O I1=L11_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_47_O_LUT4_I2_O I3=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 O=L11_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3 I2=L11_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_46_O_LUT4_I2_1_O O=L11_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I2_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I2 I2=L11_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_47_O_LUT4_I2_O O=L11_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_O I1=L11_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_46_O_LUT4_I2_1_O I3=L11_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I2_I3_LUT4_O_I0 I1=L11_LUT4_I3_21_I1 I2=L11_LUT4_I2_I3_LUT4_O_I2 I3=L11_LUT4_I2_I3_LUT4_O_I3 O=L11_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=L11_LUT4_I3_21_I1 I1=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1 I2=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L11_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_4_O_LUT4_I2_O O=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_5_O_LUT4_I2_O O=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_2_O I1=L11_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_4_O_LUT4_I2_1_O I3=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_3_O I1=R11_LUT4_I3_2_O I2=R11_LUT4_I3_1_O I3=R11_LUT4_I3_O O=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_21_I2_LUT4_I1_I3_LUT4_O_I3 I2=L11_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_5_O_LUT4_I2_O O=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_2_O I1=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_4_O_LUT4_I2_1_O I3=L11_LUT4_I3_21_I2_LUT4_I1_I0_LUT4_O_I2 O=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_3_O I1=R11_LUT4_I3_2_O I2=R11_LUT4_I3_1_O I3=R11_LUT4_I3_O O=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0 I1=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_10_I1_LUT4_O_I2 O=L11_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R11_LUT4_I3_5_O_LUT4_I2_O I3=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 O=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_21_I2_LUT4_I1_I3_LUT4_O_I3 I3=R11_LUT4_I3_4_O_LUT4_I2_1_O O=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 I2=R11_LUT4_I3_4_O_LUT4_I2_2_O I3=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=L11_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 I3=R11_LUT4_I3_5_O_LUT4_I2_O O=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_2_O I1=L11_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_4_O_LUT4_I2_1_O I3=L11_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_5_O_LUT4_I2_O I1=L11_LUT4_I3_21_I2_LUT4_I1_I3_LUT4_O_I1 I2=R11_LUT4_I3_4_O_LUT4_I2_1_O I3=L11_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=R11_LUT4_I3_4_O_LUT4_I2_2_O I3=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 I1=R11_LUT4_I3_4_O_LUT4_I2_2_O I2=L11_LUT4_I3_7_I2_LUT4_O_I1 I3=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R11_LUT4_I3_3_O I1=R11_LUT4_I3_2_O I2=R11_LUT4_I3_1_O I3=R11_LUT4_I3_O O=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_4_O_LUT4_I2_1_O O=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_5_O_LUT4_I2_O O=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_O I1=R11_LUT4_I3_2_O I2=R11_LUT4_I3_1_O I3=R11_LUT4_I3_3_O O=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L11_LUT4_I3_I0 I1=L11_LUT4_I3_I1 I2=L11_LUT4_I3_I2 I3=L11(2) O=R12_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L11_LUT4_I3_1_I0 I1=L11_LUT4_I3_1_I1 I2=L11_LUT4_I3_1_I2 I3=L11(6) O=R12_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L11_LUT4_I3_7_I0 I1=L11_LUT4_I3_10_I1 I2=L11_LUT4_I3_10_I2 I3=L11(8) O=R12_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_10_I1_LUT4_O_I2 I3=L11_LUT4_I3_10_I1_LUT4_O_I3 O=L11_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_10_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L11_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_4_O_LUT4_I2_1_O O=L11_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_5_O_LUT4_I2_O I1=L11_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 I3=R11_LUT4_I3_4_O_LUT4_I2_2_O O=L11_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_2_O I1=R11_LUT4_I3_O I2=R11_LUT4_I3_1_O I3=R11_LUT4_I3_3_O O=L11_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2 O=L11_LUT4_I3_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_5_O_LUT4_I2_O I3=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_2_O I1=R11_LUT4_I3_1_O I2=R11_LUT4_I3_O I3=R11_LUT4_I3_3_O O=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_2_O I1=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R11_LUT4_I3_4_O_LUT4_I2_1_O I3=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_1_O I1=R11_LUT4_I3_O I2=R11_LUT4_I3_3_O I3=R11_LUT4_I3_2_O O=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_7_I2_LUT4_O_I1 I2=L11_LUT4_I3_21_I2 I3=L11_LUT4_I3_7_I2_LUT4_O_I2 O=L11_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L11_LUT4_I3_20_I0 I1=L11_LUT4_I3_11_I1 I2=L11_LUT4_I3_11_I2 I3=L11(9) O=R12_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_11_I1_LUT4_O_I1 I2=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I3=L11_LUT4_I1_3_I2_LUT4_O_I0 O=L11_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_11_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_40_O_LUT4_I2_1_O I3=L11_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_41_O_LUT4_I2_O I1=L11_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_40_O_LUT4_I2_2_O I3=L11_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_20_I2_LUT4_O_I1 I2=L11_LUT4_I3_11_I2_LUT4_O_I2 I3=L11_LUT4_I1_3_I3_LUT4_O_I1 O=L11_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_41_O_LUT4_I2_O I1=L11_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 I2=L11_LUT4_I1_3_I3_LUT4_O_I2 I3=L11_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R11_LUT4_I3_40_O_LUT4_I2_O O=L11_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_1_O I1=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_40_O_LUT4_I2_2_O I3=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_12_I0 I1=L11_LUT4_I3_12_I1 I2=L11_LUT4_I3_12_I2 I3=L11(12) O=R12_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L11_LUT4_I3_12_I0_LUT4_O_I0 I1=L11_LUT4_I3_4_I1 I2=L11_LUT4_I3_12_I0_LUT4_O_I2 I3=L11_LUT4_I3_2_I2 O=L11_LUT4_I3_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3 I2=L11_LUT4_I3_4_I0_LUT4_O_I2 I3=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_12_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_1_O I1=L11_LUT4_I3_2_I2_LUT4_O_I2 I2=L11_LUT4_I3_2_I0_LUT4_O_I2 I3=L11_LUT4_I3_12_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_12_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_12_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_47_O_LUT4_I2_O O=L11_LUT4_I3_12_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I0 I2=R11_LUT4_I3_46_O_LUT4_I2_O I3=L11_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 O=L11_LUT4_I3_12_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_12_I1_LUT4_O_I2 I3=L11_LUT4_I3_4_I1_LUT4_O_I3 O=L11_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L11_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I0 I1=R11_LUT4_I3_46_O_LUT4_I2_1_O I2=R11_LUT4_I3_46_O_LUT4_I2_O I3=L11_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_12_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_43_O I1=R11_LUT4_I3_42_O I2=R11_LUT4_I3_45_O I3=R11_LUT4_I3_44_O O=L11_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_12_I2_LUT4_O_I1 I2=L11_LUT4_I3_12_I2_LUT4_O_I2 I3=L11_LUT4_I2_2_I3_LUT4_O_I3 O=L11_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_O I1=L11_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_46_O_LUT4_I2_1_O O=L11_LUT4_I3_12_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_43_O I1=R11_LUT4_I3_44_O I2=R11_LUT4_I3_45_O I3=R11_LUT4_I3_42_O O=L11_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_47_O_LUT4_I2_O I3=L11_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_44_O I1=R11_LUT4_I3_42_O I2=R11_LUT4_I3_43_O I3=R11_LUT4_I3_45_O O=L11_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L11_LUT4_I3_13_I0 I1=L11_LUT4_I3_13_I1 I2=L11_LUT4_I3_13_I2 I3=L11(13) O=R12_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=L11_LUT4_I3_I0_LUT4_O_I2 I1=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I2=L11_LUT4_I3_I0_LUT4_O_I1 I3=L11_LUT4_I3_13_I0_LUT4_O_I3 O=L11_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_I1_LUT4_O_I1 I2=L11_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L11_LUT4_I3_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L11_LUT4_I3_13_I2_LUT4_O_I3 I1=R11_LUT4_I3_22_O_LUT4_I2_2_O I2=L11_LUT4_I3_I2_LUT4_O_I2 I3=L11_LUT4_I3_13_I1_LUT4_O_I3 O=L11_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_22_O_LUT4_I2_1_O O=L11_LUT4_I3_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_16_I2_LUT4_I3_I1_LUT4_O_I3 I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 O=L11_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_21_O I1=R11_LUT4_I3_18_O I2=R11_LUT4_I3_19_O I3=R11_LUT4_I3_20_O O=L11_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_13_I2_LUT4_O_I1 I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_13_I2_LUT4_O_I3 O=L11_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_22_O_LUT4_I2_1_O O=L11_LUT4_I3_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_16_I2_LUT4_I3_I2_LUT4_O_I1 I2=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_22_O_LUT4_I2_2_O O=L11_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_21_O I1=R11_LUT4_I3_20_O I2=R11_LUT4_I3_19_O I3=R11_LUT4_I3_18_O O=L11_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_21_O I1=R11_LUT4_I3_20_O I2=R11_LUT4_I3_19_O I3=R11_LUT4_I3_18_O O=L11_LUT4_I3_13_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L11_LUT4_I3_14_I0 I1=L11_LUT4_I3_14_I1 I2=L11_LUT4_I3_14_I2 I3=L11(15) O=R12_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_9_I0_LUT4_O_I3 I3=L11_LUT4_I3_9_I0_LUT4_O_I0 O=L11_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_14_I1_LUT4_O_I2 I3=L11_LUT4_I3_9_I1_LUT4_O_I0 O=L11_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_14_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L11_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 I1=R11_LUT4_I3_16_O_LUT4_I2_2_O I2=R11_LUT4_I3_16_O_LUT4_I2_1_O I3=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R11_LUT4_I3_17_O_LUT4_I2_O I3=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_9_I2_LUT4_O_I2 I1=L11_LUT4_I3_23_I2 I2=L11_LUT4_I3_19_I2_LUT4_O_I2 I3=L11_LUT4_I3_14_I2_LUT4_O_I3 O=L11_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I2 I2=R11_LUT4_I3_16_O_LUT4_I2_1_O I3=L11_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_15_O I1=R11_LUT4_I3_14_O I2=R11_LUT4_I3_13_O I3=R11_LUT4_I3_12_O O=L11_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R11_LUT4_I3_17_O_LUT4_I2_O I1=L11_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_16_O_LUT4_I2_2_O I3=L11_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_15_I0 I1=L11_LUT4_I3_24_I2 I2=L11_LUT4_I3_15_I2 I3=L11(16) O=R12_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L11_LUT4_I1_2_I2_LUT4_O_I1 I1=L11_LUT4_I3_1_I1_LUT4_O_I2 I2=L11_LUT4_I3_1_I2 I3=L11_LUT4_I3_1_I1_LUT4_O_I3 O=L11_LUT4_I3_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_O I1=R11_LUT4_I3_34_O_LUT4_I2_1_O I2=L11_LUT4_I3_15_I2_LUT4_O_I2 I3=L11_LUT4_I3_15_I2_LUT4_O_I3 O=L11_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_2_O I1=L11_LUT4_I3_1_I2_LUT4_O_I2 I2=R11_LUT4_I3_34_O_LUT4_I2_1_O I3=L11_LUT4_I3_15_I2_LUT4_O_I2 O=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_33_O I1=R11_LUT4_I3_32_O I2=R11_LUT4_I3_31_O I3=R11_LUT4_I3_30_O O=L11_LUT4_I3_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_1_O I1=L11_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_34_O_LUT4_I2_O I3=L11_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_15_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_33_O I1=R11_LUT4_I3_31_O I2=R11_LUT4_I3_30_O I3=R11_LUT4_I3_32_O O=L11_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L11_LUT4_I3_16_I0 I1=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I2=L11_LUT4_I3_16_I2 I3=L11(18) O=R12_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_16_I0_LUT4_O_I1 I2=L11_LUT4_I3_13_I1 I3=L11_LUT4_I3_5_I0_LUT4_O_I3 O=L11_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_16_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_2_O I1=L11_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 I2=L11_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_23_O_LUT4_I2_O O=L11_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I2=R11_LUT4_I3_22_O_LUT4_I2_1_O I3=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_16_I2_LUT4_I3_I1 I2=L11_LUT4_I3_16_I2_LUT4_I3_I2 I3=L11_LUT4_I3_16_I2 O=L11_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_16_I2_LUT4_I3_I1_LUT4_O_I3 O=L11_LUT4_I3_16_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_21_O I1=R11_LUT4_I3_20_O I2=R11_LUT4_I3_18_O I3=R11_LUT4_I3_19_O O=L11_LUT4_I3_16_I2_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_1_O I1=L11_LUT4_I3_16_I2_LUT4_I3_I2_LUT4_O_I1 I2=L11_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 I3=R11_LUT4_I3_22_O_LUT4_I2_2_O O=L11_LUT4_I3_16_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_20_O I1=R11_LUT4_I3_18_O I2=R11_LUT4_I3_19_O I3=R11_LUT4_I3_21_O O=L11_LUT4_I3_16_I2_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_16_I2_LUT4_O_I1 I2=L11_LUT4_I3_16_I2_LUT4_O_I2 I3=L11_LUT4_I3_I1_LUT4_O_I1 O=L11_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_1_O I1=L11_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_22_O_LUT4_I2_2_O I3=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_16_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_20_O I1=R11_LUT4_I3_19_O I2=R11_LUT4_I3_21_O I3=R11_LUT4_I3_18_O O=L11_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_19_O I1=R11_LUT4_I3_18_O I2=R11_LUT4_I3_21_O I3=R11_LUT4_I3_20_O O=L11_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_20_O I1=R11_LUT4_I3_21_O I2=R11_LUT4_I3_19_O I3=R11_LUT4_I3_18_O O=L11_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L11_LUT4_I3_8_I0 I1=L11_LUT4_I3_17_I1 I2=L11_LUT4_I3_17_I2 I3=L11(19) O=R12_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_6_I2_LUT4_O_I3 I2=L11_LUT4_I3_17_I1_LUT4_O_I2 I3=L11_LUT4_I3_8_I0_LUT4_O_I3 O=L11_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_17_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_1_O I1=L11_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I2=R11_LUT4_I3_28_O_LUT4_I2_2_O I3=L11_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_O I1=L11_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=R11_LUT4_I3_29_O_LUT4_I2_O I3=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_17_I2_LUT4_O_I0 I1=L11_LUT4_I3_8_I2_LUT4_O_I0 I2=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I3=L11_LUT4_I3_3_I2_LUT4_O_I3 O=L11_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_2_O I1=L11_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I2=L11_LUT4_I3_8_I2_LUT4_O_I1 I3=L11_LUT4_I3_17_I2_LUT4_O_I0_LUT4_O_I3 O=L11_LUT4_I3_17_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_17_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_28_O_LUT4_I2_O O=L11_LUT4_I3_17_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_1_O I1=L11_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_29_O_LUT4_I2_O I3=L11_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_17_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L11_LUT4_I3_18_I2 I3=L11(20) O=R12_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L11_LUT4_I3_22_I0_LUT4_O_I2 I1=L11_LUT4_I3_22_I2 I2=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O I3=L11_LUT4_I1_1_I3_LUT4_O_I1 O=L11_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_9_I0 I1=L11_LUT4_I3_19_I1 I2=L11_LUT4_I3_19_I2 I3=L11(21) O=R12_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_14_I1_LUT4_O_I2 I3=L11_LUT4_I3_9_I0_LUT4_O_I0 O=L11_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_19_I2_LUT4_O_I2 I3=L11_LUT4_I3_23_I0_LUT4_O_I2 O=L11_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_17_O_LUT4_I2_O I1=L11_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 I2=L11_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_16_O_LUT4_I2_1_O O=L11_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_16_O_LUT4_I2_2_O I3=L11_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_1_I0_LUT4_I3_I1 I2=L11_LUT4_I3_1_I0_LUT4_I3_I2 I3=L11_LUT4_I3_1_I0 O=L11_LUT4_I3_1_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_35_O_LUT4_I2_O I1=L11_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_34_O_LUT4_I2_O O=L11_LUT4_I3_1_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_2_O I1=L11_LUT4_I3_1_I0_LUT4_I3_I2_LUT4_O_I1 I2=R11_LUT4_I3_34_O_LUT4_I2_1_O I3=L11_LUT4_I3_1_I0_LUT4_I3_I2_LUT4_O_I3 O=L11_LUT4_I3_1_I0_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_31_O I1=R11_LUT4_I3_32_O I2=R11_LUT4_I3_33_O I3=R11_LUT4_I3_30_O O=L11_LUT4_I3_1_I0_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_31_O I1=R11_LUT4_I3_30_O I2=R11_LUT4_I3_33_O I3=R11_LUT4_I3_32_O O=L11_LUT4_I3_1_I0_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_1_I0_LUT4_O_I2 I3=L11_LUT4_I3_1_I0_LUT4_O_I3 O=L11_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_35_O_LUT4_I2_O I1=L11_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_34_O_LUT4_I2_O I3=L11_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_32_O I1=R11_LUT4_I3_30_O I2=R11_LUT4_I3_31_O I3=R11_LUT4_I3_33_O O=L11_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_32_O I1=R11_LUT4_I3_31_O I2=R11_LUT4_I3_33_O I3=R11_LUT4_I3_30_O O=L11_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_2_O I1=L11_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_34_O_LUT4_I2_1_O I3=L11_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_33_O I1=R11_LUT4_I3_32_O I2=R11_LUT4_I3_31_O I3=R11_LUT4_I3_30_O O=L11_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_33_O I1=R11_LUT4_I3_30_O I2=R11_LUT4_I3_31_O I3=R11_LUT4_I3_32_O O=L11_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L11_LUT4_I3_1_I1_LUT4_O_I0 I1=L11_LUT4_I1_2_I2_LUT4_O_I1 I2=L11_LUT4_I3_1_I1_LUT4_O_I2 I3=L11_LUT4_I3_1_I1_LUT4_O_I3 O=L11_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=L11_LUT4_I1_2_I3_LUT4_O_I2 I1=L11_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 I2=L11_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I2 I3=L11_LUT4_I1_2_I3_LUT4_O_I3 O=L11_LUT4_I3_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L11_LUT4_I3_1_I0_LUT4_I3_I2_LUT4_O_I3 I1=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2 I3=L11_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L11_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 I1=L11_LUT4_I3_1_I2_LUT4_O_I2 I2=R11_LUT4_I3_35_O I3=R11_LUT4_I3_34_O O=L11_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_1_I0_LUT4_I3_O O=L11_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_35_O_LUT4_I2_O I1=L11_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 I2=L11_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_34_O_LUT4_I2_O O=L11_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_2_O I1=L11_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_34_O_LUT4_I2_1_O I3=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_35_O_LUT4_I2_O I1=R11_LUT4_I3_34_O_LUT4_I2_2_O I2=L11_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 I3=L11_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_2_O I1=L11_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_35_O_LUT4_I2_O O=L11_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_33_O I1=R11_LUT4_I3_32_O I2=R11_LUT4_I3_31_O I3=R11_LUT4_I3_30_O O=L11_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_1_I2_LUT4_O_I1 I2=L11_LUT4_I3_1_I2_LUT4_O_I2 I3=R11_LUT4_I3_34_O_LUT4_I2_1_O O=L11_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_34_O_LUT4_I2_2_O O=L11_LUT4_I3_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_35_O_LUT4_I2_O I1=L11_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I2=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_34_O_LUT4_I2_O O=L11_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_33_O I1=R11_LUT4_I3_31_O I2=R11_LUT4_I3_32_O I3=R11_LUT4_I3_30_O O=L11_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_30_O I1=R11_LUT4_I3_32_O I2=R11_LUT4_I3_31_O I3=R11_LUT4_I3_33_O O=L11_LUT4_I3_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L11_LUT4_I3_2_I0 I1=L11_LUT4_I3_2_I1 I2=L11_LUT4_I3_2_I2 I3=L11(7) O=R12_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L11_LUT4_I3_20_I0 I1=L11_LUT4_I3_20_I1 I2=L11_LUT4_I3_20_I2 I3=L11(23) O=R12_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L11_LUT4_I1_3_I3_LUT4_O_I3 I1=L11_LUT4_I2_1_I3_LUT4_O_I1 I2=L11_LUT4_I3_20_I0_LUT4_O_I2 I3=L11_LUT4_I3_20_I0_LUT4_O_I3 O=L11_LUT4_I3_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_40_O_LUT4_I2_1_O I3=L11_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_20_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_38_O I1=R11_LUT4_I3_37_O I2=R11_LUT4_I3_36_O I3=R11_LUT4_I3_39_O O=L11_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_37_O I1=R11_LUT4_I3_36_O I2=R11_LUT4_I3_39_O I3=R11_LUT4_I3_38_O O=L11_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_41_O_LUT4_I2_O I1=L11_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_40_O_LUT4_I2_2_O I3=L11_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_20_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_37_O I1=R11_LUT4_I3_38_O I2=R11_LUT4_I3_39_O I3=R11_LUT4_I3_36_O O=L11_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_36_O I1=R11_LUT4_I3_38_O I2=R11_LUT4_I3_37_O I3=R11_LUT4_I3_39_O O=L11_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L11_LUT4_I1_3_I2_LUT4_O_I1 I1=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I2=L11_LUT4_I1_3_I2_LUT4_O_I0 I3=L11_LUT4_I1_3_I2_LUT4_O_I3 O=L11_LUT4_I3_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_20_I2_LUT4_O_I1 I2=L11_LUT4_I3_20_I2_LUT4_O_I2 I3=L11_LUT4_I2_1_I3_LUT4_O_I1 O=L11_LUT4_I3_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_20_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I3 I2=L11_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I3 I3=R11_LUT4_I3_41_O_LUT4_I2_O O=L11_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_1_O I1=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R11_LUT4_I3_40_O_LUT4_I2_2_O I3=L11_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_1_O I1=L11_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_41_O_LUT4_I2_O I3=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_41_O_LUT4_I2_O I1=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_40_O_LUT4_I2_2_O I3=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I2 I3=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=L11_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_40_O_LUT4_I2_1_O O=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_39_O I1=R11_LUT4_I3_36_O I2=R11_LUT4_I3_37_O I3=R11_LUT4_I3_38_O O=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_40_O_LUT4_I2_O I1=L11_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_40_O_LUT4_I2_2_O I3=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_38_O I1=R11_LUT4_I3_36_O I2=R11_LUT4_I3_37_O I3=R11_LUT4_I3_39_O O=L11_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L11_LUT4_I3_21_I0 I1=L11_LUT4_I3_21_I1 I2=L11_LUT4_I3_21_I2 I3=L11(25) O=R12_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L11_LUT4_I3_7_I1_LUT4_O_I3 I1=L11_LUT4_I3_21_I0_LUT4_O_I1 I2=L11_LUT4_I2_I3_LUT4_O_I0 I3=L11_LUT4_I3_7_I0_LUT4_O_I2 O=L11_LUT4_I3_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_10_I1_LUT4_O_I3 I3=L11_LUT4_I3_7_I1_LUT4_O_I2 O=L11_LUT4_I3_21_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_21_I1_LUT4_O_I1 I2=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 I3=R11_LUT4_I3_4_O_LUT4_I2_O O=L11_LUT4_I3_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_5_O_LUT4_I2_O O=L11_LUT4_I3_21_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_2_O I1=L11_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_4_O_LUT4_I2_1_O I3=L11_LUT4_I3_21_I2_LUT4_I1_I3_LUT4_O_I1 O=L11_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_21_I2_LUT4_I1_I0 I1=L11_LUT4_I3_21_I2 I2=L11_LUT4_I3_7_I2_LUT4_O_I2 I3=L11_LUT4_I3_21_I2_LUT4_I1_I3 O=L11_LUT4_I3_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=R11_LUT4_I3_4_O_LUT4_I2_2_O I2=L11_LUT4_I3_21_I2_LUT4_I1_I0_LUT4_O_I2 I3=L11_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_21_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=R11_LUT4_I3_3_O I1=R11_LUT4_I3_1_O I2=R11_LUT4_I3_2_O I3=R11_LUT4_I3_O O=L11_LUT4_I3_21_I2_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_21_I2_LUT4_I1_I3_LUT4_O_I1 I2=R11_LUT4_I3_5_O_LUT4_I2_O I3=L11_LUT4_I3_21_I2_LUT4_I1_I3_LUT4_O_I3 O=L11_LUT4_I3_21_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_2_O I1=R11_LUT4_I3_1_O I2=R11_LUT4_I3_3_O I3=R11_LUT4_I3_O O=L11_LUT4_I3_21_I2_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_2_O I1=R11_LUT4_I3_3_O I2=R11_LUT4_I3_1_O I3=R11_LUT4_I3_O O=L11_LUT4_I3_21_I2_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_21_I2_LUT4_O_I2 I3=L11_LUT4_I3_21_I2_LUT4_O_I3 O=L11_LUT4_I3_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_5_O_LUT4_I2_O I1=L11_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_4_O_LUT4_I2_2_O I3=L11_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_21_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_3_O I1=R11_LUT4_I3_2_O I2=R11_LUT4_I3_O I3=R11_LUT4_I3_1_O O=L11_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_1_O I1=R11_LUT4_I3_2_O I2=R11_LUT4_I3_3_O I3=R11_LUT4_I3_O O=L11_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_4_O_LUT4_I2_1_O I3=L11_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_21_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_3_O I1=R11_LUT4_I3_2_O I2=R11_LUT4_I3_1_O I3=R11_LUT4_I3_O O=L11_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_3_O I1=R11_LUT4_I3_O I2=R11_LUT4_I3_1_O I3=R11_LUT4_I3_2_O O=L11_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L11_LUT4_I3_22_I0 I1=L11_LUT4_I3_22_I1 I2=L11_LUT4_I3_22_I2 I3=L11(26) O=R12_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L11_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L11_LUT4_I1_I3_LUT4_O_I2 I2=L11_LUT4_I3_22_I0_LUT4_O_I2 I3=L11_LUT4_I3_22_I0_LUT4_O_I3 O=L11_LUT4_I3_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I1_1_I2_LUT4_O_I2 O=L11_LUT4_I3_22_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O_LUT4_I1_O O=L11_LUT4_I3_22_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L11_LUT4_I3_22_I1_LUT4_O_I0 I1=L11_LUT4_I3_22_I1_LUT4_O_I1 I2=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O I3=L11_LUT4_I3_22_I1_LUT4_O_I3 O=L11_LUT4_I3_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 I1=L11_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 I2=R11_LUT4_I3_11_O I3=R11_LUT4_I3_10_O O=L11_LUT4_I3_22_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R11_LUT4_I3_9_O I1=R11_LUT4_I3_8_O I2=R11_LUT4_I3_7_O I3=R11_LUT4_I3_6_O O=L11_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_9_O I1=R11_LUT4_I3_8_O I2=R11_LUT4_I3_6_O I3=R11_LUT4_I3_7_O O=L11_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 I1=R11_LUT4_I3_11_O_LUT4_I2_O I2=R11_LUT4_I3_10_O_LUT4_I2_1_O I3=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_22_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_O I1=L11_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_10_O_LUT4_I2_2_O I3=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 O=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_I1 I2=R11_LUT4_I3_10_O_LUT4_I2_1_O I3=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 O=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_2_O I1=L11_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_11_O_LUT4_I2_O I3=L11_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O I2=L11_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 I3=R11_LUT4_I3_10_O_LUT4_I2_O O=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I3=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_9_O I1=R11_LUT4_I3_8_O I2=R11_LUT4_I3_7_O I3=R11_LUT4_I3_6_O O=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_1_O I1=L11_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 I2=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 I3=R11_LUT4_I3_11_O_LUT4_I2_O O=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_6_O I1=R11_LUT4_I3_8_O I2=R11_LUT4_I3_7_O I3=R11_LUT4_I3_9_O O=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_22_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_O I1=L11_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 I2=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R11_LUT4_I3_10_O_LUT4_I2_1_O O=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_1_O I1=L11_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_10_O_LUT4_I2_2_O I3=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=L11_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_10_O_LUT4_I2_O O=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O I2=R11_LUT4_I3_11_O_LUT4_I2_O I3=L11_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 O=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_8_O I1=R11_LUT4_I3_7_O I2=R11_LUT4_I3_9_O I3=R11_LUT4_I3_6_O O=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_2_O I1=L11_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 I2=L11_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_11_O_LUT4_I2_O O=L11_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_22_I2_LUT4_O_I1 I2=L11_LUT4_I3_22_I2_LUT4_O_I2 I3=R11_LUT4_I3_10_O_LUT4_I2_1_O O=L11_LUT4_I3_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_10_O_LUT4_I2_O O=L11_LUT4_I3_22_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_10_O_LUT4_I2_2_O I1=L11_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=L11_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I3=R11_LUT4_I3_11_O_LUT4_I2_O O=L11_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_9_O I1=R11_LUT4_I3_7_O I2=R11_LUT4_I3_6_O I3=R11_LUT4_I3_8_O O=L11_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_9_O I1=R11_LUT4_I3_8_O I2=R11_LUT4_I3_7_O I3=R11_LUT4_I3_6_O O=L11_LUT4_I3_22_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_23_I0 I1=L11_LUT4_I3_23_I1 I2=L11_LUT4_I3_23_I2 I3=L11(27) O=R12_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_23_I0_LUT4_O_I2 I3=L11_LUT4_I3_23_I0_LUT4_O_I3 O=L11_LUT4_I3_23_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_1_O I1=L11_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3 I2=L11_LUT4_I3_14_I2_LUT4_O_I3 I3=L11_LUT4_I3_23_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_23_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 I3=R11_LUT4_I3_16_O_LUT4_I2_2_O O=L11_LUT4_I3_23_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I0 I2=R11_LUT4_I3_17_O_LUT4_I2_O I3=L11_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_23_I0_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 I3=R11_LUT4_I3_16_O_LUT4_I2_O O=L11_LUT4_I3_23_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I0 I3=R11_LUT4_I3_17_O_LUT4_I2_O O=L11_LUT4_I3_23_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_2_O I1=L11_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I2 I2=R11_LUT4_I3_16_O_LUT4_I2_1_O I3=L11_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_9_I0_LUT4_O_I2 I2=L11_LUT4_I3_23_I1_LUT4_O_I2 I3=L11_LUT4_I3_23_I1_LUT4_O_I3 O=L11_LUT4_I3_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_23_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_16_O_LUT4_I2_2_O O=L11_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_17_O_LUT4_I2_O I1=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_16_O_LUT4_I2_1_O O=L11_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_14_I1_LUT4_O_I2 I2=L11_LUT4_I3_23_I1_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_23_I1_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_23_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=L11_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_16_O_LUT4_I2_1_O O=L11_LUT4_I3_23_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_16_O I3=R11_LUT4_I3_17_O O=L11_LUT4_I3_23_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_23_I2_LUT4_O_I2 I3=L11_LUT4_I3_23_I2_LUT4_O_I3 O=L11_LUT4_I3_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_2_O I1=L11_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 I3=R11_LUT4_I3_16_O_LUT4_I2_1_O O=L11_LUT4_I3_23_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_15_O I1=R11_LUT4_I3_14_O I2=R11_LUT4_I3_12_O I3=R11_LUT4_I3_13_O O=L11_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_13_O I1=R11_LUT4_I3_12_O I2=R11_LUT4_I3_15_O I3=R11_LUT4_I3_14_O O=L11_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_17_O_LUT4_I2_O O=L11_LUT4_I3_23_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_12_O I1=R11_LUT4_I3_14_O I2=R11_LUT4_I3_13_O I3=R11_LUT4_I3_15_O O=L11_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_14_O I1=R11_LUT4_I3_13_O I2=R11_LUT4_I3_12_O I3=R11_LUT4_I3_15_O O=L11_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L11_LUT4_I3_24_I0 I1=L11_LUT4_I3_24_I1 I2=L11_LUT4_I3_24_I2 I3=L11(30) O=R12_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_24_I0_LUT4_O_I1 I2=L11_LUT4_I3_24_I0_LUT4_O_I2 I3=L11_LUT4_I1_2_I2_LUT4_O_I0 O=L11_LUT4_I3_24_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_2_O I1=L11_LUT4_I3_24_I0_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_34_O_LUT4_I2_1_O O=L11_LUT4_I3_24_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_35_O_LUT4_I2_O I1=L11_LUT4_I3_24_I0_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I3 I3=R11_LUT4_I3_34_O_LUT4_I2_O O=L11_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_33_O I1=R11_LUT4_I3_32_O I2=R11_LUT4_I3_30_O I3=R11_LUT4_I3_31_O O=L11_LUT4_I3_24_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L11_LUT4_I3_1_I0_LUT4_I3_I2_LUT4_O_I1 I1=R11_LUT4_I3_34_O_LUT4_I2_O I2=R11_LUT4_I3_35_O_LUT4_I2_O I3=L11_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_24_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I1_2_I2_LUT4_O_I2 I3=L11_LUT4_I3_1_I1_LUT4_O_I3 O=L11_LUT4_I3_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I1_2_I3_LUT4_O_I1 I3=L11_LUT4_I3_24_I2_LUT4_O_I3 O=L11_LUT4_I3_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I1 I3=L11_LUT4_I3_24_I2_LUT4_O_I3 O=L11_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_35_O_LUT4_I2_O I1=R11_LUT4_I3_34_O_LUT4_I2_2_O I2=L11_LUT4_I3_24_I0_LUT4_O_I1_LUT4_O_I1 I3=L11_LUT4_I3_24_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_24_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R11_LUT4_I3_34_O_LUT4_I2_2_O I1=L11_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I3 I2=R11_LUT4_I3_35_O_LUT4_I2_O I3=L11_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_24_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_2_I0_LUT4_O_I0 I1=L11_LUT4_I3_2_I0_LUT4_O_I1 I2=L11_LUT4_I3_2_I0_LUT4_O_I2 I3=L11_LUT4_I3_2_I0_LUT4_O_I3 O=L11_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I1=L11_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I0 I2=R11_LUT4_I3_46_O I3=R11_LUT4_I3_47_O O=L11_LUT4_I3_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I0 I2=R11_LUT4_I3_46_O_LUT4_I2_O I3=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I0 O=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_1_O I1=L11_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_47_O_LUT4_I2_O I3=L11_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I1 O=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I0 I1=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_46_O_LUT4_I2_2_O I3=R11_LUT4_I3_46_O_LUT4_I2_O O=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=R11_LUT4_I3_45_O I1=R11_LUT4_I3_44_O I2=R11_LUT4_I3_43_O I3=R11_LUT4_I3_42_O O=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_47_O_LUT4_I2_O I3=L11_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_O I1=L11_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_46_O_LUT4_I2_1_O I3=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 O=L11_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_46_O_LUT4_I2_1_O O=L11_LUT4_I3_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_44_O I1=R11_LUT4_I3_45_O I2=R11_LUT4_I3_43_O I3=R11_LUT4_I3_42_O O=L11_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_45_O I1=R11_LUT4_I3_42_O I2=R11_LUT4_I3_43_O I3=R11_LUT4_I3_44_O O=L11_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L11_LUT4_I3_4_I1_LUT4_O_I1 I1=L11_LUT4_I3_12_I2 I2=L11_LUT4_I3_4_I1_LUT4_O_I3 I3=L11_LUT4_I3_2_I1_LUT4_O_I3 O=L11_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_1_O I1=L11_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 I2=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_47_O_LUT4_I2_O O=L11_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_46_O_LUT4_I2_O O=L11_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_2_I2_LUT4_O_I1 I2=L11_LUT4_I3_2_I2_LUT4_O_I2 I3=R11_LUT4_I3_46_O_LUT4_I2_2_O O=L11_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_46_O_LUT4_I2_O O=L11_LUT4_I3_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_1_O I1=L11_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I1 I2=R11_LUT4_I3_47_O_LUT4_I2_O I3=L11_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 O=L11_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_45_O I1=R11_LUT4_I3_43_O I2=R11_LUT4_I3_42_O I3=R11_LUT4_I3_44_O O=L11_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_45_O I1=R11_LUT4_I3_44_O I2=R11_LUT4_I3_43_O I3=R11_LUT4_I3_42_O O=L11_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_3_I0 I1=L11_LUT4_I3_3_I1 I2=L11_LUT4_I3_3_I2 I3=L11(11) O=R12_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L11_LUT4_I3_3_I0_LUT4_O_I0 I1=L11_LUT4_I3_3_I0_LUT4_O_I1 I2=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I3=L11_LUT4_I3_8_I2_LUT4_O_I1 O=L11_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_3_I1_LUT4_O_I0 I1=L11_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I2=R11_LUT4_I3_28_O I3=R11_LUT4_I3_29_O O=L11_LUT4_I3_3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R11_LUT4_I3_25_O I1=R11_LUT4_I3_24_O I2=R11_LUT4_I3_27_O I3=R11_LUT4_I3_26_O O=L11_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_1_O I1=L11_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_28_O_LUT4_I2_2_O I3=L11_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_27_O I1=R11_LUT4_I3_24_O I2=R11_LUT4_I3_25_O I3=R11_LUT4_I3_26_O O=L11_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_26_O I1=R11_LUT4_I3_25_O I2=R11_LUT4_I3_24_O I3=R11_LUT4_I3_27_O O=L11_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L11_LUT4_I3_3_I1_LUT4_O_I0 I1=R11_LUT4_I3_28_O_LUT4_I2_1_O I2=L11_LUT4_I3_3_I1_LUT4_O_I2 I3=L11_LUT4_I3_3_I1_LUT4_O_I3 O=L11_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R11_LUT4_I3_27_O I1=R11_LUT4_I3_26_O I2=R11_LUT4_I3_25_O I3=R11_LUT4_I3_24_O O=L11_LUT4_I3_3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_8_I1_LUT4_O_I2 I3=L11_LUT4_I3_17_I1_LUT4_O_I2 O=L11_LUT4_I3_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 I3=R11_LUT4_I3_28_O_LUT4_I2_O O=L11_LUT4_I3_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_29_O_LUT4_I2_O I1=L11_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_28_O_LUT4_I2_2_O I3=L11_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_3_I2_LUT4_O_I1 I2=L11_LUT4_I3_3_I2_LUT4_O_I2 I3=L11_LUT4_I3_3_I2_LUT4_O_I3 O=L11_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_O I1=L11_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_29_O_LUT4_I2_O O=L11_LUT4_I3_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_1_O I1=L11_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_29_O_LUT4_I2_O O=L11_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_27_O I1=R11_LUT4_I3_26_O I2=R11_LUT4_I3_24_O I3=R11_LUT4_I3_25_O O=L11_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_27_O I1=R11_LUT4_I3_25_O I2=R11_LUT4_I3_24_O I3=R11_LUT4_I3_26_O O=L11_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_1_O I1=L11_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_28_O_LUT4_I2_2_O I3=L11_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_27_O I1=R11_LUT4_I3_25_O I2=R11_LUT4_I3_26_O I3=R11_LUT4_I3_24_O O=L11_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_27_O I1=R11_LUT4_I3_26_O I2=R11_LUT4_I3_25_O I3=R11_LUT4_I3_24_O O=L11_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_29_O_LUT4_I2_O O=L11_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_28_O_LUT4_I2_O O=L11_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_1_O I1=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_28_O_LUT4_I2_2_O I3=L11_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_27_O I1=R11_LUT4_I3_26_O I2=R11_LUT4_I3_25_O I3=R11_LUT4_I3_24_O O=L11_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L11_LUT4_I3_4_I0 I1=L11_LUT4_I3_4_I1 I2=L11_LUT4_I3_4_I2 I3=L11(22) O=R12_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=L11_LUT4_I3_4_I0_LUT4_O_I0 I1=L11_LUT4_I3_4_I0_LUT4_O_I1 I2=L11_LUT4_I3_4_I0_LUT4_O_I2 I3=L11_LUT4_I3_2_I2 O=L11_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I0 I1=L11_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I1 I2=R11_LUT4_I3_46_O_LUT4_I2_2_O I3=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 O=L11_LUT4_I3_4_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R11_LUT4_I3_45_O I1=R11_LUT4_I3_44_O I2=R11_LUT4_I3_43_O I3=R11_LUT4_I3_42_O O=L11_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_45_O I1=R11_LUT4_I3_44_O I2=R11_LUT4_I3_43_O I3=R11_LUT4_I3_42_O O=L11_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I0 I1=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_46_O_LUT4_I2_O I3=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R11_LUT4_I3_45_O I1=R11_LUT4_I3_44_O I2=R11_LUT4_I3_42_O I3=R11_LUT4_I3_43_O O=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_45_O I1=R11_LUT4_I3_43_O I2=R11_LUT4_I3_44_O I3=R11_LUT4_I3_42_O O=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_1_O I1=L11_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_47_O_LUT4_I2_O I3=L11_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I2 O=L11_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_O I1=L11_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_47_O_LUT4_I2_O I3=L11_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_42_O I1=R11_LUT4_I3_44_O I2=R11_LUT4_I3_43_O I3=R11_LUT4_I3_45_O O=L11_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 I2=R11_LUT4_I3_46_O_LUT4_I2_1_O I3=L11_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_4_I1_LUT4_O_I1 I2=L11_LUT4_I3_12_I2 I3=L11_LUT4_I3_4_I1_LUT4_O_I3 O=L11_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_2_I1_LUT4_O_I3 I3=L11_LUT4_I2_2_I3_LUT4_O_I2 O=L11_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R11_LUT4_I3_44_O I1=R11_LUT4_I3_43_O I2=R11_LUT4_I3_45_O I3=R11_LUT4_I3_42_O O=L11_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_1_O I1=L11_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I2 I2=L11_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_47_O_LUT4_I2_O O=L11_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_4_I2_LUT4_O_I2 I3=L11_LUT4_I2_2_I3_LUT4_O_I3 O=L11_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_4_I2_LUT4_O_I2 I2=L11_LUT4_I3_2_I2_LUT4_O_I2 I3=R11_LUT4_I3_46_O_LUT4_I2_O O=L11_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_46_O_LUT4_I2_2_O I1=L11_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_47_O_LUT4_I2_O I3=L11_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_45_O I1=R11_LUT4_I3_44_O I2=R11_LUT4_I3_43_O I3=R11_LUT4_I3_42_O O=L11_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_44_O I1=R11_LUT4_I3_43_O I2=R11_LUT4_I3_42_O I3=R11_LUT4_I3_45_O O=L11_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L11_LUT4_I3_5_I0 I1=L11_LUT4_I3_I0 I2=L11_LUT4_I3_5_I2 I3=L11(28) O=R12_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_13_I2 I2=L11_LUT4_I3_I2_LUT4_O_I2 I3=L11_LUT4_I3_5_I0_LUT4_O_I3 O=L11_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_I2_LUT4_O_I1 O=L11_LUT4_I3_5_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 I2=L11_LUT4_I3_16_I2_LUT4_I3_I1_LUT4_O_I3 I3=R11_LUT4_I3_22_O_LUT4_I2_2_O O=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_1_O I1=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 O=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_2_O I1=L11_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=L11_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R11_LUT4_I3_22_O_LUT4_I2_1_O O=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I2=L11_LUT4_I3_13_I2_LUT4_O_I3 I3=R11_LUT4_I3_22_O_LUT4_I2_O O=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_21_O I1=R11_LUT4_I3_20_O I2=R11_LUT4_I3_19_O I3=R11_LUT4_I3_18_O O=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_5_I2_LUT4_O_I1 I2=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L11_LUT4_I3_I0_LUT4_O_I2 O=L11_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_22_O_LUT4_I2_O O=L11_LUT4_I3_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_22_O_LUT4_I2_1_O O=L11_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L11_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=R11_LUT4_I3_22_O_LUT4_I2_2_O I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_19_O I1=R11_LUT4_I3_20_O I2=R11_LUT4_I3_21_O I3=R11_LUT4_I3_18_O O=L11_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L11_LUT4_I3_6_I0 I1=L11_LUT4_I3_8_I0 I2=L11_LUT4_I3_6_I2 I3=L11(29) O=R12_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_6_I0_LUT4_O_I1 I2=L11_LUT4_I3_6_I0_LUT4_O_I2 I3=L11_LUT4_I3_3_I2 O=L11_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_29_O_LUT4_I2_O I1=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I1 I3=R11_LUT4_I3_28_O_LUT4_I2_2_O O=L11_LUT4_I3_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I3=R11_LUT4_I3_28_O_LUT4_I2_2_O O=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=L11_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_28_O_LUT4_I2_O O=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_27_O I1=R11_LUT4_I3_26_O I2=R11_LUT4_I3_25_O I3=R11_LUT4_I3_24_O O=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I3=L11_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I2=R11_LUT4_I3_28_O_LUT4_I2_1_O I3=R11_LUT4_I3_28_O_LUT4_I2_O O=L11_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_3_I1_LUT4_O_I2 I3=L11_LUT4_I3_6_I2_LUT4_O_I3 O=L11_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_3_I1_LUT4_O_I0 I3=R11_LUT4_I3_28_O_LUT4_I2_O O=L11_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_28_O_LUT4_I2_1_O I3=L11_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_29_O_LUT4_I2_O I1=L11_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_28_O_LUT4_I2_2_O I3=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_26_O I1=R11_LUT4_I3_25_O I2=R11_LUT4_I3_27_O I3=R11_LUT4_I3_24_O O=L11_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L11_LUT4_I3_7_I0 I1=L11_LUT4_I3_7_I1 I2=L11_LUT4_I3_7_I2 I3=L11(3) O=R12_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_I3_LUT4_O_I3 I2=L11_LUT4_I3_7_I0_LUT4_O_I2 I3=L11_LUT4_I2_I3_LUT4_O_I0 O=L11_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_7_I1_LUT4_O_I2 I3=L11_LUT4_I3_7_I1_LUT4_O_I3 O=L11_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2 O=L11_LUT4_I3_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_5_O_LUT4_I2_O I3=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=L11_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_3_O I1=R11_LUT4_I3_1_O I2=R11_LUT4_I3_O I3=R11_LUT4_I3_2_O O=L11_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_2_O I1=L11_LUT4_I3_21_I2_LUT4_I1_I3_LUT4_O_I3 I2=R11_LUT4_I3_4_O_LUT4_I2_1_O I3=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=L11_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0 O=L11_LUT4_I3_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_5_O_LUT4_I2_O I1=L11_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R11_LUT4_I3_4_O_LUT4_I2_2_O O=L11_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_4_O_LUT4_I2_1_O O=L11_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_7_I2_LUT4_O_I1 I2=L11_LUT4_I3_7_I2_LUT4_O_I2 I3=L11_LUT4_I3_7_I2_LUT4_O_I3 O=L11_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_5_O_LUT4_I2_O I1=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_21_I2_LUT4_I1_I3_LUT4_O_I1 I3=R11_LUT4_I3_4_O_LUT4_I2_2_O O=L11_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_21_I2_LUT4_I1_I0_LUT4_O_I2 I2=L11_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_4_O_LUT4_I2_1_O O=L11_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_4_O_LUT4_I2_2_O I3=L11_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_4_O_LUT4_I2_1_O I3=L11_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 O=L11_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_4_O_LUT4_I2_O I1=L11_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 I2=R11_LUT4_I3_5_O_LUT4_I2_O I3=L11_LUT4_I3_21_I2_LUT4_I1_I0_LUT4_O_I2 O=L11_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_3_O I1=R11_LUT4_I3_2_O I2=R11_LUT4_I3_1_O I3=R11_LUT4_I3_O O=L11_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 I2=L11_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L11_LUT4_I3_21_I1 O=L11_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L11_LUT4_I3_8_I0 I1=L11_LUT4_I3_8_I1 I2=L11_LUT4_I3_8_I2 I3=L11(4) O=R12_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_8_I0_LUT4_O_I1 I2=L11_LUT4_I3_3_I1 I3=L11_LUT4_I3_8_I0_LUT4_O_I3 O=L11_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_8_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_O I1=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_28_O_LUT4_I2_1_O I3=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_26_O I1=R11_LUT4_I3_24_O I2=R11_LUT4_I3_25_O I3=R11_LUT4_I3_27_O O=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_27_O I1=R11_LUT4_I3_26_O I2=R11_LUT4_I3_25_O I3=R11_LUT4_I3_24_O O=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L11_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=R11_LUT4_I3_28_O_LUT4_I2_2_O I2=R11_LUT4_I3_29_O_LUT4_I2_O I3=L11_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 O=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_6_I2_LUT4_O_I3 I1=L11_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_8_I1_LUT4_O_I1 O=L11_LUT4_I3_8_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I1=L11_LUT4_I3_3_I1_LUT4_O_I0 I2=R11_LUT4_I3_29_O I3=R11_LUT4_I3_28_O O=L11_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_O I1=L11_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_29_O_LUT4_I2_O O=L11_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_24_O I1=R11_LUT4_I3_26_O I2=R11_LUT4_I3_25_O I3=R11_LUT4_I3_27_O O=L11_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_8_I1_LUT4_O_I1 I2=L11_LUT4_I3_8_I1_LUT4_O_I2 I3=L11_LUT4_I3_8_I0_LUT4_O_I1 O=L11_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_1_O I1=L11_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 I2=L11_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I3=R11_LUT4_I3_28_O_LUT4_I2_2_O O=L11_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_O I1=L11_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_29_O_LUT4_I2_O I3=L11_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_25_O I1=R11_LUT4_I3_26_O I2=R11_LUT4_I3_27_O I3=R11_LUT4_I3_24_O O=L11_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_O I1=L11_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_28_O_LUT4_I2_2_O I3=L11_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 O=L11_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_26_O I1=R11_LUT4_I3_27_O I2=R11_LUT4_I3_25_O I3=R11_LUT4_I3_24_O O=L11_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_1_O I1=L11_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_29_O_LUT4_I2_O I3=L11_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_8_I2_LUT4_O_I0 I1=L11_LUT4_I3_8_I2_LUT4_O_I1 I2=L11_LUT4_I3_8_I2_LUT4_O_I2 I3=L11_LUT4_I3_8_I2_LUT4_O_I3 O=L11_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=L11_LUT4_I3_6_I0_LUT4_O_I1 I3=L11_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_8_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_O I1=L11_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_28_O_LUT4_I2_1_O I3=L11_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_29_O_LUT4_I2_O I1=L11_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_28_O_LUT4_I2_2_O O=L11_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_29_O_LUT4_I2_O I1=L11_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_28_O_LUT4_I2_2_O O=L11_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_28_O_LUT4_I2_O I1=L11_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 I2=L11_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I3=R11_LUT4_I3_28_O_LUT4_I2_1_O O=L11_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_9_I0 I1=L11_LUT4_I3_9_I1 I2=L11_LUT4_I3_9_I2 I3=L11(5) O=R12_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L11_LUT4_I3_9_I0_LUT4_O_I0 I1=L11_LUT4_I3_9_I0_LUT4_O_I1 I2=L11_LUT4_I3_9_I0_LUT4_O_I2 I3=L11_LUT4_I3_9_I0_LUT4_O_I3 O=L11_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_23_I1_LUT4_O_I2 I2=L11_LUT4_I3_9_I1_LUT4_O_I1 I3=L11_LUT4_I3_23_I1_LUT4_O_I3 O=L11_LUT4_I3_9_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L11_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I0 I1=L11_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_9_I1_LUT4_O_I3 I3=L11_LUT4_I3_9_I1_LUT4_O_I2 O=L11_LUT4_I3_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 I1=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_16_O I3=R11_LUT4_I3_17_O O=L11_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=L11_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_16_O_LUT4_I2_1_O O=L11_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_14_O I1=R11_LUT4_I3_13_O I2=R11_LUT4_I3_15_O I3=R11_LUT4_I3_12_O O=L11_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_9_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 I2=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R11_LUT4_I3_16_O_LUT4_I2_1_O O=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_15_O I1=R11_LUT4_I3_12_O I2=R11_LUT4_I3_13_O I3=R11_LUT4_I3_14_O O=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_17_O_LUT4_I2_O I1=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_16_O_LUT4_I2_2_O I3=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_15_O I1=R11_LUT4_I3_14_O I2=R11_LUT4_I3_13_O I3=R11_LUT4_I3_12_O O=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_15_O I1=R11_LUT4_I3_14_O I2=R11_LUT4_I3_13_O I3=R11_LUT4_I3_12_O O=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_16_O_LUT4_I2_2_O I3=L11_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_14_O I1=R11_LUT4_I3_15_O I2=R11_LUT4_I3_13_O I3=R11_LUT4_I3_12_O O=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_17_O_LUT4_I2_O I1=L11_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_16_O_LUT4_I2_1_O O=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_15_O I1=R11_LUT4_I3_13_O I2=R11_LUT4_I3_14_O I3=R11_LUT4_I3_12_O O=L11_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L11_LUT4_I3_9_I1_LUT4_O_I0 I1=L11_LUT4_I3_9_I1_LUT4_O_I1 I2=L11_LUT4_I3_9_I1_LUT4_O_I2 I3=L11_LUT4_I3_9_I1_LUT4_O_I3 O=L11_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_9_I0_LUT4_O_I1 I3=L11_LUT4_I3_23_I1_LUT4_O_I3 O=L11_LUT4_I3_9_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_16_O_LUT4_I2_1_O I3=L11_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_9_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_16_O_LUT4_I2_O O=L11_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_17_O_LUT4_I2_O I1=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L11_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 I3=R11_LUT4_I3_16_O_LUT4_I2_2_O O=L11_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_15_O I1=R11_LUT4_I3_14_O I2=R11_LUT4_I3_13_O I3=R11_LUT4_I3_12_O O=L11_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L11_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I0 I1=R11_LUT4_I3_16_O_LUT4_I2_1_O I2=R11_LUT4_I3_16_O_LUT4_I2_2_O I3=L11_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_14_O I1=R11_LUT4_I3_12_O I2=R11_LUT4_I3_13_O I3=R11_LUT4_I3_15_O O=L11_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R11_LUT4_I3_15_O I1=R11_LUT4_I3_14_O I2=R11_LUT4_I3_13_O I3=R11_LUT4_I3_12_O O=L11_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_17_O_LUT4_I2_O I3=L11_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_13_O I1=R11_LUT4_I3_14_O I2=R11_LUT4_I3_15_O I3=R11_LUT4_I3_12_O O=L11_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_15_O I1=R11_LUT4_I3_13_O I2=R11_LUT4_I3_12_O I3=R11_LUT4_I3_14_O O=L11_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_9_I2_LUT4_O_I2 I3=L11_LUT4_I3_9_I2_LUT4_O_I3 O=L11_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3 I3=R11_LUT4_I3_17_O_LUT4_I2_O O=L11_LUT4_I3_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R11_LUT4_I3_16_O_LUT4_I2_1_O I3=L11_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I2 O=L11_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 I2=R11_LUT4_I3_16_O_LUT4_I2_2_O I3=L11_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I0 O=L11_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_23_I0_LUT4_O_I3 I1=L11_LUT4_I3_14_I2_LUT4_O_I3 I2=L11_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R11_LUT4_I3_17_O_LUT4_I2_O I1=L11_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R11_LUT4_I3_16_O_LUT4_I2_1_O I3=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_16_O_LUT4_I2_O I1=L11_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_16_O_LUT4_I2_2_O I3=L11_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L11_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I1=L11_LUT4_I3_I0_LUT4_O_I1 I2=L11_LUT4_I3_I0_LUT4_O_I2 I3=L11_LUT4_I3_I0_LUT4_O_I3 O=L11_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_5_I2_LUT4_O_I1 O=L11_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=L11_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_1_O I1=L11_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=L11_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 I3=R11_LUT4_I3_23_O_LUT4_I2_O O=L11_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R11_LUT4_I3_22_O_LUT4_I2_2_O I3=L11_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I3=L11_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R11_LUT4_I3_22_O_LUT4_I2_1_O I3=L11_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L11_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_2_O I1=L11_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 O=L11_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I1=L11_LUT4_I3_I1_LUT4_O_I1 I2=L11_LUT4_I3_I0_LUT4_O_I1 I3=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L11_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L11_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=L11_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=L11_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_22_O_LUT4_I2_1_O I3=L11_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_20_O I1=R11_LUT4_I3_19_O I2=R11_LUT4_I3_18_O I3=R11_LUT4_I3_21_O O=L11_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_2_O I1=L11_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_16_I2_LUT4_I3_I2_LUT4_O_I1 O=L11_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L11_LUT4_I3_I2_LUT4_O_I0 I1=L11_LUT4_I3_I2_LUT4_O_I1 I2=L11_LUT4_I3_I2_LUT4_O_I2 I3=L11_LUT4_I3_I2_LUT4_O_I3 O=L11_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I1=L11_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=R11_LUT4_I3_22_O I3=R11_LUT4_I3_23_O O=L11_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R11_LUT4_I3_21_O I1=R11_LUT4_I3_19_O I2=R11_LUT4_I3_20_O I3=R11_LUT4_I3_18_O O=L11_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_22_O_LUT4_I2_2_O O=L11_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_16_I2_LUT4_I3_I1_LUT4_O_I3 I3=R11_LUT4_I3_22_O_LUT4_I2_1_O O=L11_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_21_O I1=R11_LUT4_I3_20_O I2=R11_LUT4_I3_19_O I3=R11_LUT4_I3_18_O O=L11_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L11_LUT4_I3_13_I2_LUT4_O_I3 I1=R11_LUT4_I3_22_O_LUT4_I2_1_O I2=L11_LUT4_I3_16_I0_LUT4_O_I1 I3=L11_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=L11_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R11_LUT4_I3_23_O_LUT4_I2_O I3=L11_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L11_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=L11_LUT4_I3_16_I2_LUT4_I3_I2_LUT4_O_I1 I3=R11_LUT4_I3_22_O_LUT4_I2_2_O O=L11_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_18_O I1=R11_LUT4_I3_20_O I2=R11_LUT4_I3_19_O I3=R11_LUT4_I3_21_O O=L11_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_22_O_LUT4_I2_2_O O=L11_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_21_O I1=R11_LUT4_I3_19_O I2=R11_LUT4_I3_18_O I3=R11_LUT4_I3_20_O O=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_1_O I1=L11_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 I2=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R11_LUT4_I3_23_O_LUT4_I2_O O=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1 I2=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=L11_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R11_LUT4_I3_22_O_LUT4_I2_O I1=L11_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 I2=L11_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R11_LUT4_I3_22_O_LUT4_I2_2_O O=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R11_LUT4_I3_21_O I1=R11_LUT4_I3_20_O I2=R11_LUT4_I3_19_O I3=R11_LUT4_I3_18_O O=L11_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=L11(1) D=R10(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(2) D=R10(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(11) D=R10(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(12) D=R10(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(13) D=R10(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(14) D=R10(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(15) D=R10(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(16) D=R10(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(17) D=R10(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(18) D=R10(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(19) D=R10(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(20) D=R10(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(3) D=R10(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(21) D=R10(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(22) D=R10(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(23) D=R10(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(24) D=R10(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(25) D=R10(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(26) D=R10(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(27) D=R10(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(28) D=R10(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(29) D=R10(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(30) D=R10(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(4) D=R10(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(31) D=R10(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(32) D=R10(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(5) D=R10(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(6) D=R10(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(7) D=R10(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(8) D=R10(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(9) D=R10(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L11(10) D=R10(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:179.1-180.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L12(10) I2=L12_LUT4_I1_I2 I3=L12_LUT4_I1_I3 O=R13_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L12(12) I2=L12_LUT4_I1_1_I2 I3=L12_LUT4_I1_1_I3 O=R13_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_6_I1 I2=L12_LUT4_I3_6_I0_LUT4_O_I3 I3=L12_LUT4_I3_3_I1 O=L12_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L12_LUT4_I1_1_I3_LUT4_O_I0 I1=L12_LUT4_I3_3_I2 I2=L12_LUT4_I3_3_I0_LUT4_O_I1 I3=L12_LUT4_I1_1_I3_LUT4_O_I3 O=L12_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_11_I2_LUT4_O_I1 I2=L12_LUT4_I3_6_I2_LUT4_O_I3 I3=L12_LUT4_I3_6_I2_LUT4_O_I2 O=L12_LUT4_I1_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=L12(29) I2=L12_LUT4_I1_2_I2 I3=L12_LUT4_I1_2_I3 O=R13_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L12_LUT4_I1_2_I2_LUT4_O_I0 I1=L12_LUT4_I1_2_I2_LUT4_O_I1 I2=L12_LUT4_I1_5_I3_LUT4_O_I3 I3=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O O=L12_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L12_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I0 I1=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 I2=R12_LUT4_I3_28_O I3=R12_LUT4_I3_29_O O=L12_LUT4_I1_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R12_LUT4_I3_27_O I1=R12_LUT4_I3_25_O I2=R12_LUT4_I3_26_O I3=R12_LUT4_I3_24_O O=L12_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_2_I3_LUT4_O_I1 I2=L12_LUT4_I1_2_I3_LUT4_O_I2 I3=L12_LUT4_I1_2_I3_LUT4_O_I3 O=L12_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I1_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_28_O_LUT4_I2_2_O I1=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I0 I3=R12_LUT4_I3_28_O_LUT4_I2_1_O O=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_26_O I1=R12_LUT4_I3_25_O I2=R12_LUT4_I3_27_O I3=R12_LUT4_I3_24_O O=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_27_O I1=R12_LUT4_I3_26_O I2=R12_LUT4_I3_25_O I3=R12_LUT4_I3_24_O O=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_27_O I1=R12_LUT4_I3_26_O I2=R12_LUT4_I3_25_O I3=R12_LUT4_I3_24_O O=L12_LUT4_I1_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L12(1) I2=L12_LUT4_I1_3_I2 I3=L12_LUT4_I1_3_I3 O=R13_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=L12_LUT4_I1_3_I2_LUT4_O_I2 I3=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O O=L12_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_20_I2_LUT4_O_I2 I3=R12_LUT4_I3_11_O_LUT4_I2_O O=L12_LUT4_I1_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=R12_LUT4_I3_10_O_LUT4_I2_O O=L12_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_1_O I1=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R12_LUT4_I3_10_O_LUT4_I2_2_O I3=L12_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 O=L12_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I1_3_I3_LUT4_O_I0 I1=L12_LUT4_I1_3_I3_LUT4_O_I1 I2=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L12_LUT4_I3_20_I1 O=L12_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2 I3=L12_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3 O=L12_LUT4_I1_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_2_O I1=L12_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_11_O_LUT4_I2_O I3=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_8_O I1=R12_LUT4_I3_7_O I2=R12_LUT4_I3_9_O I3=R12_LUT4_I3_6_O O=L12_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R12_LUT4_I3_10_O_LUT4_I2_1_O I3=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I1 O=L12_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I1_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_1_O I1=L12_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I2=R12_LUT4_I3_11_O_LUT4_I2_O I3=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_9_O I1=R12_LUT4_I3_7_O I2=R12_LUT4_I3_6_O I3=R12_LUT4_I3_8_O O=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I1 I3=R12_LUT4_I3_10_O_LUT4_I2_2_O O=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_7_O I1=R12_LUT4_I3_6_O I2=R12_LUT4_I3_9_O I3=R12_LUT4_I3_8_O O=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L12(13) I2=L12_LUT4_I1_4_I2 I3=L12_LUT4_I1_4_I3 O=R13_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=L12_LUT4_I3_8_I0 I1=L12_LUT4_I1_4_I2_LUT4_O_I1 I2=L12_LUT4_I1_4_I2_LUT4_O_I2 I3=L12_LUT4_I1_4_I2_LUT4_O_I3 O=L12_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I1_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_22_O_LUT4_I2_1_O O=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_21_O I1=R12_LUT4_I3_19_O I2=R12_LUT4_I3_20_O I3=R12_LUT4_I3_18_O O=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_2_O I1=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_23_O_LUT4_I2_O O=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_20_O I1=R12_LUT4_I3_19_O I2=R12_LUT4_I3_21_O I3=R12_LUT4_I3_18_O O=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_23_O_LUT4_I2_O I3=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 O=L12_LUT4_I1_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I1 I1=R12_LUT4_I3_23_O_LUT4_I2_O I2=R12_LUT4_I3_22_O_LUT4_I2_2_O I3=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_16_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_1_O I1=L12_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_22_O_LUT4_I2_2_O I3=L12_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_21_O I1=R12_LUT4_I3_20_O I2=R12_LUT4_I3_19_O I3=R12_LUT4_I3_18_O O=L12_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_1_O I1=L12_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_22_O_LUT4_I2_2_O I3=L12_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I1_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_21_O I1=R12_LUT4_I3_20_O I2=R12_LUT4_I3_18_O I3=R12_LUT4_I3_19_O O=L12_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_4_I3_LUT4_O_I1 I2=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=L12_LUT4_I1_6_I3_LUT4_O_I3 O=L12_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O O=L12_LUT4_I1_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_22_O_LUT4_I2_2_O O=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_21_O I1=R12_LUT4_I3_19_O I2=R12_LUT4_I3_18_O I3=R12_LUT4_I3_20_O O=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_1_O I1=L12_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2 I2=R12_LUT4_I3_23_O_LUT4_I2_O I3=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_21_O I1=R12_LUT4_I3_18_O I2=R12_LUT4_I3_19_O I3=R12_LUT4_I3_20_O O=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L12(19) I2=L12_LUT4_I1_5_I2 I3=L12_LUT4_I1_5_I3 O=R13_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_1_I1_LUT4_O_I3 I2=L12_LUT4_I1_5_I2_LUT4_O_I2 I3=L12_LUT4_I1_5_I2_LUT4_O_I3 O=L12_LUT4_I1_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I1_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I3 I1=L12_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R12_LUT4_I3_28_O_LUT4_I2_2_O I3=L12_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 I1=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0 I2=R12_LUT4_I3_28_O_LUT4_I2_1_O I3=L12_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 O=L12_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_I1_LUT4_O_I1 I2=L12_LUT4_I3_I1_LUT4_O_I2 I3=L12_LUT4_I3_I1_LUT4_O_I0 O=L12_LUT4_I1_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I1_2_I3 I3=L12_LUT4_I1_5_I3_LUT4_O_I3 O=L12_LUT4_I1_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L12_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I0 I1=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I2=L12_LUT4_I3_1_I2_LUT4_O_I2 I3=L12_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I1_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I0 I1=L12_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I2 I2=R12_LUT4_I3_29_O I3=R12_LUT4_I3_28_O O=L12_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I3 I1=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_28_O_LUT4_I2_1_O I3=L12_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12(28) I2=L12_LUT4_I1_6_I2 I3=L12_LUT4_I1_6_I3 O=R13_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I2=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=L12_LUT4_I1_6_I2_LUT4_O_I3 O=L12_LUT4_I1_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_22_O_LUT4_I2_2_O O=L12_LUT4_I1_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_22_O_LUT4_I2_1_O O=L12_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_23_O_LUT4_I2_O I3=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L12_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_18_O I1=R12_LUT4_I3_20_O I2=R12_LUT4_I3_19_O I3=R12_LUT4_I3_21_O O=L12_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L12_LUT4_I1_6_I3_LUT4_O_I0 I1=L12_LUT4_I1_6_I3_LUT4_O_I1 I2=L12_LUT4_I1_6_I3_LUT4_O_I2 I3=L12_LUT4_I1_6_I3_LUT4_O_I3 O=L12_LUT4_I1_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_8_I2_LUT4_O_I2 I1=L12_LUT4_I1_4_I2_LUT4_O_I1 I2=L12_LUT4_I3_16_I1_LUT4_O_I2 I3=L12_LUT4_I3_16_I1_LUT4_O_I1 O=L12_LUT4_I1_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R12_LUT4_I3_23_O_LUT4_I2_O I1=L12_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2 I2=L12_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I3_16_I2_LUT4_O_I3 O=L12_LUT4_I1_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I0 I3=R12_LUT4_I3_22_O_LUT4_I2_O O=L12_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=L12_LUT4_I1_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_1_O I1=L12_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_22_O_LUT4_I2_2_O I3=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L12_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_21_O I1=R12_LUT4_I3_20_O I2=R12_LUT4_I3_19_O I3=R12_LUT4_I3_18_O O=L12_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 I2=R12_LUT4_I3_23_O_LUT4_I2_O I3=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_16_I0_LUT4_O_I2 I2=L12_LUT4_I1_6_I2_LUT4_O_I3 I3=L12_LUT4_I1_4_I3_LUT4_O_I1 O=L12_LUT4_I1_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I1=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L12_LUT4_I1_I2_LUT4_O_I2 I3=L12_LUT4_I1_I2_LUT4_O_I3 O=L12_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I1=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L12_LUT4_I1_I2_LUT4_O_I2 I3=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3 O=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I0 I2=R12_LUT4_I3_10_O_LUT4_I2_2_O I3=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I1 I3=R12_LUT4_I3_11_O_LUT4_I2_O O=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_20_I2_LUT4_O_I2 I3=R12_LUT4_I3_10_O_LUT4_I2_O O=L12_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_10_O_LUT4_I2_2_O O=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_1_O I1=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_11_O_LUT4_I2_O O=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_8_O I1=R12_LUT4_I3_9_O I2=R12_LUT4_I3_7_O I3=R12_LUT4_I3_6_O O=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_10_O_LUT4_I2_2_O I3=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_6_O I1=R12_LUT4_I3_8_O I2=R12_LUT4_I3_7_O I3=R12_LUT4_I3_9_O O=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_8_O I1=R12_LUT4_I3_7_O I2=R12_LUT4_I3_6_O I3=R12_LUT4_I3_9_O O=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_1_O I1=L12_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_11_O_LUT4_I2_O I3=L12_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 O=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L12_LUT4_I1_I3_LUT4_O_I1 I2=L12_LUT4_I1_I3_LUT4_O_I2 I3=L12_LUT4_I1_I3_LUT4_O_I3 O=L12_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L12_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I1=L12_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_11_O I3=R12_LUT4_I3_10_O O=L12_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R12_LUT4_I3_9_O I1=R12_LUT4_I3_8_O I2=R12_LUT4_I3_6_O I3=R12_LUT4_I3_7_O O=L12_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_9_O I1=R12_LUT4_I3_8_O I2=R12_LUT4_I3_7_O I3=R12_LUT4_I3_6_O O=L12_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I1_3_I2_LUT4_O_I2 I1=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I1_I2_LUT4_O_I3 O=L12_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_20_I2_LUT4_O_I2 I3=R12_LUT4_I3_10_O_LUT4_I2_2_O O=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=R12_LUT4_I3_11_O_LUT4_I2_O O=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I2=L12_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_10_O_LUT4_I2_1_O O=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_10_O_LUT4_I2_1_O I3=L12_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_2_O I1=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I3=R12_LUT4_I3_11_O_LUT4_I2_O O=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_20_I1_LUT4_O_I3 I2=L12_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I1_3_I3_LUT4_O_I0 O=L12_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I2=R12_LUT4_I3_11_O_LUT4_I2_O I3=L12_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_9_O I1=R12_LUT4_I3_6_O I2=R12_LUT4_I3_7_O I3=R12_LUT4_I3_8_O O=L12_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12(6) I3=L12_LUT4_I2_I3 O=R13_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12(15) I3=L12_LUT4_I2_1_I3 O=R13_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L12_LUT4_I2_1_I3_LUT4_O_I0 I1=L12_LUT4_I3_4_I0_LUT4_I0_O I2=L12_LUT4_I2_1_I3_LUT4_O_I2 I3=L12_LUT4_I2_1_I3_LUT4_O_I3 O=L12_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 I3=L12_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 O=L12_LUT4_I2_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 I2=R12_LUT4_I3_16_O_LUT4_I2_O I3=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 O=L12_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_17_O_LUT4_I2_O I1=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_4_I0_LUT4_O_I3 I3=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O O=L12_LUT4_I2_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12(24) I3=L12_LUT4_I2_2_I3 O=R13_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=L12_LUT4_I2_2_I3_LUT4_O_I0 I1=L12_LUT4_I2_2_I3_LUT4_O_I1 I2=L12_LUT4_I2_2_I3_LUT4_O_I2 I3=L12_LUT4_I2_2_I3_LUT4_O_I3 O=L12_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I0 I1=R12_LUT4_I3_34_O_LUT4_I2_O I2=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2 I3=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I2_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R12_LUT4_I3_33_O I1=R12_LUT4_I3_30_O I2=R12_LUT4_I3_31_O I3=R12_LUT4_I3_32_O O=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_35_O I3=R12_LUT4_I3_34_O O=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001100110101 +.subckt LUT4 I0=R12_LUT4_I3_33_O I1=R12_LUT4_I3_32_O I2=R12_LUT4_I3_31_O I3=R12_LUT4_I3_30_O O=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_33_O I1=R12_LUT4_I3_32_O I2=R12_LUT4_I3_31_O I3=R12_LUT4_I3_30_O O=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_34_O_LUT4_I2_1_O O=L12_LUT4_I2_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=R12_LUT4_I3_34_O_LUT4_I2_2_O O=L12_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_33_O I1=R12_LUT4_I3_32_O I2=R12_LUT4_I3_31_O I3=R12_LUT4_I3_30_O O=L12_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I2_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 I1=R12_LUT4_I3_34_O_LUT4_I2_O I2=R12_LUT4_I3_34_O_LUT4_I2_1_O I3=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_32_O I1=R12_LUT4_I3_33_O I2=R12_LUT4_I3_31_O I3=R12_LUT4_I3_30_O O=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_2_O I1=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_35_O_LUT4_I2_O I3=L12_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I2 O=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_33_O I1=R12_LUT4_I3_32_O I2=R12_LUT4_I3_30_O I3=R12_LUT4_I3_31_O O=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_15_I0_LUT4_O_I1 I2=L12_LUT4_I3_15_I0_LUT4_O_I0 I3=L12_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I2_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L12_LUT4_I3_15_I0 I1=L12_LUT4_I2_I3_LUT4_O_I1 I2=L12_LUT4_I2_I3_LUT4_O_I2 I3=L12_LUT4_I2_I3_LUT4_O_I3 O=L12_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=L12_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I0 I1=L12_LUT4_I3_21_I0_LUT4_O_I2 I2=L12_LUT4_I2_2_I3_LUT4_O_I1 I3=L12_LUT4_I2_2_I3_LUT4_O_I0 O=L12_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_34_O_LUT4_I2_1_O I3=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_34_O_LUT4_I2_O I3=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_30_O I1=R12_LUT4_I3_32_O I2=R12_LUT4_I3_31_O I3=R12_LUT4_I3_33_O O=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_33_O I1=R12_LUT4_I3_32_O I2=R12_LUT4_I3_31_O I3=R12_LUT4_I3_30_O O=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_2_O I1=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_34_O_LUT4_I2_O I3=L12_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_32_O I1=R12_LUT4_I3_30_O I2=R12_LUT4_I3_31_O I3=R12_LUT4_I3_33_O O=L12_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_1_O I1=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I0 I2=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I0 I3=R12_LUT4_I3_35_O_LUT4_I2_O O=L12_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_I0 I1=L12_LUT4_I3_I1 I2=L12_LUT4_I3_I2 I3=L12(4) O=R13_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L12_LUT4_I3_1_I0 I1=L12_LUT4_I3_1_I1 I2=L12_LUT4_I3_1_I2 I3=L12(11) O=R13_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L12_LUT4_I3_10_I0 I1=L12_LUT4_I3_10_I1 I2=L12_LUT4_I3_10_I2 I3=L12(5) O=R13_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L12_LUT4_I2_1_I3_LUT4_O_I0 I1=L12_LUT4_I3_4_I1_LUT4_O_I0 I2=L12_LUT4_I3_4_I0_LUT4_I0_O I3=L12_LUT4_I3_10_I0_LUT4_O_I3 O=L12_LUT4_I3_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=L12_LUT4_I3_10_I1_LUT4_O_I0 I1=L12_LUT4_I3_4_I2_LUT4_O_I1 I2=L12_LUT4_I3_10_I1_LUT4_O_I2 I3=L12_LUT4_I3_10_I1_LUT4_O_I3 O=L12_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_10_I1_LUT4_O_I0_LUT4_O_I1 I2=L12_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 I3=R12_LUT4_I3_16_O_LUT4_I2_1_O O=L12_LUT4_I3_10_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_10_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 I3=R12_LUT4_I3_16_O_LUT4_I2_O O=L12_LUT4_I3_10_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_17_O_LUT4_I2_O I1=L12_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_10_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_16_O_LUT4_I2_O I3=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_10_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_15_O I1=R12_LUT4_I3_13_O I2=R12_LUT4_I3_14_O I3=R12_LUT4_I3_12_O O=L12_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_17_O_LUT4_I2_O I1=L12_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_16_O_LUT4_I2_2_O O=L12_LUT4_I3_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_14_O I1=R12_LUT4_I3_12_O I2=R12_LUT4_I3_13_O I3=R12_LUT4_I3_15_O O=L12_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_10_I2_LUT4_I2_I1 I2=L12_LUT4_I3_10_I2 I3=L12_LUT4_I3_10_I1_LUT4_O_I0 O=L12_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_10_I2_LUT4_O_I1 I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_10_I2_LUT4_O_I3 O=L12_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_16_O_LUT4_I2_O O=L12_LUT4_I3_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_I3 I2=R12_LUT4_I3_17_O_LUT4_I2_O I3=L12_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_10_I2_LUT4_O_I3 I2=R12_LUT4_I3_16_O_LUT4_I2_O I3=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_I3 O=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_15_O I1=R12_LUT4_I3_12_O I2=R12_LUT4_I3_13_O I3=R12_LUT4_I3_14_O O=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O I1=L12_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 I2=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 I3=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 O=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I2=R12_LUT4_I3_16_O_LUT4_I2_O I3=L12_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 O=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_17_O_LUT4_I2_O I1=L12_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_15_O I1=R12_LUT4_I3_14_O I2=R12_LUT4_I3_13_O I3=R12_LUT4_I3_12_O O=L12_LUT4_I3_10_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I3_11_I0 I1=L12_LUT4_I3_11_I1 I2=L12_LUT4_I3_11_I2 I3=L12(7) O=R13_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_3_I2_LUT4_O_I2 I2=L12_LUT4_I3_6_I0_LUT4_O_I2 I3=L12_LUT4_I3_3_I0_LUT4_O_I1 O=L12_LUT4_I3_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=L12_LUT4_I3_6_I2_LUT4_O_I2 I1=L12_LUT4_I3_11_I1 I2=L12_LUT4_I3_11_I1_LUT4_I1_I2 I3=L12_LUT4_I3_11_I1_LUT4_I1_I3 O=L12_LUT4_I3_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_11_I1_LUT4_I1_I2_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_O O=L12_LUT4_I3_11_I1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_44_O I1=R12_LUT4_I3_43_O I2=R12_LUT4_I3_42_O I3=R12_LUT4_I3_45_O O=L12_LUT4_I3_11_I1_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L12_LUT4_I3_11_I1_LUT4_I1_I3_LUT4_O_I0 I1=R12_LUT4_I3_46_O_LUT4_I2_1_O I2=R12_LUT4_I3_46_O_LUT4_I2_2_O I3=L12_LUT4_I3_11_I1_LUT4_I1_I3_LUT4_O_I3 O=L12_LUT4_I3_11_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_43_O I1=R12_LUT4_I3_42_O I2=R12_LUT4_I3_45_O I3=R12_LUT4_I3_44_O O=L12_LUT4_I3_11_I1_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_45_O I1=R12_LUT4_I3_44_O I2=R12_LUT4_I3_43_O I3=R12_LUT4_I3_42_O O=L12_LUT4_I3_11_I1_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_11_I1 I3=L12_LUT4_I3_6_I2_LUT4_O_I1 O=L12_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_11_I1_LUT4_O_I1 I2=L12_LUT4_I3_6_I1_LUT4_O_I1 I3=R12_LUT4_I3_46_O_LUT4_I2_2_O O=L12_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_O O=L12_LUT4_I3_11_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_11_I1_LUT4_I1_I3_LUT4_O_I3 I2=L12_LUT4_I3_11_I1_LUT4_I1_I2_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_1_O O=L12_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_44_O I1=R12_LUT4_I3_42_O I2=R12_LUT4_I3_43_O I3=R12_LUT4_I3_45_O O=L12_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_6_I2_LUT4_O_I3 I1=L12_LUT4_I3_11_I2_LUT4_O_I1 I2=L12_LUT4_I3_11_I2_LUT4_O_I2 I3=L12_LUT4_I3_11_I2_LUT4_O_I3 O=L12_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_11_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_46_O_LUT4_I2_O I3=L12_LUT4_I3_11_I1_LUT4_I1_I3_LUT4_O_I3 O=L12_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_46_O_LUT4_I2_1_O I1=L12_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I0 I2=R12_LUT4_I3_46_O_LUT4_I2_2_O I3=L12_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 I2=L12_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_O O=L12_LUT4_I3_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_45_O I1=R12_LUT4_I3_42_O I2=R12_LUT4_I3_43_O I3=R12_LUT4_I3_44_O O=L12_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_46_O_LUT4_I2_1_O I1=L12_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_2_O O=L12_LUT4_I3_11_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_42_O I1=R12_LUT4_I3_44_O I2=R12_LUT4_I3_43_O I3=R12_LUT4_I3_45_O O=L12_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_45_O I1=R12_LUT4_I3_44_O I2=R12_LUT4_I3_43_O I3=R12_LUT4_I3_42_O O=L12_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L12_LUT4_I3_12_I0 I1=L12_LUT4_I3_12_I1 I2=L12_LUT4_I3_12_I2 I3=L12(8) O=R13_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L12_LUT4_I3_9_I0_LUT4_O_I3 I1=L12_LUT4_I3_9_I0_LUT4_O_I2 I2=L12_LUT4_I3_12_I0_LUT4_O_I2 I3=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_I2_O O=L12_LUT4_I3_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_14_I1_LUT4_O_I1 I3=L12_LUT4_I3_7_I0_LUT4_O_I0 O=L12_LUT4_I3_12_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_12_I1_LUT4_O_I1 I2=L12_LUT4_I3_12_I1_LUT4_O_I2 I3=L12_LUT4_I3_12_I1_LUT4_O_I3 O=L12_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L12_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I0 I1=R12_LUT4_I3_O_LUT4_I2_2_O I2=L12_LUT4_I3_12_I1_LUT4_O_I1 I3=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_I2_I3 O=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I2=L12_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 I3=R12_LUT4_I3_O_LUT4_I3_O O=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R12_LUT4_I3_O_LUT4_I2_2_O O=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I3_O I1=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I2_1_O I3=L12_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 O=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 I2=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 I3=R12_LUT4_I3_O_LUT4_I3_O O=L12_LUT4_I3_12_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I0 I1=L12_LUT4_I3_7_I1_LUT4_I1_I2 I2=R12_LUT4_I3_1_O I3=R12_LUT4_I3_O O=L12_LUT4_I3_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R12_LUT4_I3_5_O I1=R12_LUT4_I3_4_O I2=R12_LUT4_I3_3_O I3=R12_LUT4_I3_2_O O=L12_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_12_I2_LUT4_I3_I2 I3=L12_LUT4_I3_12_I2 O=L12_LUT4_I3_9_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I3_O I1=L12_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_7_I1_LUT4_I1_I2 I3=L12_LUT4_I3_12_I2_LUT4_I3_I2_LUT4_O_I3 O=L12_LUT4_I3_12_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I2_2_O I3=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_12_I2_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_12_I2_LUT4_O_I2 I3=L12_LUT4_I3_12_I2_LUT4_O_I3 O=L12_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I3_O I1=L12_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_O_LUT4_I2_2_O O=L12_LUT4_I3_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I2_1_O I3=L12_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_5_O I1=R12_LUT4_I3_4_O I2=R12_LUT4_I3_3_O I3=R12_LUT4_I3_2_O O=L12_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_5_O I1=R12_LUT4_I3_2_O I2=R12_LUT4_I3_3_O I3=R12_LUT4_I3_4_O O=L12_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_19_I0 I1=L12_LUT4_I3_13_I1 I2=L12_LUT4_I3_13_I2 I3=L12(9) O=R13_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=L12_LUT4_I3_19_I1_LUT4_O_I2 I1=L12_LUT4_I3_19_I1_LUT4_O_I1 I2=L12_LUT4_I3_13_I1_LUT4_O_I2 I3=L12_LUT4_I3_13_I1_LUT4_O_I3 O=L12_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R12_LUT4_I3_41_O_LUT4_I2_O I1=L12_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_13_I1_LUT4_O_I2 I3=L12_LUT4_I3_13_I1_LUT4_O_I3 O=L12_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_40_O_LUT4_I2_1_O O=L12_LUT4_I3_13_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_39_O I1=R12_LUT4_I3_37_O I2=R12_LUT4_I3_38_O I3=R12_LUT4_I3_36_O O=L12_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_41_O_LUT4_I2_O I1=L12_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3 I2=L12_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3 I3=R12_LUT4_I3_40_O_LUT4_I2_2_O O=L12_LUT4_I3_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_19_I2_LUT4_O_I2 I3=L12_LUT4_I3_2_I1_LUT4_O_I3 O=L12_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L12_LUT4_I3_14_I0 I1=L12_LUT4_I3_14_I1 I2=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_I2_O I3=L12(14) O=R13_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_7_I2_LUT4_O_I3 I3=L12_LUT4_I3_9_I0_LUT4_O_I3 O=L12_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_14_I1_LUT4_O_I1 I2=L12_LUT4_I3_14_I1_LUT4_O_I2 I3=L12_LUT4_I3_7_I0_LUT4_O_I2 O=L12_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_14_I1_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I3_14_I1_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_14_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 I3=R12_LUT4_I3_O_LUT4_I2_2_O O=L12_LUT4_I3_14_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I3_O I1=L12_LUT4_I3_7_I1_LUT4_O_I2_LUT4_I2_I1 I2=L12_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I3=R12_LUT4_I3_O_LUT4_I2_1_O O=L12_LUT4_I3_14_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_14_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 I2=R12_LUT4_I3_O_LUT4_I2_1_O I3=L12_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 O=L12_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I3_O I1=L12_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I2_2_O I3=L12_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_4_O I1=R12_LUT4_I3_3_O I2=R12_LUT4_I3_5_O I3=R12_LUT4_I3_2_O O=L12_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_15_I0 I1=L12_LUT4_I3_21_I2 I2=L12_LUT4_I3_15_I2 I3=L12(16) O=R13_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L12_LUT4_I3_15_I0_LUT4_O_I0 I1=L12_LUT4_I3_15_I0_LUT4_O_I1 I2=L12_LUT4_I3_15_I0_LUT4_O_I2 I3=L12_LUT4_I2_I3_LUT4_O_I2 O=L12_LUT4_I3_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_15_I0_LUT4_O_I0_LUT4_O_I1 I2=L12_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_34_O_LUT4_I2_O O=L12_LUT4_I3_15_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_15_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_34_O_LUT4_I2_1_O O=L12_LUT4_I3_15_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I2_I3_LUT4_O_I3 I3=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I0 O=L12_LUT4_I3_15_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_15_I0_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_15_I0_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_21_I2_LUT4_O_I2 O=L12_LUT4_I3_15_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_2_O I1=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I0 I2=R12_LUT4_I3_35_O_LUT4_I2_O I3=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=L12_LUT4_I3_15_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_1_O I1=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R12_LUT4_I3_34_O_LUT4_I2_O I3=L12_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_15_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_15_I2_LUT4_O_I2 I3=L12_LUT4_I3_21_I1 O=L12_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_15_I2_LUT4_O_I2 I2=L12_LUT4_I3_21_I2_LUT4_O_I3 I3=L12_LUT4_I3_21_I0_LUT4_O_I2 O=L12_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_O I1=R12_LUT4_I3_34_O_LUT4_I2_1_O I2=L12_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R12_LUT4_I3_33_O I1=R12_LUT4_I3_32_O I2=R12_LUT4_I3_31_O I3=R12_LUT4_I3_30_O O=L12_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_1_O I1=L12_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R12_LUT4_I3_34_O_LUT4_I2_O I3=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=L12_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_16_I0 I1=L12_LUT4_I3_16_I1 I2=L12_LUT4_I3_16_I2 I3=L12(18) O=R13_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I2=L12_LUT4_I3_16_I0_LUT4_O_I2 I3=L12_LUT4_I3_16_I0_LUT4_O_I3 O=L12_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_16_I0_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_22_O_LUT4_I2_O O=L12_LUT4_I3_16_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_16_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_22_O_LUT4_I2_1_O O=L12_LUT4_I3_16_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I0 I1=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_16_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_22_O_LUT4_I2_2_O O=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_1_O I1=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_23_O_LUT4_I2_O O=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I1 I2=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 I3=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_22_O_LUT4_I2_2_O I3=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 O=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_22_O_LUT4_I2_1_O I3=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_2_O I1=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_23_O_LUT4_I2_O I3=L12_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_16_I1_LUT4_O_I1 I2=L12_LUT4_I3_16_I1_LUT4_O_I2 I3=L12_LUT4_I3_8_I2_LUT4_O_I2 O=L12_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 I2=R12_LUT4_I3_22_O_LUT4_I2_1_O I3=L12_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I0 O=L12_LUT4_I3_16_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_2_O I1=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_23_O_LUT4_I2_O O=L12_LUT4_I3_16_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_23_O_LUT4_I2_O O=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I3_I2 I3=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O O=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_1_O I1=L12_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R12_LUT4_I3_22_O_LUT4_I2_2_O O=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_20_O I1=R12_LUT4_I3_19_O I2=R12_LUT4_I3_18_O I3=R12_LUT4_I3_21_O O=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_19_O I1=R12_LUT4_I3_18_O I2=R12_LUT4_I3_21_O I3=R12_LUT4_I3_20_O O=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_8_I1 I3=L12_LUT4_I3_16_I2_LUT4_O_I3 O=L12_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_16_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_1_O I1=L12_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 I2=R12_LUT4_I3_22_O_LUT4_I2_2_O I3=L12_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=L12_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R12_LUT4_I3_23_O_LUT4_I2_O O=L12_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L12_LUT4_I3_17_I2 I3=L12(20) O=R13_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L12_LUT4_I3_20_I0_LUT4_O_I2 I1=L12_LUT4_I3_20_I2 I2=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L12_LUT4_I1_3_I3_LUT4_O_I1 O=L12_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I3_18_I0 I1=L12_LUT4_I3_18_I1 I2=L12_LUT4_I3_18_I2 I3=L12(21) O=R13_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_4_I1_LUT4_O_I0 I2=L12_LUT4_I2_1_I3_LUT4_O_I0 I3=L12_LUT4_I3_4_I0_LUT4_I0_O O=L12_LUT4_I3_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_4_I0_LUT4_O_I2 I2=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L12_LUT4_I3_4_I0_LUT4_I0_O O=L12_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_18_I2_LUT4_O_I1 I2=L12_LUT4_I3_18_I2_LUT4_O_I2 I3=L12_LUT4_I3_4_I2_LUT4_O_I0 O=L12_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_O I1=L12_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_18_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_17_O_LUT4_I2_O I3=L12_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_18_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_17_O_LUT4_I2_O I1=L12_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_15_O I1=R12_LUT4_I3_14_O I2=R12_LUT4_I3_13_O I3=R12_LUT4_I3_12_O O=L12_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_I3 I1=R12_LUT4_I3_17_O_LUT4_I2_O I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_15_O I1=R12_LUT4_I3_14_O I2=R12_LUT4_I3_13_O I3=R12_LUT4_I3_12_O O=L12_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L12_LUT4_I3_19_I0 I1=L12_LUT4_I3_19_I1 I2=L12_LUT4_I3_19_I2 I3=L12(23) O=R13_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L12_LUT4_I3_5_I0_LUT4_O_I0 I1=L12_LUT4_I3_2_I0_LUT4_O_I2 I2=L12_LUT4_I3_19_I0_LUT4_O_I2 I3=L12_LUT4_I3_19_I0_LUT4_O_I3 O=L12_LUT4_I3_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_1_O I1=L12_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_41_O_LUT4_I2_O I3=L12_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_19_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_36_O I1=R12_LUT4_I3_38_O I2=R12_LUT4_I3_37_O I3=R12_LUT4_I3_39_O O=L12_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_37_O I1=R12_LUT4_I3_38_O I2=R12_LUT4_I3_39_O I3=R12_LUT4_I3_36_O O=L12_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_40_O_LUT4_I2_2_O I3=L12_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_19_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_38_O I1=R12_LUT4_I3_37_O I2=R12_LUT4_I3_36_O I3=R12_LUT4_I3_39_O O=L12_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_37_O I1=R12_LUT4_I3_36_O I2=R12_LUT4_I3_39_O I3=R12_LUT4_I3_38_O O=L12_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_5_I1 I1=L12_LUT4_I3_19_I1_LUT4_O_I1 I2=L12_LUT4_I3_19_I1_LUT4_O_I2 I3=L12_LUT4_I3_19_I1_LUT4_O_I3 O=L12_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_19_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 I2=R12_LUT4_I3_40_O_LUT4_I2_2_O I3=L12_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_1_O I1=L12_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 I2=R12_LUT4_I3_41_O_LUT4_I2_O I3=L12_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_40_O_LUT4_I2_2_O I3=L12_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_19_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I3=R12_LUT4_I3_40_O_LUT4_I2_O O=L12_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_1_O I1=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I0 I3=R12_LUT4_I3_41_O_LUT4_I2_O O=L12_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_39_O I1=R12_LUT4_I3_38_O I2=R12_LUT4_I3_37_O I3=R12_LUT4_I3_36_O O=L12_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_2_I0_LUT4_O_I2 I2=L12_LUT4_I3_19_I2_LUT4_O_I2 I3=L12_LUT4_I3_2_I1_LUT4_O_I2 O=L12_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3 I2=L12_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3 I3=R12_LUT4_I3_40_O_LUT4_I2_1_O O=L12_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_41_O_LUT4_I2_O I1=L12_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_40_O_LUT4_I2_2_O O=L12_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_1_I0_LUT4_O_I0 I1=L12_LUT4_I1_5_I2_LUT4_O_I2 I2=L12_LUT4_I3_I1_LUT4_O_I1 I3=L12_LUT4_I3_1_I0_LUT4_O_I3 O=L12_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I2 I1=L12_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I2 I2=R12_LUT4_I3_28_O I3=R12_LUT4_I3_29_O O=L12_LUT4_I3_1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R12_LUT4_I3_28_O_LUT4_I2_2_O I1=L12_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_28_O_LUT4_I2_1_O I3=L12_LUT4_I3_I0_LUT4_O_I1 O=L12_LUT4_I3_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_27_O I1=R12_LUT4_I3_26_O I2=R12_LUT4_I3_25_O I3=R12_LUT4_I3_24_O O=L12_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L12_LUT4_I3_I2_LUT4_O_I2 I1=L12_LUT4_I3_1_I1_LUT4_I2_I1 I2=L12_LUT4_I3_1_I1 I3=L12_LUT4_I3_I1_LUT4_O_I0 O=L12_LUT4_I1_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R12_LUT4_I3_28_O_LUT4_I2_2_O I1=L12_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I2 I2=R12_LUT4_I3_28_O_LUT4_I2_1_O I3=L12_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_1_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_1_I1_LUT4_O_I1 I2=L12_LUT4_I3_1_I1_LUT4_O_I2 I3=L12_LUT4_I3_1_I1_LUT4_O_I3 O=L12_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I3 I1=L12_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_I0_LUT4_O_I0 I3=R12_LUT4_I3_28_O_LUT4_I2_1_O O=L12_LUT4_I3_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_26_O I1=R12_LUT4_I3_25_O I2=R12_LUT4_I3_24_O I3=R12_LUT4_I3_27_O O=L12_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 I1=L12_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_28_O_LUT4_I2_2_O I3=L12_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 I1=L12_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_28_O_LUT4_I2_2_O I3=L12_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_27_O I1=R12_LUT4_I3_26_O I2=R12_LUT4_I3_24_O I3=R12_LUT4_I3_25_O O=L12_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_28_O_LUT4_I2_2_O I1=L12_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R12_LUT4_I3_28_O_LUT4_I2_1_O I3=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L12_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I3 I1=L12_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_1_I2_LUT4_O_I0 I1=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I2=L12_LUT4_I3_1_I2_LUT4_O_I2 I3=L12_LUT4_I3_1_I2_LUT4_O_I3 O=L12_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0 I1=L12_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I0 I2=R12_LUT4_I3_29_O I3=R12_LUT4_I3_28_O O=L12_LUT4_I3_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0 I3=L12_LUT4_I1_2_I3_LUT4_O_I3 O=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=R12_LUT4_I3_28_O_LUT4_I2_1_O I3=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 O=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_25_O I1=R12_LUT4_I3_26_O I2=R12_LUT4_I3_27_O I3=R12_LUT4_I3_24_O O=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_28_O_LUT4_I2_1_O I3=L12_LUT4_I1_2_I3_LUT4_O_I2 O=L12_LUT4_I3_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_28_O_LUT4_I2_2_O I3=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 O=L12_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I3 I1=L12_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 I1=L12_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_28_O_LUT4_I2_1_O O=L12_LUT4_I3_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_27_O I1=R12_LUT4_I3_25_O I2=R12_LUT4_I3_24_O I3=R12_LUT4_I3_26_O O=L12_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_27_O I1=R12_LUT4_I3_26_O I2=R12_LUT4_I3_25_O I3=R12_LUT4_I3_24_O O=L12_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_2_I0 I1=L12_LUT4_I3_2_I1 I2=L12_LUT4_I3_2_I2 I3=L12(17) O=R13_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=L12_LUT4_I3_20_I0 I1=L12_LUT4_I3_20_I1 I2=L12_LUT4_I3_20_I2 I3=L12(26) O=R13_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L12_LUT4_I1_I3_LUT4_O_I2 I2=L12_LUT4_I3_20_I0_LUT4_O_I2 I3=L12_LUT4_I3_20_I0_LUT4_O_I3 O=L12_LUT4_I3_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I1_3_I2_LUT4_O_I2 O=L12_LUT4_I3_20_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O O=L12_LUT4_I3_20_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L12_LUT4_I3_20_I1_LUT4_O_I0 I1=L12_LUT4_I3_20_I1_LUT4_O_I1 I2=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L12_LUT4_I3_20_I1_LUT4_O_I3 O=L12_LUT4_I3_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I0 I1=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1 I2=R12_LUT4_I3_11_O I3=R12_LUT4_I3_10_O O=L12_LUT4_I3_20_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R12_LUT4_I3_9_O I1=R12_LUT4_I3_8_O I2=R12_LUT4_I3_7_O I3=R12_LUT4_I3_6_O O=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I1 I2=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1 I3=R12_LUT4_I3_10_O_LUT4_I2_1_O O=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_2_O I1=L12_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R12_LUT4_I3_11_O_LUT4_I2_O I3=L12_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I2=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I0 I3=R12_LUT4_I3_10_O_LUT4_I2_O O=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_10_O_LUT4_I2_2_O I3=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1 O=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_9_O I1=R12_LUT4_I3_8_O I2=R12_LUT4_I3_7_O I3=R12_LUT4_I3_6_O O=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_10_O_LUT4_I2_1_O I3=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_20_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_9_O I1=R12_LUT4_I3_8_O I2=R12_LUT4_I3_7_O I3=R12_LUT4_I3_6_O O=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_1_O I1=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3 I3=R12_LUT4_I3_11_O_LUT4_I2_O O=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_7_O I1=R12_LUT4_I3_8_O I2=R12_LUT4_I3_9_O I3=R12_LUT4_I3_6_O O=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_20_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3 I2=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_10_O_LUT4_I2_1_O O=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_1_O I1=L12_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R12_LUT4_I3_10_O_LUT4_I2_2_O I3=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_10_O_LUT4_I2_O O=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O I2=R12_LUT4_I3_11_O_LUT4_I2_O I3=L12_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I0 O=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_8_O I1=R12_LUT4_I3_6_O I2=R12_LUT4_I3_7_O I3=R12_LUT4_I3_9_O O=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_2_O I1=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_11_O_LUT4_I2_O O=L12_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_20_I2_LUT4_O_I1 I2=L12_LUT4_I3_20_I2_LUT4_O_I2 I3=R12_LUT4_I3_10_O_LUT4_I2_1_O O=L12_LUT4_I3_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_10_O_LUT4_I2_2_O O=L12_LUT4_I3_20_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_10_O_LUT4_I2_O I1=L12_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I3=R12_LUT4_I3_11_O_LUT4_I2_O O=L12_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_9_O I1=R12_LUT4_I3_7_O I2=R12_LUT4_I3_8_O I3=R12_LUT4_I3_6_O O=L12_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_9_O I1=R12_LUT4_I3_8_O I2=R12_LUT4_I3_7_O I3=R12_LUT4_I3_6_O O=L12_LUT4_I3_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I3_21_I0 I1=L12_LUT4_I3_21_I1 I2=L12_LUT4_I3_21_I2 I3=L12(30) O=R13_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_21_I0_LUT4_O_I2 I3=L12_LUT4_I3_21_I0_LUT4_O_I3 O=L12_LUT4_I3_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_2_O I1=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_21_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_34_O_LUT4_I2_1_O O=L12_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_35_O_LUT4_I2_O I1=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R12_LUT4_I3_34_O_LUT4_I2_O O=L12_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I0 I1=L12_LUT4_I2_I3_LUT4_O_I3 I2=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_21_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_2_O I1=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R12_LUT4_I3_34_O_LUT4_I2_1_O I3=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_2_O I1=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I0 I3=R12_LUT4_I3_35_O_LUT4_I2_O O=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_1_O I1=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I0 I2=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R12_LUT4_I3_34_O_LUT4_I2_O O=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I2_2_I3_LUT4_O_I2 I2=L12_LUT4_I3_21_I1_LUT4_O_I2 I3=L12_LUT4_I2_2_I3_LUT4_O_I1 O=L12_LUT4_I3_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 I1=R12_LUT4_I3_35_O_LUT4_I2_O I2=L12_LUT4_I3_21_I1_LUT4_O_I2 I3=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_I2_I3 O=L12_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I1 I2=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_34_O_LUT4_I2_O O=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=R12_LUT4_I3_34_O_LUT4_I2_2_O O=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I0 I1=R12_LUT4_I3_34_O_LUT4_I2_2_O I2=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_21_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=R12_LUT4_I3_33_O I1=R12_LUT4_I3_31_O I2=R12_LUT4_I3_32_O I3=R12_LUT4_I3_30_O O=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R12_LUT4_I3_35_O_LUT4_I2_O O=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_35_O_LUT4_I2_O I1=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I0 I3=R12_LUT4_I3_34_O_LUT4_I2_O O=L12_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_33_O I1=R12_LUT4_I3_31_O I2=R12_LUT4_I3_30_O I3=R12_LUT4_I3_32_O O=L12_LUT4_I3_21_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_21_I2_LUT4_O_I2 I3=L12_LUT4_I3_21_I2_LUT4_O_I3 O=L12_LUT4_I3_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_35_O_LUT4_I2_O I1=R12_LUT4_I3_34_O_LUT4_I2_2_O I2=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_21_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R12_LUT4_I3_35_O_LUT4_I2_O I1=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_34_O_LUT4_I2_O I3=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=L12_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_31_O I1=R12_LUT4_I3_32_O I2=R12_LUT4_I3_33_O I3=R12_LUT4_I3_30_O O=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_2_O I1=L12_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_35_O_LUT4_I2_O O=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_32_O I1=R12_LUT4_I3_31_O I2=R12_LUT4_I3_33_O I3=R12_LUT4_I3_30_O O=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_35_O_LUT4_I2_O I1=R12_LUT4_I3_34_O_LUT4_I2_2_O I2=L12_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_21_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_2_O I1=L12_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I2 I2=L12_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R12_LUT4_I3_35_O_LUT4_I2_O O=L12_LUT4_I3_15_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_2_O I1=L12_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=R12_LUT4_I3_35_O_LUT4_I2_O I3=L12_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I2 O=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_31_O I1=R12_LUT4_I3_30_O I2=R12_LUT4_I3_33_O I3=R12_LUT4_I3_32_O O=L12_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_34_O_LUT4_I2_2_O I1=L12_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R12_LUT4_I3_35_O_LUT4_I2_O I3=L12_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_32_O I1=R12_LUT4_I3_31_O I2=R12_LUT4_I3_30_O I3=R12_LUT4_I3_33_O O=L12_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L12_LUT4_I3_5_I0_LUT4_O_I0 I1=L12_LUT4_I3_2_I0_LUT4_O_I1 I2=L12_LUT4_I3_2_I0_LUT4_O_I2 I3=L12_LUT4_I3_2_I0_LUT4_O_I3 O=L12_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L12_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I1=L12_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_41_O I3=R12_LUT4_I3_40_O O=L12_LUT4_I3_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I2=R12_LUT4_I3_41_O_LUT4_I2_O I3=L12_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_1_O I1=L12_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3 I2=L12_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I1 I3=R12_LUT4_I3_40_O_LUT4_I2_2_O O=L12_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_41_O_LUT4_I2_O I1=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_40_O_LUT4_I2_2_O I3=L12_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_39_O I1=R12_LUT4_I3_36_O I2=R12_LUT4_I3_37_O I3=R12_LUT4_I3_38_O O=L12_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_2_I1_LUT4_O_I2 I3=L12_LUT4_I3_2_I1_LUT4_O_I3 O=L12_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_1_O I1=L12_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_41_O_LUT4_I2_O I3=L12_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_40_O_LUT4_I2_2_O O=L12_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_40_O_LUT4_I2_O I3=L12_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_40_O_LUT4_I2_1_O O=L12_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_41_O_LUT4_I2_O I1=L12_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 I2=R12_LUT4_I3_40_O_LUT4_I2_2_O I3=L12_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I0 O=L12_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_2_I2_LUT4_O_I2 I3=L12_LUT4_I3_5_I1_LUT4_O_I3 O=L12_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_2_O I1=L12_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 I2=L12_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 I2=R12_LUT4_I3_40_O_LUT4_I2_1_O I3=L12_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 O=L12_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_3_I0 I1=L12_LUT4_I3_3_I1 I2=L12_LUT4_I3_3_I2 I3=L12(22) O=R13_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L12_LUT4_I3_6_I1 I1=L12_LUT4_I3_3_I0_LUT4_O_I1 I2=L12_LUT4_I3_3_I0_LUT4_O_I2 I3=L12_LUT4_I3_6_I1_LUT4_O_I3 O=L12_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L12_LUT4_I3_3_I1 I1=L12_LUT4_I3_6_I0_LUT4_O_I3 I2=L12_LUT4_I3_6_I0_LUT4_O_I2 I3=L12_LUT4_I3_6_I0_LUT4_O_I0 O=L12_LUT4_I3_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_3_I1_LUT4_O_I1 I2=L12_LUT4_I3_3_I2_LUT4_O_I1 I3=R12_LUT4_I3_46_O_LUT4_I2_O O=L12_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_1_O O=L12_LUT4_I3_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_46_O_LUT4_I2_2_O I3=L12_LUT4_I3_11_I1_LUT4_I1_I2_LUT4_O_I2 O=L12_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_46_O_LUT4_I2_1_O I1=L12_LUT4_I3_3_I2_LUT4_O_I1 I2=L12_LUT4_I3_3_I2_LUT4_O_I2 I3=L12_LUT4_I3_3_I2_LUT4_O_I3 O=L12_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R12_LUT4_I3_43_O I1=R12_LUT4_I3_44_O I2=R12_LUT4_I3_45_O I3=R12_LUT4_I3_42_O O=L12_LUT4_I3_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_46_O_LUT4_I2_2_O I1=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=R12_LUT4_I3_46_O_LUT4_I2_O I3=L12_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I2 O=L12_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_11_I1_LUT4_I1_I3_LUT4_O_I0 I2=R12_LUT4_I3_46_O_LUT4_I2_1_O I3=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 O=L12_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_6_I1_LUT4_O_I1 I3=R12_LUT4_I3_47_O_LUT4_I2_O O=L12_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_46_O_LUT4_I2_2_O I1=L12_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I0 I2=R12_LUT4_I3_46_O_LUT4_I2_O I3=L12_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_4_I0 I1=L12_LUT4_I3_4_I1 I2=L12_LUT4_I3_4_I2 I3=L12(27) O=R13_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L12_LUT4_I3_4_I0 I1=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I2=L12_LUT4_I3_4_I1_LUT4_O_I3 I3=L12_LUT4_I3_4_I1_LUT4_O_I1 O=L12_LUT4_I3_4_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I3_4_I1_LUT4_O_I3 I1=L12_LUT4_I3_4_I0 I2=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L12_LUT4_I3_4_I0_LUT4_I1_I3 O=L12_LUT4_I3_10_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 I3=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O O=L12_LUT4_I3_4_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_4_I0_LUT4_O_I2 I3=L12_LUT4_I3_4_I0_LUT4_O_I3 O=L12_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I3=R12_LUT4_I3_16_O_LUT4_I2_O O=L12_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_13_O I1=R12_LUT4_I3_14_O I2=R12_LUT4_I3_15_O I3=R12_LUT4_I3_12_O O=L12_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_17_O_LUT4_I2_O I1=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 O=L12_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I2=R12_LUT4_I3_16_O_LUT4_I2_O I3=L12_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_17_O_LUT4_I2_O I1=L12_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 O=L12_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_4_I1_LUT4_O_I0 I1=L12_LUT4_I3_4_I1_LUT4_O_I1 I2=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L12_LUT4_I3_4_I1_LUT4_O_I3 O=L12_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I2 I3=L12_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 O=L12_LUT4_I3_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I3=R12_LUT4_I3_16_O_LUT4_I2_2_O O=L12_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_O I1=L12_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_17_O_LUT4_I2_O O=L12_LUT4_I3_4_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I1=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_16_O_LUT4_I2_O I3=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R12_LUT4_I3_12_O I1=R12_LUT4_I3_14_O I2=R12_LUT4_I3_13_O I3=R12_LUT4_I3_15_O O=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_14_O I1=R12_LUT4_I3_13_O I2=R12_LUT4_I3_15_O I3=R12_LUT4_I3_12_O O=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 I1=R12_LUT4_I3_16_O_LUT4_I2_2_O I2=R12_LUT4_I3_17_O_LUT4_I2_O I3=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I1=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R12_LUT4_I3_13_O I1=R12_LUT4_I3_12_O I2=R12_LUT4_I3_15_O I3=R12_LUT4_I3_14_O O=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_14_O I1=R12_LUT4_I3_13_O I2=R12_LUT4_I3_12_O I3=R12_LUT4_I3_15_O O=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L12_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=R12_LUT4_I3_16_O_LUT4_I2_O I2=R12_LUT4_I3_16_O_LUT4_I2_1_O I3=L12_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_4_I2_LUT4_O_I0 I1=L12_LUT4_I3_4_I2_LUT4_O_I1 I2=L12_LUT4_I3_4_I2_LUT4_O_I2 I3=L12_LUT4_I3_4_I2_LUT4_O_I3 O=L12_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I3_10_I2_LUT4_O_I3 I1=R12_LUT4_I3_16_O_LUT4_I2_O I2=L12_LUT4_I3_10_I1_LUT4_O_I0 I3=L12_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I3 O=L12_LUT4_I3_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_16_O_LUT4_I2_1_O O=L12_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_16_O_LUT4_I2_2_O I3=L12_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_I3 O=L12_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_O I1=L12_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_17_O_LUT4_I2_O I3=L12_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_14_O I1=R12_LUT4_I3_15_O I2=R12_LUT4_I3_13_O I3=R12_LUT4_I3_12_O O=L12_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L12_LUT4_I3_4_I2_LUT4_O_I2 I1=L12_LUT4_I3_4_I2_LUT4_O_I3 I2=L12_LUT4_I3_18_I2_LUT4_O_I2 I3=L12_LUT4_I3_18_I2_LUT4_O_I1 O=L12_LUT4_I3_10_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_O I1=L12_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_16_O_LUT4_I2_2_O O=L12_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_15_O I1=R12_LUT4_I3_14_O I2=R12_LUT4_I3_13_O I3=R12_LUT4_I3_12_O O=L12_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_15_O I1=R12_LUT4_I3_14_O I2=R12_LUT4_I3_12_O I3=R12_LUT4_I3_13_O O=L12_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_16_O_LUT4_I2_1_O I1=L12_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_17_O_LUT4_I2_O I3=L12_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_15_O I1=R12_LUT4_I3_13_O I2=R12_LUT4_I3_12_O I3=R12_LUT4_I3_14_O O=L12_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_15_O I1=R12_LUT4_I3_14_O I2=R12_LUT4_I3_13_O I3=R12_LUT4_I3_12_O O=L12_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L12_LUT4_I3_5_I0 I1=L12_LUT4_I3_5_I1 I2=L12_LUT4_I3_5_I2 I3=L12(31) O=R13_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L12_LUT4_I3_5_I0_LUT4_O_I0 I1=L12_LUT4_I3_5_I0_LUT4_O_I1 I2=L12_LUT4_I3_5_I0_LUT4_O_I2 I3=L12_LUT4_I3_2_I1_LUT4_O_I3 O=L12_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=L12_LUT4_I3_2_I1_LUT4_O_I3 I1=L12_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I1 I2=L12_LUT4_I3_2_I1_LUT4_O_I2 I3=L12_LUT4_I3_19_I2_LUT4_O_I2 O=L12_LUT4_I3_5_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_40_O_LUT4_I2_1_O I3=L12_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=L12_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3 I3=R12_LUT4_I3_40_O_LUT4_I2_O O=L12_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L12_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I0 I1=L12_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_41_O I3=R12_LUT4_I3_40_O O=L12_LUT4_I3_5_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R12_LUT4_I3_39_O I1=R12_LUT4_I3_38_O I2=R12_LUT4_I3_36_O I3=R12_LUT4_I3_37_O O=L12_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_40_O_LUT4_I2_2_O O=L12_LUT4_I3_5_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_38_O I1=R12_LUT4_I3_39_O I2=R12_LUT4_I3_37_O I3=R12_LUT4_I3_36_O O=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_41_O_LUT4_I2_O I1=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2 I2=L12_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_40_O_LUT4_I2_2_O O=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_39_O I1=R12_LUT4_I3_38_O I2=R12_LUT4_I3_37_O I3=R12_LUT4_I3_36_O O=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_5_I1_LUT4_O_I1 I2=L12_LUT4_I3_5_I1_LUT4_O_I2 I3=L12_LUT4_I3_5_I1_LUT4_O_I3 O=L12_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_41_O_LUT4_I2_O O=L12_LUT4_I3_5_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_39_O I1=R12_LUT4_I3_38_O I2=R12_LUT4_I3_37_O I3=R12_LUT4_I3_36_O O=L12_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_38_O I1=R12_LUT4_I3_36_O I2=R12_LUT4_I3_37_O I3=R12_LUT4_I3_39_O O=L12_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_1_O I1=L12_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_40_O_LUT4_I2_2_O I3=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_38_O I1=R12_LUT4_I3_37_O I2=R12_LUT4_I3_39_O I3=R12_LUT4_I3_36_O O=L12_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_2_O I1=L12_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_19_I1_LUT4_O_I1 I3=L12_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_5_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R12_LUT4_I3_39_O I1=R12_LUT4_I3_38_O I2=R12_LUT4_I3_37_O I3=R12_LUT4_I3_36_O O=L12_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_41_O_LUT4_I2_O I3=L12_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I0 I2=R12_LUT4_I3_40_O_LUT4_I2_1_O I3=L12_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_5_I2 I2=L12_LUT4_I3_2_I2_LUT4_O_I2 I3=L12_LUT4_I3_19_I1_LUT4_O_I3 O=L12_LUT4_I3_19_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_5_I2_LUT4_O_I2 I3=L12_LUT4_I3_5_I2_LUT4_O_I3 O=L12_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_O I1=L12_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_40_O_LUT4_I2_2_O I3=L12_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 O=L12_LUT4_I3_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_39_O I1=R12_LUT4_I3_37_O I2=R12_LUT4_I3_36_O I3=R12_LUT4_I3_38_O O=L12_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_40_O_LUT4_I2_1_O I1=L12_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_41_O_LUT4_I2_O I3=L12_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_39_O I1=R12_LUT4_I3_38_O I2=R12_LUT4_I3_37_O I3=R12_LUT4_I3_36_O O=L12_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_6_I0 I1=L12_LUT4_I3_6_I1 I2=L12_LUT4_I3_6_I2 I3=L12(32) O=R13_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L12_LUT4_I3_6_I0_LUT4_O_I0 I1=L12_LUT4_I3_3_I1 I2=L12_LUT4_I3_6_I0_LUT4_O_I2 I3=L12_LUT4_I3_6_I0_LUT4_O_I3 O=L12_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 I1=R12_LUT4_I3_47_O_LUT4_I2_O I2=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 I3=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I3 O=L12_LUT4_I3_6_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R12_LUT4_I3_44_O I1=R12_LUT4_I3_45_O I2=R12_LUT4_I3_43_O I3=R12_LUT4_I3_42_O O=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_46_O_LUT4_I2_2_O I1=L12_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_46_O_LUT4_I2_O I3=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 O=L12_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_45_O I1=R12_LUT4_I3_44_O I2=R12_LUT4_I3_43_O I3=R12_LUT4_I3_42_O O=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_11_I1_LUT4_I1_I3_LUT4_O_I0 I1=R12_LUT4_I3_46_O_LUT4_I2_O I2=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_1_O O=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_45_O I1=R12_LUT4_I3_44_O I2=R12_LUT4_I3_43_O I3=R12_LUT4_I3_42_O O=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_46_O_LUT4_I2_1_O I1=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 I2=R12_LUT4_I3_46_O_LUT4_I2_O I3=L12_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_46_O_LUT4_I2_2_O I3=L12_LUT4_I3_11_I1_LUT4_I1_I3_LUT4_O_I0 O=L12_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_44_O I1=R12_LUT4_I3_43_O I2=R12_LUT4_I3_45_O I3=R12_LUT4_I3_42_O O=L12_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_3_I2_LUT4_O_I1 I3=R12_LUT4_I3_47_O_LUT4_I2_O O=L12_LUT4_I3_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_1_O O=L12_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_46_O_LUT4_I2_1_O I1=L12_LUT4_I3_6_I1_LUT4_O_I1 I2=L12_LUT4_I3_6_I1_LUT4_O_I2 I3=L12_LUT4_I3_6_I1_LUT4_O_I3 O=L12_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R12_LUT4_I3_45_O I1=R12_LUT4_I3_44_O I2=R12_LUT4_I3_43_O I3=R12_LUT4_I3_42_O O=L12_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_2_O O=L12_LUT4_I3_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_11_I1_LUT4_I1_I2_LUT4_O_I2 I2=L12_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_O O=L12_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_45_O I1=R12_LUT4_I3_43_O I2=R12_LUT4_I3_44_O I3=R12_LUT4_I3_42_O O=L12_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R12_LUT4_I3_46_O_LUT4_I2_1_O O=L12_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_46_O_LUT4_I2_2_O I1=L12_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_46_O_LUT4_I2_O I3=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=L12_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_6_I2_LUT4_O_I1 I2=L12_LUT4_I3_6_I2_LUT4_O_I2 I3=L12_LUT4_I3_6_I2_LUT4_O_I3 O=L12_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_3_I2_LUT4_O_I1 I3=R12_LUT4_I3_46_O_LUT4_I2_2_O O=L12_LUT4_I3_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_46_O_LUT4_I2_1_O O=L12_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=R12_LUT4_I3_46_O_LUT4_I2_O I3=L12_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_11_I2_LUT4_O_I1 O=L12_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R12_LUT4_I3_47_O_LUT4_I2_O I1=L12_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I2 I2=R12_LUT4_I3_46_O_LUT4_I2_2_O I3=L12_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 O=L12_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_46_O_LUT4_I2_1_O I1=L12_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 I2=R12_LUT4_I3_46_O_LUT4_I2_O I3=L12_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 O=L12_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I0 I1=L12_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_46_O_LUT4_I2_1_O I3=R12_LUT4_I3_46_O_LUT4_I2_2_O O=L12_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=R12_LUT4_I3_45_O I1=R12_LUT4_I3_44_O I2=R12_LUT4_I3_42_O I3=R12_LUT4_I3_43_O O=L12_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_45_O I1=R12_LUT4_I3_43_O I2=R12_LUT4_I3_42_O I3=R12_LUT4_I3_44_O O=L12_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L12_LUT4_I3_7_I0 I1=L12_LUT4_I3_7_I1 I2=L12_LUT4_I3_7_I2 I3=L12(25) O=R13_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L12_LUT4_I3_7_I0_LUT4_O_I0 I1=L12_LUT4_I3_7_I0_LUT4_O_I1 I2=L12_LUT4_I3_7_I0_LUT4_O_I2 I3=L12_LUT4_I3_7_I0_LUT4_O_I3 O=L12_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1 I2=L12_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2 I3=L12_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 O=L12_LUT4_I3_7_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I3_O I3=L12_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_2_O I1=L12_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I2_1_O I3=L12_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_3_O I1=R12_LUT4_I3_2_O I2=R12_LUT4_I3_5_O I3=R12_LUT4_I3_4_O O=L12_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_14_I1_LUT4_O_I2 I3=L12_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_7_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I3_O I1=L12_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 I3=R12_LUT4_I3_O_LUT4_I2_2_O O=L12_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_5_O I1=R12_LUT4_I3_3_O I2=R12_LUT4_I3_2_O I3=R12_LUT4_I3_4_O O=L12_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=R12_LUT4_I3_2_O I2=L12_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R12_LUT4_I3_O_LUT4_I3_O O=L12_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L12_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 I1=R12_LUT4_I3_O_LUT4_I2_1_O I2=R12_LUT4_I3_O_LUT4_I2_2_O I3=L12_LUT4_I3_7_I1_LUT4_O_I2_LUT4_I2_I1 O=L12_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 I3=R12_LUT4_I3_O_LUT4_I3_O O=L12_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_2_O I1=R12_LUT4_I3_4_O I2=R12_LUT4_I3_3_O I3=R12_LUT4_I3_5_O O=L12_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 I3=L12_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_7_I1_LUT4_O_I2_LUT4_I2_O O=L12_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I3_O I3=L12_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I0 O=L12_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_7_I1 I2=L12_LUT4_I3_7_I1_LUT4_I1_I2 I3=R12_LUT4_I3_O_LUT4_I2_O O=L12_LUT4_I3_7_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_5_O I1=R12_LUT4_I3_4_O I2=R12_LUT4_I3_3_O I3=R12_LUT4_I3_2_O O=L12_LUT4_I3_7_I1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_7_I1_LUT4_O_I1 I2=L12_LUT4_I3_7_I1_LUT4_O_I2 I3=R12_LUT4_I3_O_LUT4_I3_O O=L12_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_2_O I1=L12_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I2_1_O I3=L12_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_5_O I1=R12_LUT4_I3_4_O I2=R12_LUT4_I3_2_O I3=R12_LUT4_I3_3_O O=L12_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_4_O I1=R12_LUT4_I3_3_O I2=R12_LUT4_I3_2_O I3=R12_LUT4_I3_5_O O=L12_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_7_I1_LUT4_O_I2_LUT4_I2_I1 I2=L12_LUT4_I3_7_I1_LUT4_O_I2 I3=R12_LUT4_I3_O_LUT4_I2_1_O O=L12_LUT4_I3_7_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 I2=L12_LUT4_I3_7_I1_LUT4_O_I2 I3=R12_LUT4_I3_O_LUT4_I2_2_O O=L12_LUT4_I3_7_I1_LUT4_O_I2_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_7_I1_LUT4_O_I2_LUT4_I2_1_O I2=L12_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I3=R12_LUT4_I3_O_LUT4_I2_1_O O=L12_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_4_O I1=R12_LUT4_I3_2_O I2=R12_LUT4_I3_3_O I3=R12_LUT4_I3_5_O O=L12_LUT4_I3_7_I1_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_5_O I1=R12_LUT4_I3_4_O I2=R12_LUT4_I3_3_O I3=R12_LUT4_I3_2_O O=L12_LUT4_I3_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_12_I2 I2=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_I2_O I3=L12_LUT4_I3_7_I2_LUT4_O_I3 O=L12_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I2_O I3=L12_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I0 O=L12_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_7_I1_LUT4_I1_I2 I3=R12_LUT4_I3_O_LUT4_I3_O O=L12_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L12_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 I1=R12_LUT4_I3_O_LUT4_I2_2_O I2=R12_LUT4_I3_O_LUT4_I2_1_O I3=L12_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I3_8_I0 I1=L12_LUT4_I3_8_I1 I2=L12_LUT4_I3_8_I2 I3=L12(2) O=R13_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L12_LUT4_I1_6_I3_LUT4_O_I1 I1=L12_LUT4_I3_8_I1 I2=L12_LUT4_I1_4_I2_LUT4_O_I2 I3=L12_LUT4_I1_4_I2_LUT4_O_I3 O=L12_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_8_I1_LUT4_O_I2 I3=L12_LUT4_I3_8_I1_LUT4_O_I3 O=L12_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_O I1=L12_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_22_O_LUT4_I2_1_O I3=L12_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_20_O I1=R12_LUT4_I3_21_O I2=R12_LUT4_I3_19_O I3=R12_LUT4_I3_18_O O=L12_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_21_O I1=R12_LUT4_I3_20_O I2=R12_LUT4_I3_19_O I3=R12_LUT4_I3_18_O O=L12_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L12_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I0 I1=R12_LUT4_I3_22_O_LUT4_I2_2_O I2=R12_LUT4_I3_23_O_LUT4_I2_O I3=L12_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_21_O I1=R12_LUT4_I3_20_O I2=R12_LUT4_I3_19_O I3=R12_LUT4_I3_18_O O=L12_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_20_O I1=R12_LUT4_I3_18_O I2=R12_LUT4_I3_19_O I3=R12_LUT4_I3_21_O O=L12_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I2=L12_LUT4_I3_8_I2_LUT4_O_I2 I3=L12_LUT4_I1_6_I3_LUT4_O_I2 O=L12_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 I2=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 I3=R12_LUT4_I3_22_O_LUT4_I2_O O=L12_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_22_O_LUT4_I2_1_O O=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_2_O I1=L12_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 I2=R12_LUT4_I3_23_O_LUT4_I2_O I3=L12_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_22_O_LUT4_I2_1_O I1=L12_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_23_O_LUT4_I2_O O=L12_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_19_O I1=R12_LUT4_I3_20_O I2=R12_LUT4_I3_21_O I3=R12_LUT4_I3_18_O O=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_21_O I1=R12_LUT4_I3_20_O I2=R12_LUT4_I3_19_O I3=R12_LUT4_I3_18_O O=L12_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L12_LUT4_I3_9_I0 I1=L12_LUT4_I3_9_I1 I2=L12_LUT4_I3_9_I2 I3=L12(3) O=R13_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_12_I1_LUT4_O_I1_LUT4_I2_O I2=L12_LUT4_I3_9_I0_LUT4_O_I2 I3=L12_LUT4_I3_9_I0_LUT4_O_I3 O=L12_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L12_LUT4_I3_7_I2_LUT4_O_I3 I1=L12_LUT4_I3_7_I1_LUT4_I1_O I2=L12_LUT4_I3_9_I2_LUT4_O_I2 I3=L12_LUT4_I3_9_I2_LUT4_O_I3 O=L12_LUT4_I3_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_7_I0_LUT4_O_I3 I2=L12_LUT4_I3_7_I0_LUT4_O_I1 I3=L12_LUT4_I3_7_I0_LUT4_O_I2 O=L12_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=L12_LUT4_I3_12_I1 I1=L12_LUT4_I3_7_I2_LUT4_O_I3 I2=L12_LUT4_I3_9_I2_LUT4_O_I2 I3=L12_LUT4_I3_9_I2_LUT4_O_I3 O=L12_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_2_O I1=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I2_1_O I3=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_O_LUT4_I2_1_O I3=L12_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_5_O I1=R12_LUT4_I3_4_O I2=R12_LUT4_I3_3_O I3=R12_LUT4_I3_2_O O=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R12_LUT4_I3_5_O I1=R12_LUT4_I3_3_O I2=R12_LUT4_I3_4_O I3=R12_LUT4_I3_2_O O=L12_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_O_LUT4_I2_O I1=L12_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 I3=R12_LUT4_I3_O_LUT4_I3_O O=L12_LUT4_I3_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_4_O I1=R12_LUT4_I3_5_O I2=R12_LUT4_I3_3_O I3=R12_LUT4_I3_2_O O=L12_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R12_LUT4_I3_3_O I1=R12_LUT4_I3_4_O I2=R12_LUT4_I3_5_O I3=R12_LUT4_I3_2_O O=L12_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L12_LUT4_I3_I0_LUT4_O_I0 I1=L12_LUT4_I3_I0_LUT4_O_I1 I2=R12_LUT4_I3_29_O I3=R12_LUT4_I3_28_O O=L12_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R12_LUT4_I3_27_O I1=R12_LUT4_I3_24_O I2=R12_LUT4_I3_25_O I3=R12_LUT4_I3_26_O O=L12_LUT4_I3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_26_O I1=R12_LUT4_I3_24_O I2=R12_LUT4_I3_25_O I3=R12_LUT4_I3_27_O O=L12_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L12_LUT4_I3_I1_LUT4_O_I0 I1=L12_LUT4_I3_I1_LUT4_O_I1 I2=L12_LUT4_I3_I1_LUT4_O_I2 I3=L12_LUT4_I3_I1_LUT4_O_I3 O=L12_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=R12_LUT4_I3_28_O_LUT4_I2_2_O I1=L12_LUT4_I3_I0_LUT4_O_I1 I2=L12_LUT4_I1_5_I2_LUT4_O_I2 I3=L12_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I3 O=L12_LUT4_I3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L12_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 I1=L12_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_28_O I3=R12_LUT4_I3_29_O O=L12_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=L12_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I3 I1=L12_LUT4_I3_I0_LUT4_O_I1 I2=L12_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 I3=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_28_O_LUT4_I2_2_O I1=L12_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_28_O_LUT4_I2_1_O I3=L12_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 O=L12_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L12_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 I3=L12_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 O=L12_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 I1=L12_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=L12_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_28_O_LUT4_I2_2_O O=L12_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I3 I1=L12_LUT4_I3_I0_LUT4_O_I0 I2=R12_LUT4_I3_28_O_LUT4_I2_1_O I3=L12_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_26_O I1=R12_LUT4_I3_27_O I2=R12_LUT4_I3_25_O I3=R12_LUT4_I3_24_O O=L12_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I3 I1=L12_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=R12_LUT4_I3_28_O_LUT4_I2_1_O I3=L12_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=L12_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_25_O I1=R12_LUT4_I3_24_O I2=R12_LUT4_I3_27_O I3=R12_LUT4_I3_26_O O=L12_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R12_LUT4_I3_27_O I1=R12_LUT4_I3_26_O I2=R12_LUT4_I3_25_O I3=R12_LUT4_I3_24_O O=L12_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L12_LUT4_I3_1_I2 I1=L12_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I2=L12_LUT4_I3_I2_LUT4_O_I2 I3=L12_LUT4_I1_2_I3 O=L12_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I2=R12_LUT4_I3_28_O_LUT4_I2_2_O I3=L12_LUT4_I1_2_I3_LUT4_O_I2 O=L12_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L12_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L12_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R12_LUT4_I3_28_O_LUT4_I2_1_O O=L12_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L12_LUT4_I1_2_I3_LUT4_O_I3 I1=L12_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L12_LUT4_I3_I0_LUT4_O_I0 I3=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 O=L12_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R12_LUT4_I3_24_O I1=R12_LUT4_I3_26_O I2=R12_LUT4_I3_25_O I3=R12_LUT4_I3_27_O O=L12_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt ff CQZ=L12(1) D=R11(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(2) D=R11(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(11) D=R11(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(12) D=R11(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(13) D=R11(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(14) D=R11(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(15) D=R11(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(16) D=R11(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(17) D=R11(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(18) D=R11(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(19) D=R11(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(20) D=R11(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(3) D=R11(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(21) D=R11(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(22) D=R11(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(23) D=R11(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(24) D=R11(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(25) D=R11(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(26) D=R11(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(27) D=R11(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(28) D=R11(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(29) D=R11(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(30) D=R11(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(4) D=R11(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(31) D=R11(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(32) D=R11(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(5) D=R11(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(6) D=R11(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(7) D=R11(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(8) D=R11(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(9) D=R11(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L12(10) D=R11(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:185.1-186.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L13(1) I2=L13_LUT4_I1_I2 I3=L13_LUT4_I1_I3 O=R14_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=L13(4) I2=L13_LUT4_I1_1_I2 I3=L13_LUT4_I1_1_I3 O=R14_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L13_LUT4_I2_1_I3_LUT4_O_I3 I1=L13_LUT4_I1_1_I2_LUT4_O_I1 I2=L13_LUT4_I1_1_I2_LUT4_O_I2 I3=L13_LUT4_I1_1_I2_LUT4_O_I3 O=L13_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_29_O_LUT4_I2_O O=L13_LUT4_I1_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L13_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I1=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R13_LUT4_I3_29_O I3=R13_LUT4_I3_28_O O=L13_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=R13_LUT4_I3_27_O I1=R13_LUT4_I3_26_O I2=R13_LUT4_I3_25_O I3=R13_LUT4_I3_24_O O=L13_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R13_LUT4_I3_29_O_LUT4_I2_O I1=L13_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_28_O_LUT4_I2_2_O O=L13_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_26_O I1=R13_LUT4_I3_24_O I2=R13_LUT4_I3_25_O I3=R13_LUT4_I3_27_O O=L13_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_27_O I1=R13_LUT4_I3_24_O I2=R13_LUT4_I3_25_O I3=R13_LUT4_I3_26_O O=L13_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_O I1=L13_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2 I2=L13_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 I3=R13_LUT4_I3_28_O_LUT4_I2_1_O O=L13_LUT4_I1_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_25_O I1=R13_LUT4_I3_24_O I2=R13_LUT4_I3_27_O I3=R13_LUT4_I3_26_O O=L13_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_1_I3_LUT4_O_I1 I2=L13_LUT4_I1_1_I3_LUT4_O_I2 I3=L13_LUT4_I1_1_I3_LUT4_O_I3 O=L13_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_28_O_LUT4_I2_2_O O=L13_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_28_O_LUT4_I2_O O=L13_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_1_O I1=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R13_LUT4_I3_29_O_LUT4_I2_O I3=L13_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_24_O I1=R13_LUT4_I3_26_O I2=R13_LUT4_I3_25_O I3=R13_LUT4_I3_27_O O=L13_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_28_O_LUT4_I2_1_O O=L13_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_29_O_LUT4_I2_O I3=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I0 O=L13_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_O I1=L13_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R13_LUT4_I3_28_O_LUT4_I2_2_O I3=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_27_O I1=R13_LUT4_I3_26_O I2=R13_LUT4_I3_25_O I3=R13_LUT4_I3_24_O O=L13_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I0 I1=R13_LUT4_I3_28_O_LUT4_I2_2_O I2=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_27_O I1=R13_LUT4_I3_26_O I2=R13_LUT4_I3_25_O I3=R13_LUT4_I3_24_O O=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_1_O I1=L13_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=L13_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_29_O_LUT4_I2_O O=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_O I1=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R13_LUT4_I3_28_O_LUT4_I2_2_O I3=L13_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_28_O_LUT4_I2_O O=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_1_O I1=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_29_O_LUT4_I2_O I3=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_27_O I1=R13_LUT4_I3_26_O I2=R13_LUT4_I3_25_O I3=R13_LUT4_I3_24_O O=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L13(14) I2=L13_LUT4_I1_2_I2 I3=L13_LUT4_I1_2_I3 O=R14_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L13_LUT4_I1_2_I2_LUT4_O_I0 I1=R13_LUT4_I3_5_O_LUT4_I2_O I2=L13_LUT4_I1_2_I2_LUT4_O_I2 I3=L13_LUT4_I1_2_I2_LUT4_O_I3 O=L13_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_3_O I1=R13_LUT4_I3_2_O I2=R13_LUT4_I3_1_O I3=R13_LUT4_I3_O O=L13_LUT4_I1_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_1_O I1=L13_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2 I2=L13_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_5_O_LUT4_I2_O O=L13_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_2_O I1=R13_LUT4_I3_1_O I2=R13_LUT4_I3_3_O I3=R13_LUT4_I3_O O=L13_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_4_O_LUT4_I2_2_O O=L13_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2 I3=R13_LUT4_I3_4_O_LUT4_I2_O O=L13_LUT4_I1_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_1_O I1=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_4_O_LUT4_I2_2_O I3=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_3_O I1=R13_LUT4_I3_2_O I2=R13_LUT4_I3_1_O I3=R13_LUT4_I3_O O=L13_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_2_I3_LUT4_O_I1 I2=L13_LUT4_I1_2_I3_LUT4_O_I2 I3=L13_LUT4_I2_3_I3_LUT4_O_I0 O=L13_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_7_I1_LUT4_O_I0 I2=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 I3=L13_LUT4_I3_7_I1_LUT4_O_I3 O=L13_LUT4_I1_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I1_2_I2_LUT4_O_I0 I3=R13_LUT4_I3_4_O_LUT4_I2_O O=L13_LUT4_I1_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I3 I3=R13_LUT4_I3_4_O_LUT4_I2_1_O O=L13_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_5_O_LUT4_I2_O I1=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_4_O_LUT4_I2_2_O O=L13_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13(18) I2=L13_LUT4_I1_3_I2 I3=L13_LUT4_I1_3_I3 O=R14_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=L13_LUT4_I1_3_I2_LUT4_O_I0 I1=L13_LUT4_I1_3_I2_LUT4_O_I1 I2=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_I2_O I3=L13_LUT4_I1_3_I2_LUT4_O_I3 O=L13_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I1 I2=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2 I3=L13_LUT4_I3_10_I0_LUT4_O_I2 O=L13_LUT4_I1_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_1_O I1=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_23_O_LUT4_I2_O I3=L13_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_21_O I1=R13_LUT4_I3_20_O I2=R13_LUT4_I3_19_O I3=R13_LUT4_I3_18_O O=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_O I1=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_22_O_LUT4_I2_2_O I3=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_21_O I1=R13_LUT4_I3_20_O I2=R13_LUT4_I3_19_O I3=R13_LUT4_I3_18_O O=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I1_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_O I1=L13_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_22_O_LUT4_I2_1_O I3=L13_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_23_O_LUT4_I2_O I1=L13_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 I2=R13_LUT4_I3_22_O_LUT4_I2_2_O I3=L13_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 I1=R13_LUT4_I3_22_O_LUT4_I2_2_O I2=L13_LUT4_I1_3_I2_LUT4_O_I3 I3=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_I2_I3 O=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I1 I2=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=R13_LUT4_I3_22_O_LUT4_I2_O O=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 I3=R13_LUT4_I3_22_O_LUT4_I2_O O=L13_LUT4_I1_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_3_I2_LUT4_O_I0 I3=R13_LUT4_I3_22_O_LUT4_I2_1_O O=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_23_O_LUT4_I2_O I1=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I2=R13_LUT4_I3_22_O_LUT4_I2_2_O I3=L13_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 O=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_21_O I1=R13_LUT4_I3_20_O I2=R13_LUT4_I3_19_O I3=R13_LUT4_I3_18_O O=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I1_LUT4_O_I3 I2=L13_LUT4_I3_10_I1 I3=L13_LUT4_I1_3_I3_LUT4_O_I3 O=L13_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_3_I2_LUT4_O_I2 O=L13_LUT4_I1_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_O I1=L13_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 I2=R13_LUT4_I3_22_O_LUT4_I2_1_O I3=L13_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_23_O_LUT4_I2_O I1=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_22_O_LUT4_I2_2_O I3=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_21_O I1=R13_LUT4_I3_18_O I2=R13_LUT4_I3_19_O I3=R13_LUT4_I3_20_O O=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_20_O I1=R13_LUT4_I3_19_O I2=R13_LUT4_I3_18_O I3=R13_LUT4_I3_21_O O=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L13(23) I2=L13_LUT4_I1_4_I2 I3=L13_LUT4_I1_4_I3 O=R14_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_4_I2_LUT4_O_I1 I2=L13_LUT4_I1_4_I2_LUT4_O_I2 I3=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O O=L13_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I1_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_1_O I1=L13_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I3 I2=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_41_O_LUT4_I2_O O=L13_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 I3=R13_LUT4_I3_40_O_LUT4_I2_2_O O=L13_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_37_O I1=R13_LUT4_I3_38_O I2=R13_LUT4_I3_39_O I3=R13_LUT4_I3_36_O O=L13_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_40_O_LUT4_I2_1_O O=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 I1=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 I2=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I2 I3=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 O=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_1_O I1=L13_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_41_O_LUT4_I2_O I3=L13_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I1=R13_LUT4_I3_41_O_LUT4_I2_O I2=R13_LUT4_I3_40_O_LUT4_I2_2_O I3=L13_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I1_4_I3_LUT4_O_I0 I1=L13_LUT4_I1_4_I3_LUT4_O_I1 I2=L13_LUT4_I1_4_I3_LUT4_O_I2 I3=L13_LUT4_I1_4_I3_LUT4_O_I3 O=L13_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=L13_LUT4_I3_2_I2_LUT4_O_I2 I1=L13_LUT4_I3_2_I2_LUT4_O_I1 I2=L13_LUT4_I3_2_I2_LUT4_O_I3 I3=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O O=L13_LUT4_I1_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_1_I0_LUT4_O_I2 I3=R13_LUT4_I3_40_O_LUT4_I2_O O=L13_LUT4_I1_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_40_O_LUT4_I2_1_O I3=L13_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L13_LUT4_I3_2_I0_LUT4_O_I1 I1=R13_LUT4_I3_40_O_LUT4_I2_2_O I2=R13_LUT4_I3_41_O_LUT4_I2_O I3=L13_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_8_I2_LUT4_O_I1 I1=L13_LUT4_I1_4_I2_LUT4_O_I1 I2=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=L13_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I1_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_41_O_LUT4_I2_O O=L13_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_1_O I1=L13_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 I2=L13_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_40_O_LUT4_I2_2_O O=L13_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13(27) I2=L13_LUT4_I1_5_I2 I3=L13_LUT4_I1_5_I3 O=R14_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_5_I2_LUT4_O_I1 I2=L13_LUT4_I1_5_I2_LUT4_O_I2 I3=L13_LUT4_I1_5_I2_LUT4_O_I3 O=L13_LUT4_I1_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I0 I1=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I1_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R13_LUT4_I3_16_O_LUT4_I2_1_O I2=R13_LUT4_I3_16_O_LUT4_I2_O I3=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_13_O I1=R13_LUT4_I3_12_O I2=R13_LUT4_I3_15_O I3=R13_LUT4_I3_14_O O=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R13_LUT4_I3_17_O_LUT4_I2_O I2=R13_LUT4_I3_16_O_LUT4_I2_2_O I3=L13_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_17_O_LUT4_I2_O I1=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_16_O_LUT4_I2_2_O I3=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_15_O I1=R13_LUT4_I3_14_O I2=R13_LUT4_I3_13_O I3=R13_LUT4_I3_12_O O=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_15_O I1=R13_LUT4_I3_13_O I2=R13_LUT4_I3_14_O I3=R13_LUT4_I3_12_O O=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_16_O_LUT4_I2_O O=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_15_O I1=R13_LUT4_I3_12_O I2=R13_LUT4_I3_13_O I3=R13_LUT4_I3_14_O O=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_16_O_LUT4_I2_2_O O=L13_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_O I1=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R13_LUT4_I3_17_O_LUT4_I2_O O=L13_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_I3_I1 I2=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_I3_I2 I3=L13_LUT4_I1_5_I2_LUT4_O_I3 O=L13_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_16_O_LUT4_I2_O I3=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R13_LUT4_I3_16_O_LUT4_I2_2_O I2=R13_LUT4_I3_17_O_LUT4_I2_O I3=L13_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I1_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R13_LUT4_I3_16_O_LUT4_I2_O I2=R13_LUT4_I3_16_O_LUT4_I2_1_O I3=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_15_O I1=R13_LUT4_I3_13_O I2=R13_LUT4_I3_12_O I3=R13_LUT4_I3_14_O O=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_17_O_LUT4_I2_O I1=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_16_O_LUT4_I2_2_O O=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_14_O I1=R13_LUT4_I3_13_O I2=R13_LUT4_I3_15_O I3=R13_LUT4_I3_12_O O=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_5_I3_LUT4_O_I1 I2=L13_LUT4_I1_5_I3_LUT4_O_I2 I3=L13_LUT4_I3_14_I1 O=L13_LUT4_I1_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I1_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2 I2=L13_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_16_O_LUT4_I2_O O=L13_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_15_O I1=R13_LUT4_I3_14_O I2=R13_LUT4_I3_13_O I3=R13_LUT4_I3_12_O O=L13_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_17_O_LUT4_I2_O I1=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R13_LUT4_I3_16_O_LUT4_I2_2_O I3=L13_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 O=L13_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_16_O_LUT4_I2_1_O O=L13_LUT4_I1_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_16_O_LUT4_I2_O O=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_17_O_LUT4_I2_O I1=L13_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3 I2=L13_LUT4_I3_14_I1_LUT4_O_I1_LUT4_I3_I1 I3=R13_LUT4_I3_16_O_LUT4_I2_2_O O=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_15_O I1=R13_LUT4_I3_14_O I2=R13_LUT4_I3_12_O I3=R13_LUT4_I3_13_O O=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_13_O I1=R13_LUT4_I3_14_O I2=R13_LUT4_I3_15_O I3=R13_LUT4_I3_12_O O=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L13(30) I2=L13_LUT4_I1_6_I2 I3=L13_LUT4_I1_6_I3 O=R14_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_6_I2_LUT4_O_I2 I3=L13_LUT4_I3_16_I0 O=L13_LUT4_I1_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 I2=L13_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I3=L13_LUT4_I1_6_I2_LUT4_O_I2 O=L13_LUT4_I3_16_I2_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_35_O_LUT4_I2_O I1=R13_LUT4_I3_34_O_LUT4_I2_2_O I2=L13_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=L13_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 I1=R13_LUT4_I3_35_O_LUT4_I2_O I2=L13_LUT4_I3_16_I0_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_34_O_LUT4_I2_1_O O=L13_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 I1=R13_LUT4_I3_34_O_LUT4_I2_2_O I2=R13_LUT4_I3_34_O_LUT4_I2_1_O I3=L13_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_30_O I1=R13_LUT4_I3_32_O I2=R13_LUT4_I3_31_O I3=R13_LUT4_I3_33_O O=L13_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_2_O I1=L13_LUT4_I3_16_I2_LUT4_I0_I3_LUT4_O_I1 I2=R13_LUT4_I3_35_O_LUT4_I2_O I3=L13_LUT4_I3_16_I0_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_11_I1 I1=L13_LUT4_I1_6_I3_LUT4_O_I1 I2=L13_LUT4_I1_6_I3_LUT4_O_I2 I3=L13_LUT4_I1_6_I3_LUT4_O_I3 O=L13_LUT4_I1_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_34_O_LUT4_I2_2_O O=L13_LUT4_I1_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_11_I2_LUT4_O_I2_LUT4_I3_O I2=L13_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=R13_LUT4_I3_34_O_LUT4_I2_1_O O=L13_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_31_O I1=R13_LUT4_I3_32_O I2=R13_LUT4_I3_33_O I3=R13_LUT4_I3_30_O O=L13_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I1_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_2_O I1=L13_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 I2=R13_LUT4_I3_34_O_LUT4_I2_O I3=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I1_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_35_O_LUT4_I2_O I1=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I0 I2=L13_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_34_O_LUT4_I2_1_O O=L13_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_2_O I1=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 I2=R13_LUT4_I3_34_O_LUT4_I2_O I3=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 O=L13_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_I2_LUT4_O_I1 I2=L13_LUT4_I1_I2_LUT4_O_I2 I3=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_I0_O O=L13_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_O I1=L13_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I0 I2=R13_LUT4_I3_10_O_LUT4_I2_2_O I3=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_9_O I1=R13_LUT4_I3_7_O I2=R13_LUT4_I3_8_O I3=R13_LUT4_I3_6_O O=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_1_O I1=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I0 I3=R13_LUT4_I3_11_O_LUT4_I2_O O=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_1_O I1=L13_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 I2=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_11_O_LUT4_I2_O O=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I2=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R13_LUT4_I3_10_O_LUT4_I2_O O=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 I3=R13_LUT4_I3_10_O_LUT4_I2_2_O O=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_9_O I1=R13_LUT4_I3_8_O I2=R13_LUT4_I3_7_O I3=R13_LUT4_I3_6_O O=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_10_O_LUT4_I2_2_O I3=L13_LUT4_I3_17_I2_LUT4_O_I3 O=L13_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_10_O_LUT4_I2_1_O O=L13_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_O I1=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I0 I2=R13_LUT4_I3_11_O_LUT4_I2_O I3=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_7_O I1=R13_LUT4_I3_8_O I2=R13_LUT4_I3_9_O I3=R13_LUT4_I3_6_O O=L13_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L13_LUT4_I1_I3_LUT4_O_I0 I1=L13_LUT4_I1_I3_LUT4_O_I1 I2=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I3=L13_LUT4_I3_17_I1 O=L13_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2 I3=L13_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3 O=L13_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_O I1=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=R13_LUT4_I3_11_O_LUT4_I2_O I3=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_1_O I1=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R13_LUT4_I3_10_O_LUT4_I2_2_O I3=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_1_O I1=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I0 I2=R13_LUT4_I3_10_O_LUT4_I2_2_O I3=L13_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_O I1=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R13_LUT4_I3_11_O_LUT4_I2_O O=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_9_O I1=R13_LUT4_I3_8_O I2=R13_LUT4_I3_7_O I3=R13_LUT4_I3_6_O O=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_9_O I1=R13_LUT4_I3_7_O I2=R13_LUT4_I3_6_O I3=R13_LUT4_I3_8_O O=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13(6) I3=L13_LUT4_I2_I3 O=R14_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13(11) I3=L13_LUT4_I2_1_I3 O=R14_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=L13_LUT4_I2_4_I3_LUT4_O_I1 I1=L13_LUT4_I2_1_I3_LUT4_O_I1 I2=L13_LUT4_I2_1_I3_LUT4_O_I2 I3=L13_LUT4_I2_1_I3_LUT4_O_I3 O=L13_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_12_I2_LUT4_O_I1 O=L13_LUT4_I2_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_O I1=L13_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I2=R13_LUT4_I3_28_O_LUT4_I2_2_O I3=L13_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 O=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_1_O I1=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_29_O_LUT4_I2_O O=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_26_O I1=R13_LUT4_I3_25_O I2=R13_LUT4_I3_24_O I3=R13_LUT4_I3_27_O O=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_29_O_LUT4_I2_O I1=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_28_O_LUT4_I2_2_O I3=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I2_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_27_O I1=R13_LUT4_I3_26_O I2=R13_LUT4_I3_24_O I3=R13_LUT4_I3_25_O O=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_29_O_LUT4_I2_O O=L13_LUT4_I2_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_28_O_LUT4_I2_O O=L13_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_1_O I1=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R13_LUT4_I3_28_O_LUT4_I2_2_O I3=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=L13_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_12_I2_LUT4_O_I2 O=L13_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_O I1=L13_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 I2=R13_LUT4_I3_28_O_LUT4_I2_1_O I3=L13_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_29_O_LUT4_I2_O I1=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_28_O_LUT4_I2_2_O O=L13_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_27_O I1=R13_LUT4_I3_25_O I2=R13_LUT4_I3_24_O I3=R13_LUT4_I3_26_O O=L13_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13(15) I3=L13_LUT4_I2_2_I3 O=R14_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_2_I3_LUT4_O_I1 I2=L13_LUT4_I2_2_I3_LUT4_O_I2 I3=L13_LUT4_I3_5_I0_LUT4_O_I3 O=L13_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2 I2=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I0 I3=L13_LUT4_I3_5_I1_LUT4_O_I2 O=L13_LUT4_I2_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13(25) I3=L13_LUT4_I2_3_I3 O=R14_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L13_LUT4_I2_3_I3_LUT4_O_I0 I1=L13_LUT4_I2_3_I3_LUT4_O_I1 I2=L13_LUT4_I2_3_I3_LUT4_O_I2 I3=L13_LUT4_I2_3_I3_LUT4_O_I3 O=L13_LUT4_I2_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110111 +.subckt LUT4 I0=L13_LUT4_I1_2_I3_LUT4_O_I2 I1=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I1 I2=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2 I3=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I3 O=L13_LUT4_I2_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I3 I3=R13_LUT4_I3_4_O_LUT4_I2_O O=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_5_O_LUT4_I2_O O=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_1_O I1=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_4_O_LUT4_I2_2_O I3=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_1_O I1=R13_LUT4_I3_2_O I2=R13_LUT4_I3_3_O I3=R13_LUT4_I3_O O=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_3_O I1=R13_LUT4_I3_1_O I2=R13_LUT4_I3_2_O I3=R13_LUT4_I3_O O=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_5_O_LUT4_I2_O I3=L13_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2 O=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_2_O I1=R13_LUT4_I3_3_O I2=R13_LUT4_I3_1_O I3=R13_LUT4_I3_O O=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_3_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_7_I2_LUT4_O_I2 I3=L13_LUT4_I3_7_I2_LUT4_O_I3 O=L13_LUT4_I2_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_5_O_LUT4_I2_O I1=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L13_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I3 I3=L13_LUT4_I2_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I2_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R13_LUT4_I3_4_O_LUT4_I2_1_O I3=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I2_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_7_I2_LUT4_O_I2 I3=L13_LUT4_I1_2_I3_LUT4_O_I2 O=L13_LUT4_I2_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_4_I1_LUT4_O_I3 I3=L13_LUT4_I3_7_I1_LUT4_O_I2 O=L13_LUT4_I2_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13(29) I3=L13_LUT4_I2_4_I3 O=R14_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=L13_LUT4_I2_4_I3_LUT4_O_I0 I1=L13_LUT4_I2_4_I3_LUT4_O_I1 I2=L13_LUT4_I2_4_I3_LUT4_O_I2 I3=L13_LUT4_I2_4_I3_LUT4_O_I3 O=L13_LUT4_I2_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_12_I2_LUT4_O_I2 I2=L13_LUT4_I1_1_I2_LUT4_O_I1 I3=L13_LUT4_I2_1_I3_LUT4_O_I1 O=L13_LUT4_I2_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_1_I3_LUT4_O_I3 I3=L13_LUT4_I2_4_I3_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I2_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I0 I3=R13_LUT4_I3_28_O_LUT4_I2_O O=L13_LUT4_I2_4_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_28_O_LUT4_I2_1_O I3=L13_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=L13_LUT4_I2_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L13_LUT4_I1_1_I3_LUT4_O_I2 I1=L13_LUT4_I1_1_I3_LUT4_O_I1 I2=L13_LUT4_I3_12_I1_LUT4_O_I1 I3=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I2_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=L13_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=R13_LUT4_I3_28_O_LUT4_I2_1_O I2=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100001101 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_28_O_LUT4_I2_O O=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_27_O I1=R13_LUT4_I3_26_O I2=R13_LUT4_I3_25_O I3=R13_LUT4_I3_24_O O=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L13_LUT4_I2_4_I3_LUT4_O_I1_LUT4_O_I3 I1=L13_LUT4_I1_1_I3_LUT4_O_I2 I2=L13_LUT4_I2_1_I3_LUT4_O_I2 I3=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 O=L13_LUT4_I2_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L13_LUT4_I2_I3_LUT4_O_I0 I1=L13_LUT4_I2_I3_LUT4_O_I1 I2=L13_LUT4_I2_I3_LUT4_O_I2 I3=L13_LUT4_I2_I3_LUT4_O_I3 O=L13_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=L13_LUT4_I3_11_I1_LUT4_O_I3 I1=L13_LUT4_I1_6_I3_LUT4_O_I1 I2=L13_LUT4_I3_11_I1_LUT4_O_I2 I3=L13_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L13_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L13_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=L13_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 I2=R13_LUT4_I3_34_O_LUT4_I2_O I3=L13_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R13_LUT4_I3_33_O I1=R13_LUT4_I3_32_O I2=R13_LUT4_I3_31_O I3=R13_LUT4_I3_30_O O=L13_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_2_O I1=L13_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I3 I2=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_34_O_LUT4_I2_1_O O=L13_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_1_O I1=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_11_I1_LUT4_O_I1 I3=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_32_O I1=R13_LUT4_I3_31_O I2=R13_LUT4_I3_33_O I3=R13_LUT4_I3_30_O O=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_1_O I1=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I3 I3=R13_LUT4_I3_34_O_LUT4_I2_O O=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=R13_LUT4_I3_33_O I1=R13_LUT4_I3_31_O I2=R13_LUT4_I3_32_O I3=R13_LUT4_I3_30_O O=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_6_I3_LUT4_O_I3 I3=L13_LUT4_I3_16_I0_LUT4_O_I3 O=L13_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_35_O_LUT4_I2_O I1=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I0 I3=R13_LUT4_I3_34_O_LUT4_I2_O O=L13_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_I0_O I1=L13_LUT4_I3_I1 I2=L13_LUT4_I3_I2 I3=L13(10) O=R14_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=L13_LUT4_I3_1_I0 I1=L13_LUT4_I3_1_I1 I2=L13_LUT4_I3_1_I2 I3=L13(17) O=R14_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L13_LUT4_I3_10_I0 I1=L13_LUT4_I3_10_I1 I2=L13_LUT4_I3_10_I2 I3=L13(13) O=R14_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_I2_O I2=L13_LUT4_I3_10_I0_LUT4_O_I2 I3=L13_LUT4_I3_3_I0_LUT4_O_I1 O=L13_LUT4_I3_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_10_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_O I1=L13_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=R13_LUT4_I3_22_O_LUT4_I2_1_O O=L13_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_23_O_LUT4_I2_O I1=L13_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I3 I2=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=R13_LUT4_I3_22_O_LUT4_I2_2_O O=L13_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_3_I1_LUT4_O_I3 I1=L13_LUT4_I3_10_I1_LUT4_O_I1 I2=L13_LUT4_I3_3_I1_LUT4_O_I2 I3=L13_LUT4_I3_3_I1_LUT4_O_I1 O=L13_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_10_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_O I1=L13_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=L13_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 I3=R13_LUT4_I3_23_O_LUT4_I2_O O=L13_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_1_O I1=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L13_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_22_O_LUT4_I2_2_O O=L13_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_10_I2_LUT4_O_I2 I3=L13_LUT4_I3_10_I2_LUT4_O_I3 O=L13_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_O I1=L13_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_22_O_LUT4_I2_2_O O=L13_LUT4_I3_10_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_19_O I1=R13_LUT4_I3_18_O I2=R13_LUT4_I3_21_O I3=R13_LUT4_I3_20_O O=L13_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_21_O I1=R13_LUT4_I3_19_O I2=R13_LUT4_I3_18_O I3=R13_LUT4_I3_20_O O=L13_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_1_O I1=L13_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I3 I2=L13_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_23_O_LUT4_I2_O O=L13_LUT4_I3_10_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_11_I0 I1=L13_LUT4_I3_11_I1 I2=L13_LUT4_I3_11_I2 I3=L13(16) O=R14_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_6_I3_LUT4_O_I3 I2=L13_LUT4_I1_6_I2 I3=L13_LUT4_I2_I3_LUT4_O_I2 O=L13_LUT4_I3_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_11_I1_LUT4_O_I1 I2=L13_LUT4_I3_11_I1_LUT4_O_I2 I3=L13_LUT4_I3_11_I1_LUT4_O_I3 O=L13_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_11_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_2_O I1=L13_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=L13_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_34_O_LUT4_I2_O O=L13_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I0 I1=R13_LUT4_I3_34_O_LUT4_I2_2_O I2=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=R13_LUT4_I3_31_O I1=R13_LUT4_I3_30_O I2=R13_LUT4_I3_33_O I3=R13_LUT4_I3_32_O O=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=R13_LUT4_I3_35_O_LUT4_I2_O O=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_32_O I1=R13_LUT4_I3_31_O I2=R13_LUT4_I3_30_O I3=R13_LUT4_I3_33_O O=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_16_I2_LUT4_O_I2 I3=R13_LUT4_I3_34_O_LUT4_I2_O O=L13_LUT4_I3_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 I3=R13_LUT4_I3_35_O_LUT4_I2_O O=L13_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_11_I2 I2=L13_LUT4_I1_6_I3_LUT4_O_I2 I3=L13_LUT4_I1_6_I3_LUT4_O_I1 O=L13_LUT4_I3_16_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_1_O I1=R13_LUT4_I3_34_O_LUT4_I2_O I2=L13_LUT4_I3_11_I2_LUT4_O_I2 I3=L13_LUT4_I3_11_I2_LUT4_O_I3 O=L13_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R13_LUT4_I3_35_O_LUT4_I2_O I1=L13_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I3 I2=R13_LUT4_I3_34_O_LUT4_I2_O I3=L13_LUT4_I3_11_I2_LUT4_O_I2 O=L13_LUT4_I3_11_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_33_O I1=R13_LUT4_I3_32_O I2=R13_LUT4_I3_31_O I3=R13_LUT4_I3_30_O O=L13_LUT4_I3_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_O I1=L13_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_34_O_LUT4_I2_1_O I3=L13_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_11_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_2_O I1=L13_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I0 I3=R13_LUT4_I3_34_O_LUT4_I2_1_O O=L13_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_33_O I1=R13_LUT4_I3_32_O I2=R13_LUT4_I3_31_O I3=R13_LUT4_I3_30_O O=L13_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_33_O I1=R13_LUT4_I3_31_O I2=R13_LUT4_I3_30_O I3=R13_LUT4_I3_32_O O=L13_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L13_LUT4_I3_12_I0 I1=L13_LUT4_I3_12_I1 I2=L13_LUT4_I3_12_I2 I3=L13(19) O=R14_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I2_4_I3_LUT4_O_I2 I3=L13_LUT4_I2_4_I3_LUT4_O_I1 O=L13_LUT4_I3_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_12_I1_LUT4_O_I1 I2=L13_LUT4_I1_1_I3_LUT4_O_I1 I3=L13_LUT4_I3_12_I1_LUT4_O_I3 O=L13_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_28_O_LUT4_I2_1_O I3=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I0 O=L13_LUT4_I3_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_29_O_LUT4_I2_O O=L13_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_O I1=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_28_O_LUT4_I2_2_O I3=L13_LUT4_I2_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_27_O I1=R13_LUT4_I3_25_O I2=R13_LUT4_I3_26_O I3=R13_LUT4_I3_24_O O=L13_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I2_1_I3_LUT4_O_I2 O=L13_LUT4_I3_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_12_I2_LUT4_O_I1 I2=L13_LUT4_I3_12_I2_LUT4_O_I2 I3=L13_LUT4_I3_12_I2_LUT4_O_I3 O=L13_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_12_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_1_O I1=L13_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R13_LUT4_I3_28_O_LUT4_I2_2_O I3=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_26_O I1=R13_LUT4_I3_27_O I2=R13_LUT4_I3_25_O I3=R13_LUT4_I3_24_O O=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_O I1=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_29_O_LUT4_I2_O I3=L13_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_26_O I1=R13_LUT4_I3_25_O I2=R13_LUT4_I3_27_O I3=R13_LUT4_I3_24_O O=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_O I1=L13_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_28_O_LUT4_I2_2_O I3=L13_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=R13_LUT4_I3_29_O_LUT4_I2_O I2=R13_LUT4_I3_28_O_LUT4_I2_1_O I3=L13_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_25_O I1=R13_LUT4_I3_26_O I2=R13_LUT4_I3_27_O I3=R13_LUT4_I3_24_O O=L13_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L13_LUT4_I2_1_I3_LUT4_O_I3 I1=L13_LUT4_I1_1_I2_LUT4_O_I1 I2=L13_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_O I1=L13_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R13_LUT4_I3_29_O_LUT4_I2_O I3=L13_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 O=L13_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_28_O_LUT4_I2_1_O I1=L13_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I2=L13_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_28_O_LUT4_I2_2_O O=L13_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_13_I0 I1=L13_LUT4_I3_13_I1 I2=L13_LUT4_I3_13_I2 I3=L13(20) O=R14_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_13_I0_LUT4_O_I2 I3=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_I0_O O=L13_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_13_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_O I1=L13_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R13_LUT4_I3_10_O_LUT4_I2_2_O I3=L13_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I0 O=L13_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_1_O I1=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I0 I2=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_11_O_LUT4_I2_O O=L13_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_13_I1_LUT4_O_I2 I3=L13_LUT4_I1_I2_LUT4_O_I2 O=L13_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_13_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_O I1=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=R13_LUT4_I3_11_O_LUT4_I2_O I3=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_1_O I1=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_10_O_LUT4_I2_2_O I3=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_I3_LUT4_O_I1 I2=L13_LUT4_I3_17_I2 I3=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O O=L13_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L13_LUT4_I3_14_I0 I1=L13_LUT4_I3_14_I1 I2=L13_LUT4_I3_14_I2 I3=L13(21) O=R14_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L13_LUT4_I3_5_I0_LUT4_O_I2 I1=L13_LUT4_I1_5_I2_LUT4_O_I2 I2=L13_LUT4_I3_5_I0_LUT4_O_I3 I3=L13_LUT4_I3_14_I0_LUT4_O_I3 O=L13_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L13_LUT4_I3_5_I1_LUT4_O_I3 I1=L13_LUT4_I1_5_I2_LUT4_O_I3 I2=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I1 I3=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_14_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_2_O I1=L13_LUT4_I3_14_I1_LUT4_O_I1 I2=L13_LUT4_I3_14_I1_LUT4_O_I2 I3=L13_LUT4_I3_14_I1_LUT4_O_I3 O=L13_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I3_14_I1_LUT4_O_I1_LUT4_I3_I1 I2=R13_LUT4_I3_16_O_LUT4_I2_O I3=L13_LUT4_I3_14_I1_LUT4_O_I1 O=L13_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_12_O I1=R13_LUT4_I3_14_O I2=R13_LUT4_I3_13_O I3=R13_LUT4_I3_15_O O=L13_LUT4_I3_14_I1_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_15_O I1=R13_LUT4_I3_14_O I2=R13_LUT4_I3_13_O I3=R13_LUT4_I3_12_O O=L13_LUT4_I3_14_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_14_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R13_LUT4_I3_16_O_LUT4_I2_O I3=L13_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_17_O_LUT4_I2_O I1=L13_LUT4_I3_14_I1_LUT4_O_I1_LUT4_I3_I1 I2=R13_LUT4_I3_16_O_LUT4_I2_2_O I3=L13_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I3=R13_LUT4_I3_16_O_LUT4_I2_O O=L13_LUT4_I3_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3 I2=L13_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_17_O_LUT4_I2_O O=L13_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_14_O I1=R13_LUT4_I3_12_O I2=R13_LUT4_I3_13_O I3=R13_LUT4_I3_15_O O=L13_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L13_LUT4_I3_5_I2_LUT4_O_I2 I1=L13_LUT4_I3_14_I1_LUT4_O_I2 I2=L13_LUT4_I1_5_I3_LUT4_O_I1 I3=L13_LUT4_I3_14_I2 O=L13_LUT4_I2_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_14_I2_LUT4_O_I2 I3=L13_LUT4_I3_14_I2_LUT4_O_I3 O=L13_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_17_O_LUT4_I2_O I1=L13_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I2=L13_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_16_O_LUT4_I2_2_O O=L13_LUT4_I3_14_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_14_O I1=R13_LUT4_I3_15_O I2=R13_LUT4_I3_13_O I3=R13_LUT4_I3_12_O O=L13_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I3=R13_LUT4_I3_16_O_LUT4_I2_O O=L13_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_15_O I1=R13_LUT4_I3_14_O I2=R13_LUT4_I3_13_O I3=R13_LUT4_I3_12_O O=L13_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L13_LUT4_I3_6_I1_LUT4_O_I0_LUT4_I1_O I1=L13_LUT4_I3_15_I1 I2=L13_LUT4_I3_15_I2 I3=L13(22) O=R14_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_15_I1_LUT4_O_I1 I2=L13_LUT4_I3_9_I1_LUT4_O_I1 I3=L13_LUT4_I3_15_I1_LUT4_O_I3 O=L13_LUT4_I3_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2 O=L13_LUT4_I3_15_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R13_LUT4_I3_46_O_LUT4_I2_1_O I3=L13_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 O=L13_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_2_O I1=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R13_LUT4_I3_47_O_LUT4_I2_O I3=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L13_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_15_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_1_O I1=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_47_O_LUT4_I2_O O=L13_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_46_O_LUT4_I2_2_O O=L13_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_15_I2_LUT4_O_I1 I2=L13_LUT4_I3_19_I1_LUT4_O_I1 I3=L13_LUT4_I3_9_I2_LUT4_O_I3 O=L13_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_15_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_47_O_LUT4_I2_O O=L13_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_2_O I1=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_46_O_LUT4_I2_1_O I3=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_16_I0 I1=L13_LUT4_I3_16_I1 I2=L13_LUT4_I3_16_I2 I3=L13(24) O=R14_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_16_I0_LUT4_O_I1 I2=L13_LUT4_I3_16_I0_LUT4_O_I2 I3=L13_LUT4_I3_16_I0_LUT4_O_I3 O=L13_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=R13_LUT4_I3_35_O_LUT4_I2_O I1=L13_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_34_O_LUT4_I2_1_O I3=L13_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_16_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_32_O I1=R13_LUT4_I3_30_O I2=R13_LUT4_I3_31_O I3=R13_LUT4_I3_33_O O=L13_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_32_O I1=R13_LUT4_I3_33_O I2=R13_LUT4_I3_31_O I3=R13_LUT4_I3_30_O O=L13_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_2_O I1=L13_LUT4_I3_16_I0_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_34_O_LUT4_I2_O O=L13_LUT4_I3_16_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_33_O I1=R13_LUT4_I3_30_O I2=R13_LUT4_I3_31_O I3=R13_LUT4_I3_32_O O=L13_LUT4_I3_16_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L13_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I0 I1=L13_LUT4_I3_16_I0_LUT4_O_I1 I2=L13_LUT4_I3_16_I0_LUT4_O_I2 I3=L13_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_16_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I1 I3=R13_LUT4_I3_34_O_LUT4_I2_2_O O=L13_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_2_O I1=L13_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I3 I2=L13_LUT4_I3_16_I2_LUT4_I0_I3_LUT4_O_I1 I3=R13_LUT4_I3_35_O_LUT4_I2_O O=L13_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I2_I3_LUT4_O_I1 I1=L13_LUT4_I3_11_I1_LUT4_O_I3 I2=L13_LUT4_I3_11_I1_LUT4_O_I1 I3=L13_LUT4_I3_16_I1_LUT4_O_I3 O=L13_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=L13_LUT4_I3_16_I2 I1=L13_LUT4_I3_16_I2_LUT4_I0_I1 I2=L13_LUT4_I3_16_I0_LUT4_O_I3 I3=L13_LUT4_I3_16_I2_LUT4_I0_I3 O=L13_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L13_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 I1=L13_LUT4_I3_16_I2_LUT4_I0_I3_LUT4_O_I1 I2=R13_LUT4_I3_34_O_LUT4_I2_1_O I3=L13_LUT4_I3_16_I2_LUT4_I0_I3_LUT4_O_I3 O=L13_LUT4_I3_16_I2_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R13_LUT4_I3_33_O I1=R13_LUT4_I3_32_O I2=R13_LUT4_I3_30_O I3=R13_LUT4_I3_31_O O=L13_LUT4_I3_16_I2_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_35_O_LUT4_I2_O I1=L13_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I3 I2=L13_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I3 I3=R13_LUT4_I3_34_O_LUT4_I2_O O=L13_LUT4_I3_16_I2_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_16_I2_LUT4_O_I1 I2=L13_LUT4_I3_16_I2_LUT4_O_I2 I3=R13_LUT4_I3_34_O_LUT4_I2_1_O O=L13_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_35_O_LUT4_I2_O O=L13_LUT4_I3_16_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_34_O_LUT4_I2_2_O I1=L13_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_34_O_LUT4_I2_O I3=L13_LUT4_I3_16_I0_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_33_O I1=R13_LUT4_I3_32_O I2=R13_LUT4_I3_31_O I3=R13_LUT4_I3_30_O O=L13_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_35_O_LUT4_I2_O I1=L13_LUT4_I3_16_I2_LUT4_O_I2 I2=R13_LUT4_I3_34_O_LUT4_I2_1_O I3=L13_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_33_O I1=R13_LUT4_I3_32_O I2=R13_LUT4_I3_31_O I3=R13_LUT4_I3_30_O O=L13_LUT4_I3_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L13_LUT4_I3_17_I0 I1=L13_LUT4_I3_17_I1 I2=L13_LUT4_I3_17_I2 I3=L13(26) O=R14_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_I0_O I1=L13_LUT4_I3_I1_LUT4_O_I2 I2=L13_LUT4_I3_13_I1 I3=L13_LUT4_I3_I2_LUT4_O_I2 O=L13_LUT4_I3_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_17_I1_LUT4_O_I1 I2=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I3=L13_LUT4_I3_17_I1_LUT4_O_I3 O=L13_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L13_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I0 I1=R13_LUT4_I3_11_O_LUT4_I2_O I2=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 I3=L13_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_17_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R13_LUT4_I3_6_O I1=R13_LUT4_I3_8_O I2=R13_LUT4_I3_7_O I3=R13_LUT4_I3_9_O O=L13_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_O I1=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_10_O_LUT4_I2_2_O O=L13_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I2 I2=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 I3=R13_LUT4_I3_10_O_LUT4_I2_O O=L13_LUT4_I3_17_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_17_I2_LUT4_O_I1 I2=R13_LUT4_I3_10_O_LUT4_I2_1_O I3=L13_LUT4_I3_17_I2_LUT4_O_I3 O=L13_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_10_O_LUT4_I2_O O=L13_LUT4_I3_17_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_2_O I1=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_11_O_LUT4_I2_O I3=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I0 O=L13_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_9_O I1=R13_LUT4_I3_8_O I2=R13_LUT4_I3_6_O I3=R13_LUT4_I3_7_O O=L13_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_9_O I1=R13_LUT4_I3_8_O I2=R13_LUT4_I3_7_O I3=R13_LUT4_I3_6_O O=L13_LUT4_I3_17_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L13_LUT4_I3_18_I0 I1=L13_LUT4_I3_18_I1 I2=L13_LUT4_I3_18_I2 I3=L13(28) O=R14_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_3_I0_LUT4_O_I0 I3=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_I2_O O=L13_LUT4_I3_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_10_I2 I2=L13_LUT4_I1_3_I3_LUT4_O_I3 I3=L13_LUT4_I3_3_I1 O=L13_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_3_I2_LUT4_O_I1 I3=L13_LUT4_I1_3_I2_LUT4_O_I3 O=L13_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L13_LUT4_I3_6_I1_LUT4_O_I0_LUT4_I1_O I1=L13_LUT4_I3_19_I1 I2=L13_LUT4_I3_19_I2 I3=L13(32) O=R14_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_19_I1_LUT4_O_I1 I2=L13_LUT4_I3_9_I2_LUT4_O_I3 I3=L13_LUT4_I3_19_I1_LUT4_O_I3 O=L13_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_1_O I1=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I2=L13_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_19_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R13_LUT4_I3_47_O_LUT4_I2_O I3=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_6_I1_LUT4_O_I1 I2=L13_LUT4_I3_9_I2_LUT4_O_I2 I3=L13_LUT4_I3_9_I2_LUT4_O_I3 O=L13_LUT4_I3_19_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_6_I2_LUT4_O_I2 I3=L13_LUT4_I3_9_I1_LUT4_O_I0 O=L13_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_1_O I1=R13_LUT4_I3_41_O_LUT4_I2_O I2=L13_LUT4_I3_1_I0_LUT4_O_I2 I3=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O O=L13_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R13_LUT4_I3_39_O I1=R13_LUT4_I3_38_O I2=R13_LUT4_I3_37_O I3=R13_LUT4_I3_36_O O=L13_LUT4_I3_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I1=L13_LUT4_I3_1_I1_LUT4_O_I1 I2=L13_LUT4_I3_1_I1_LUT4_O_I2 I3=L13_LUT4_I3_8_I1_LUT4_O_I2 O=L13_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_40_O_LUT4_I2_2_O I3=L13_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I3_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_2_I0_LUT4_O_I1 I2=R13_LUT4_I3_41_O_LUT4_I2_O I3=L13_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 I3=R13_LUT4_I3_40_O_LUT4_I2_O O=L13_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_1_O I1=L13_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_40_O_LUT4_I2_2_O I3=L13_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_2_I1_LUT4_O_I3 I2=L13_LUT4_I3_1_I2 I3=L13_LUT4_I1_4_I3_LUT4_O_I2 O=L13_LUT4_I1_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_41_O_LUT4_I2_O I1=L13_LUT4_I3_1_I2_LUT4_O_I1 I2=L13_LUT4_I3_1_I2_LUT4_O_I2 I3=L13_LUT4_I3_1_I2_LUT4_O_I3 O=L13_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_1_O I1=L13_LUT4_I3_1_I2_LUT4_O_I1 I2=L13_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 I3=R13_LUT4_I3_40_O_LUT4_I2_2_O O=L13_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_39_O I1=R13_LUT4_I3_38_O I2=R13_LUT4_I3_36_O I3=R13_LUT4_I3_37_O O=L13_LUT4_I3_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_2_O I1=L13_LUT4_I3_1_I0_LUT4_O_I2 I2=L13_LUT4_I3_8_I0_LUT4_O_I2 I3=L13_LUT4_I3_8_I0_LUT4_O_I3 O=L13_LUT4_I3_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_40_O_LUT4_I2_1_O I3=L13_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_39_O I1=R13_LUT4_I3_37_O I2=R13_LUT4_I3_38_O I3=R13_LUT4_I3_36_O O=L13_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_39_O I1=R13_LUT4_I3_38_O I2=R13_LUT4_I3_37_O I3=R13_LUT4_I3_36_O O=L13_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L13_LUT4_I3_2_I0 I1=L13_LUT4_I3_2_I1 I2=L13_LUT4_I3_2_I2 I3=L13(31) O=R14_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L13_LUT4_I3_2_I0_LUT4_O_I0 I1=L13_LUT4_I3_2_I0_LUT4_O_I1 I2=R13_LUT4_I3_41_O I3=R13_LUT4_I3_40_O O=L13_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R13_LUT4_I3_39_O I1=R13_LUT4_I3_37_O I2=R13_LUT4_I3_36_O I3=R13_LUT4_I3_38_O O=L13_LUT4_I3_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_39_O I1=R13_LUT4_I3_38_O I2=R13_LUT4_I3_37_O I3=R13_LUT4_I3_36_O O=L13_LUT4_I3_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L13_LUT4_I1_4_I2_LUT4_O_I1 I1=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I2=L13_LUT4_I3_2_I1_LUT4_O_I2 I3=L13_LUT4_I3_2_I1_LUT4_O_I3 O=L13_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_40_O_LUT4_I2_1_O O=L13_LUT4_I3_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_38_O I1=R13_LUT4_I3_39_O I2=R13_LUT4_I3_37_O I3=R13_LUT4_I3_36_O O=L13_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_39_O I1=R13_LUT4_I3_38_O I2=R13_LUT4_I3_37_O I3=R13_LUT4_I3_36_O O=L13_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_2_I0_LUT4_O_I0 I2=R13_LUT4_I3_41_O_LUT4_I2_O I3=L13_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_2_I2_LUT4_O_I1 I2=L13_LUT4_I3_2_I2_LUT4_O_I2 I3=L13_LUT4_I3_2_I2_LUT4_O_I3 O=L13_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_41_O_LUT4_I2_O I1=L13_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_40_O_LUT4_I2_2_O I3=L13_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_38_O I1=R13_LUT4_I3_36_O I2=R13_LUT4_I3_37_O I3=R13_LUT4_I3_39_O O=L13_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_38_O I1=R13_LUT4_I3_37_O I2=R13_LUT4_I3_39_O I3=R13_LUT4_I3_36_O O=L13_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_1_I2_LUT4_O_I1 I2=L13_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_40_O_LUT4_I2_1_O O=L13_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_1_O I1=L13_LUT4_I3_1_I0_LUT4_O_I2 I2=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I3=L13_LUT4_I3_1_I1_LUT4_O_I1 O=L13_LUT4_I3_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L13_LUT4_I3_3_I0 I1=L13_LUT4_I3_3_I1 I2=L13_LUT4_I3_3_I2 I3=L13(2) O=R14_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L13_LUT4_I3_3_I0_LUT4_O_I0 I1=L13_LUT4_I3_3_I0_LUT4_O_I1 I2=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_I2_O I3=L13_LUT4_I3_3_I0_LUT4_O_I3 O=L13_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I2=L13_LUT4_I1_3_I2_LUT4_O_I1 I3=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I3 O=L13_LUT4_I3_3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=R13_LUT4_I3_22_O_LUT4_I2_1_O I2=L13_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 I3=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R13_LUT4_I3_21_O I1=R13_LUT4_I3_20_O I2=R13_LUT4_I3_18_O I3=R13_LUT4_I3_19_O O=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_23_O_LUT4_I2_O I1=L13_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_22_O_LUT4_I2_2_O I3=L13_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_22_O_LUT4_I2_1_O I3=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 O=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_3_I2_LUT4_O_I0 I3=R13_LUT4_I3_22_O_LUT4_I2_O O=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_23_O_LUT4_I2_O I1=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_22_O_LUT4_I2_2_O I3=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_3_I2_LUT4_O_I0 I3=L13_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_1_O I1=L13_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_23_O_LUT4_I2_O I3=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=L13_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I3 I2=R13_LUT4_I3_22_O I3=R13_LUT4_I3_23_O O=L13_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_10_I0_LUT4_O_I2 I3=L13_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I3 O=L13_LUT4_I3_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I1_LUT4_O_I1 I2=L13_LUT4_I3_3_I1_LUT4_O_I2 I3=L13_LUT4_I3_3_I1_LUT4_O_I3 O=L13_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_23_O_LUT4_I2_O I1=L13_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_22_O_LUT4_I2_2_O I3=L13_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_20_O I1=R13_LUT4_I3_21_O I2=R13_LUT4_I3_19_O I3=R13_LUT4_I3_18_O O=L13_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_20_O I1=R13_LUT4_I3_18_O I2=R13_LUT4_I3_19_O I3=R13_LUT4_I3_21_O O=L13_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_O I1=L13_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_22_O_LUT4_I2_1_O I3=L13_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_19_O I1=R13_LUT4_I3_20_O I2=R13_LUT4_I3_21_O I3=R13_LUT4_I3_18_O O=L13_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_21_O I1=R13_LUT4_I3_19_O I2=R13_LUT4_I3_20_O I3=R13_LUT4_I3_18_O O=L13_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_23_O_LUT4_I2_O I3=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 O=L13_LUT4_I3_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_22_O_LUT4_I2_2_O O=L13_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_O I1=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L13_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_22_O_LUT4_I2_1_O O=L13_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_20_O I1=R13_LUT4_I3_19_O I2=R13_LUT4_I3_21_O I3=R13_LUT4_I3_18_O O=L13_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L13_LUT4_I3_3_I2_LUT4_O_I0 I1=R13_LUT4_I3_23_O_LUT4_I2_O I2=L13_LUT4_I3_3_I2_LUT4_O_I2 I3=L13_LUT4_I3_3_I2_LUT4_O_I3 O=L13_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_21_O I1=R13_LUT4_I3_20_O I2=R13_LUT4_I3_19_O I3=R13_LUT4_I3_18_O O=L13_LUT4_I3_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_22_O_LUT4_I2_2_O I3=L13_LUT4_I3_3_I2_LUT4_O_I0 O=L13_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_22_O_LUT4_I2_1_O O=L13_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_O I1=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=R13_LUT4_I3_23_O_LUT4_I2_O O=L13_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_18_O I1=R13_LUT4_I3_20_O I2=R13_LUT4_I3_19_O I3=R13_LUT4_I3_21_O O=L13_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 I3=R13_LUT4_I3_22_O_LUT4_I2_O O=L13_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_1_O I1=L13_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L13_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_22_O_LUT4_I2_2_O O=L13_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_22_O_LUT4_I2_1_O I1=L13_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_23_O_LUT4_I2_O O=L13_LUT4_I1_3_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_21_O I1=R13_LUT4_I3_20_O I2=R13_LUT4_I3_19_O I3=R13_LUT4_I3_18_O O=L13_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L13_LUT4_I3_7_I0 I1=L13_LUT4_I3_4_I1 I2=L13_LUT4_I3_4_I2 I3=L13(3) O=R14_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_7_I1_LUT4_O_I1 I3=L13_LUT4_I3_4_I1_LUT4_O_I3 O=L13_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_1_O I1=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=L13_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2 I3=R13_LUT4_I3_4_O_LUT4_I2_2_O O=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_5_O_LUT4_I2_O O=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_3_O I1=R13_LUT4_I3_1_O I2=R13_LUT4_I3_O I3=R13_LUT4_I3_2_O O=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_1_O I1=L13_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R13_LUT4_I3_4_O_LUT4_I2_2_O I3=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_5_O_LUT4_I2_O I3=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_2_I2_LUT4_O_I2 I2=L13_LUT4_I3_7_I2_LUT4_O_I3 I3=L13_LUT4_I3_4_I2_LUT4_O_I3 O=L13_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I3 I2=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2 I3=L13_LUT4_I1_2_I3_LUT4_O_I2 O=L13_LUT4_I3_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L13_LUT4_I3_5_I0 I1=L13_LUT4_I3_5_I1 I2=L13_LUT4_I3_5_I2 I3=L13(5) O=R14_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_5_I2_LUT4_O_I2 I2=L13_LUT4_I3_5_I0_LUT4_O_I2 I3=L13_LUT4_I3_5_I0_LUT4_O_I3 O=L13_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_5_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R13_LUT4_I3_16_O_LUT4_I2_O O=L13_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_16_O_LUT4_I2_2_O O=L13_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_5_I2_LUT4_O_I1 I2=L13_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_5_I1_LUT4_O_I3 O=L13_LUT4_I3_5_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_5_I1_LUT4_O_I1 I2=L13_LUT4_I3_5_I1_LUT4_O_I2 I3=L13_LUT4_I3_5_I1_LUT4_O_I3 O=L13_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_5_I1_LUT4_O_I1 I2=R13_LUT4_I3_17_O_LUT4_I2_O I3=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_17_O_LUT4_I2_O I1=L13_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_16_O_LUT4_I2_2_O I3=L13_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_5_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_14_O I1=R13_LUT4_I3_13_O I2=R13_LUT4_I3_12_O I3=R13_LUT4_I3_15_O O=L13_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_15_O I1=R13_LUT4_I3_14_O I2=R13_LUT4_I3_13_O I3=R13_LUT4_I3_12_O O=L13_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2 I2=L13_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3 I3=L13_LUT4_I1_5_I2_LUT4_O_I1 O=L13_LUT4_I3_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_16_O_LUT4_I2_2_O I3=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I3_5_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_14_I1_LUT4_O_I1_LUT4_I3_I1 I3=R13_LUT4_I3_16_O_LUT4_I2_O O=L13_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R13_LUT4_I3_17_O_LUT4_I2_O I3=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_5_I2_LUT4_O_I2 I3=L13_LUT4_I3_5_I2_LUT4_O_I3 O=L13_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_14_I1_LUT4_O_I1 I3=R13_LUT4_I3_17_O_LUT4_I2_O O=L13_LUT4_I3_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3 I3=R13_LUT4_I3_16_O_LUT4_I2_O O=L13_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I2=L13_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_16_O_LUT4_I2_2_O O=L13_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I1_5_I3_LUT4_O_I2 I1=L13_LUT4_I3_14_I1_LUT4_O_I2 I2=L13_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_O I1=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_17_O_LUT4_I2_O O=L13_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_16_O_LUT4_I2_1_O I1=L13_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R13_LUT4_I3_16_O_LUT4_I2_2_O I3=L13_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_6_I1_LUT4_O_I0_LUT4_I1_O I1=L13_LUT4_I3_6_I1 I2=L13_LUT4_I3_6_I2 I3=L13(7) O=R14_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L13_LUT4_I3_6_I1_LUT4_O_I0 I1=L13_LUT4_I3_6_I1_LUT4_O_I1 I2=L13_LUT4_I3_6_I1_LUT4_O_I2 I3=L13_LUT4_I3_6_I1_LUT4_O_I3 O=L13_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L13_LUT4_I3_19_I1_LUT4_O_I3 I1=L13_LUT4_I3_6_I1_LUT4_O_I0 I2=L13_LUT4_I3_6_I1_LUT4_O_I0_LUT4_I1_I2 I3=L13_LUT4_I3_6_I1_LUT4_O_I0_LUT4_I1_I3 O=L13_LUT4_I3_6_I1_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R13_LUT4_I3_46_O_LUT4_I2_1_O I3=L13_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I3_6_I1_LUT4_O_I0_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_9_I2_LUT4_O_I1 I3=L13_LUT4_I3_19_I1_LUT4_O_I1 O=L13_LUT4_I3_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_1_O I1=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R13_LUT4_I3_47_O_LUT4_I2_O I3=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_44_O I1=R13_LUT4_I3_43_O I2=R13_LUT4_I3_42_O I3=R13_LUT4_I3_45_O O=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I2=R13_LUT4_I3_46_O_LUT4_I2_2_O I3=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_45_O I1=R13_LUT4_I3_43_O I2=R13_LUT4_I3_44_O I3=R13_LUT4_I3_42_O O=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_2_O I1=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_6_I1_LUT4_O_I2 I3=L13_LUT4_I3_6_I1_LUT4_O_I3 O=L13_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_46_O_LUT4_I2_1_O O=L13_LUT4_I3_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_45_O I1=R13_LUT4_I3_44_O I2=R13_LUT4_I3_43_O I3=R13_LUT4_I3_42_O O=L13_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L13_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I1=R13_LUT4_I3_47_O_LUT4_I2_O I2=R13_LUT4_I3_46_O_LUT4_I2_2_O I3=L13_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I2 O=L13_LUT4_I3_6_I1_LUT4_O_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_45_O I1=R13_LUT4_I3_44_O I2=R13_LUT4_I3_43_O I3=R13_LUT4_I3_42_O O=L13_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L13_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I1=R13_LUT4_I3_46_O_LUT4_I2_2_O I2=R13_LUT4_I3_47_O_LUT4_I2_O I3=L13_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_43_O I1=R13_LUT4_I3_42_O I2=R13_LUT4_I3_45_O I3=R13_LUT4_I3_44_O O=L13_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_44_O I1=R13_LUT4_I3_43_O I2=R13_LUT4_I3_45_O I3=R13_LUT4_I3_42_O O=L13_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_6_I2_LUT4_O_I1 I2=L13_LUT4_I3_6_I2_LUT4_O_I2 I3=L13_LUT4_I3_9_I1_LUT4_O_I3 O=L13_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_9_I1_LUT4_O_I1 I3=L13_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R13_LUT4_I3_46_O_LUT4_I2_O I3=R13_LUT4_I3_46_O_LUT4_I2_1_O O=L13_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_46_O_LUT4_I2_O O=L13_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_47_O_LUT4_I2_O O=L13_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_2_O I1=L13_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_46_O_LUT4_I2_1_O I3=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_7_I0 I1=L13_LUT4_I3_7_I1 I2=L13_LUT4_I3_7_I2 I3=L13(8) O=R14_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_2_I2 I2=L13_LUT4_I2_3_I3_LUT4_O_I1 I3=L13_LUT4_I2_3_I3_LUT4_O_I0 O=L13_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L13_LUT4_I3_7_I1_LUT4_O_I0 I1=L13_LUT4_I3_7_I1_LUT4_O_I1 I2=L13_LUT4_I3_7_I1_LUT4_O_I2 I3=L13_LUT4_I3_7_I1_LUT4_O_I3 O=L13_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2 I3=L13_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I3 O=L13_LUT4_I3_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=L13_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_4_O_LUT4_I2_1_O O=L13_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_2_O I1=R13_LUT4_I3_O I2=R13_LUT4_I3_1_O I3=R13_LUT4_I3_3_O O=L13_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_5_O_LUT4_I2_O I1=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_4_O_LUT4_I2_2_O O=L13_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2 I1=L13_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=L13_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_4_O_LUT4_I2_2_O O=L13_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_1_O I1=L13_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R13_LUT4_I3_5_O_LUT4_I2_O O=L13_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_1_O I1=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_5_O_LUT4_I2_O I3=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_2_O I1=R13_LUT4_I3_1_O I2=R13_LUT4_I3_O I3=R13_LUT4_I3_3_O O=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_O I1=R13_LUT4_I3_2_O I2=R13_LUT4_I3_1_O I3=R13_LUT4_I3_3_O O=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_4_O_LUT4_I2_2_O I3=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_1_O I1=R13_LUT4_I3_O I2=R13_LUT4_I3_3_O I3=R13_LUT4_I3_2_O O=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R13_LUT4_I3_4_O_LUT4_I2_1_O O=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_5_O_LUT4_I2_O I1=L13_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=R13_LUT4_I3_4_O_LUT4_I2_2_O I3=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L13_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_5_O_LUT4_I2_O O=L13_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_1_O I1=L13_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=R13_LUT4_I3_4_O_LUT4_I2_2_O I3=L13_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_3_O I1=R13_LUT4_I3_2_O I2=R13_LUT4_I3_1_O I3=R13_LUT4_I3_O O=L13_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L13_LUT4_I1_2_I2_LUT4_O_I0 I1=R13_LUT4_I3_4_O_LUT4_I2_1_O I2=R13_LUT4_I3_4_O_LUT4_I2_2_O I3=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I1_2_I2_LUT4_O_I2 I2=L13_LUT4_I3_7_I2_LUT4_O_I2 I3=L13_LUT4_I3_7_I2_LUT4_O_I3 O=L13_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_1_O I1=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_5_O_LUT4_I2_O O=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_3_O I1=R13_LUT4_I3_2_O I2=R13_LUT4_I3_O I3=R13_LUT4_I3_1_O O=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_4_O_LUT4_I2_2_O I3=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_3_O I1=R13_LUT4_I3_2_O I2=R13_LUT4_I3_1_O I3=R13_LUT4_I3_O O=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_3_O I1=R13_LUT4_I3_O I2=R13_LUT4_I3_1_O I3=R13_LUT4_I3_2_O O=L13_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_5_O_LUT4_I2_O I3=L13_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_4_O_LUT4_I2_2_O I3=L13_LUT4_I1_2_I2_LUT4_O_I0 O=L13_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_4_O_LUT4_I2_O I1=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_4_O_LUT4_I2_1_O I3=L13_LUT4_I2_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_3_O I1=R13_LUT4_I3_2_O I2=R13_LUT4_I3_1_O I3=R13_LUT4_I3_O O=L13_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L13_LUT4_I3_8_I0 I1=L13_LUT4_I3_8_I1 I2=L13_LUT4_I3_8_I2 I3=L13(9) O=R14_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=L13_LUT4_I1_4_I3_LUT4_O_I1 I1=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I2=L13_LUT4_I3_8_I0_LUT4_O_I2 I3=L13_LUT4_I3_8_I0_LUT4_O_I3 O=L13_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_41_O_LUT4_I2_O I3=L13_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_41_O_LUT4_I2_O I1=L13_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_40_O_LUT4_I2_2_O I3=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_I2 I3=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O O=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 I2=L13_LUT4_I3_2_I0_LUT4_O_I0 I3=R13_LUT4_I3_40_O_LUT4_I2_1_O O=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_39_O I1=R13_LUT4_I3_36_O I2=R13_LUT4_I3_37_O I3=R13_LUT4_I3_38_O O=L13_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_1_O I1=L13_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_40_O_LUT4_I2_2_O I3=L13_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_8_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_36_O I1=R13_LUT4_I3_38_O I2=R13_LUT4_I3_37_O I3=R13_LUT4_I3_39_O O=L13_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_37_O I1=R13_LUT4_I3_36_O I2=R13_LUT4_I3_39_O I3=R13_LUT4_I3_38_O O=L13_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_8_I1_LUT4_O_I2 I3=L13_LUT4_I1_4_I3_LUT4_O_I3 O=L13_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I3 I2=R13_LUT4_I3_41_O_LUT4_I2_O I3=L13_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_1_O I1=L13_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_40_O_LUT4_I2_2_O O=L13_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_40_O_LUT4_I2_O I1=L13_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 I2=L13_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_40_O_LUT4_I2_2_O O=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_38_O I1=R13_LUT4_I3_37_O I2=R13_LUT4_I3_36_O I3=R13_LUT4_I3_39_O O=L13_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_8_I2_LUT4_O_I1 I2=L13_LUT4_I1_4_I2_LUT4_O_I2 I3=L13_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O O=L13_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_40_O_LUT4_I2_O O=L13_LUT4_I3_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_2_I0_LUT4_O_I1 I3=R13_LUT4_I3_40_O_LUT4_I2_1_O O=L13_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_41_O_LUT4_I2_O I1=L13_LUT4_I3_2_I0_LUT4_O_I0 I2=L13_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_40_O_LUT4_I2_2_O O=L13_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_39_O I1=R13_LUT4_I3_38_O I2=R13_LUT4_I3_37_O I3=R13_LUT4_I3_36_O O=L13_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L13_LUT4_I3_6_I1_LUT4_O_I0_LUT4_I1_O I1=L13_LUT4_I3_9_I1 I2=L13_LUT4_I3_9_I2 I3=L13(12) O=R14_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=L13_LUT4_I3_9_I1_LUT4_O_I0 I1=L13_LUT4_I3_9_I1_LUT4_O_I1 I2=L13_LUT4_I3_9_I1_LUT4_O_I2 I3=L13_LUT4_I3_9_I1_LUT4_O_I3 O=L13_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101100001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_15_I1_LUT4_O_I3 I3=L13_LUT4_I3_6_I2_LUT4_O_I1 O=L13_LUT4_I3_9_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_9_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_2_O I1=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_47_O_LUT4_I2_O I3=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_44_O I1=R13_LUT4_I3_42_O I2=R13_LUT4_I3_43_O I3=R13_LUT4_I3_45_O O=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_2_O I1=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R13_LUT4_I3_47_O_LUT4_I2_O O=L13_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_45_O I1=R13_LUT4_I3_44_O I2=R13_LUT4_I3_43_O I3=R13_LUT4_I3_42_O O=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R13_LUT4_I3_46_O_LUT4_I2_1_O O=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_42_O I1=R13_LUT4_I3_44_O I2=R13_LUT4_I3_43_O I3=R13_LUT4_I3_45_O O=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_45_O I1=R13_LUT4_I3_44_O I2=R13_LUT4_I3_42_O I3=R13_LUT4_I3_43_O O=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 I3=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3 O=L13_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R13_LUT4_I3_46_O_LUT4_I2_1_O I3=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_44_O I1=R13_LUT4_I3_45_O I2=R13_LUT4_I3_43_O I3=R13_LUT4_I3_42_O O=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_2_O I1=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R13_LUT4_I3_47_O_LUT4_I2_O O=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_45_O I1=R13_LUT4_I3_42_O I2=R13_LUT4_I3_43_O I3=R13_LUT4_I3_44_O O=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_9_I1_LUT4_O_I2 I2=L13_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2 I3=L13_LUT4_I3_6_I2_LUT4_O_I2 O=L13_LUT4_I3_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1 I3=R13_LUT4_I3_46_O_LUT4_I2_O O=L13_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R13_LUT4_I3_46_O_LUT4_I2_1_O O=L13_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_9_I2_LUT4_O_I1 I2=L13_LUT4_I3_9_I2_LUT4_O_I2 I3=L13_LUT4_I3_9_I2_LUT4_O_I3 O=L13_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_1_O I1=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_15_I2_LUT4_O_I1 I3=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_9_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_45_O I1=R13_LUT4_I3_44_O I2=R13_LUT4_I3_43_O I3=R13_LUT4_I3_42_O O=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R13_LUT4_I3_46_O_LUT4_I2_2_O O=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 I2=R13_LUT4_I3_47_O_LUT4_I2_O I3=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_45_O I1=R13_LUT4_I3_43_O I2=R13_LUT4_I3_42_O I3=R13_LUT4_I3_44_O O=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_46_O_LUT4_I2_2_O O=L13_LUT4_I3_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_47_O_LUT4_I2_O I3=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_O I1=L13_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R13_LUT4_I3_46_O_LUT4_I2_1_O I3=L13_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_45_O I1=R13_LUT4_I3_44_O I2=R13_LUT4_I3_43_O I3=R13_LUT4_I3_42_O O=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_43_O I1=R13_LUT4_I3_44_O I2=R13_LUT4_I3_45_O I3=R13_LUT4_I3_42_O O=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_47_O_LUT4_I2_O O=L13_LUT4_I3_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R13_LUT4_I3_46_O_LUT4_I2_O O=L13_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_46_O_LUT4_I2_2_O I1=L13_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 I2=R13_LUT4_I3_46_O_LUT4_I2_1_O I3=L13_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L13_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L13_LUT4_I3_I1_LUT4_O_I0 I1=L13_LUT4_I3_I1_LUT4_O_I1 I2=L13_LUT4_I3_I1_LUT4_O_I2 I3=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O O=L13_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I0 I1=R13_LUT4_I3_10_O_LUT4_I2_2_O I2=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I2 I3=L13_LUT4_I1_I3_LUT4_O_I0 O=L13_LUT4_I3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R13_LUT4_I3_8_O I1=R13_LUT4_I3_6_O I2=R13_LUT4_I3_7_O I3=R13_LUT4_I3_9_O O=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R13_LUT4_I3_10_O_LUT4_I2_1_O O=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_2_O I1=L13_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R13_LUT4_I3_11_O_LUT4_I2_O I3=L13_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_8_O I1=R13_LUT4_I3_7_O I2=R13_LUT4_I3_9_O I3=R13_LUT4_I3_6_O O=L13_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I0 I1=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_10_O_LUT4_I2_O I3=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R13_LUT4_I3_9_O I1=R13_LUT4_I3_6_O I2=R13_LUT4_I3_7_O I3=R13_LUT4_I3_8_O O=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R13_LUT4_I3_9_O I1=R13_LUT4_I3_8_O I2=R13_LUT4_I3_7_O I3=R13_LUT4_I3_6_O O=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_1_O I1=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R13_LUT4_I3_11_O_LUT4_I2_O O=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_8_O I1=R13_LUT4_I3_7_O I2=R13_LUT4_I3_6_O I3=R13_LUT4_I3_9_O O=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L13_LUT4_I1_I2_LUT4_O_I2 I1=L13_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I2=L13_LUT4_I3_13_I1_LUT4_O_I2 I3=L13_LUT4_I3_I2_LUT4_O_I1 O=L13_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R13_LUT4_I3_11_O_LUT4_I2_O I3=L13_LUT4_I3_17_I2_LUT4_O_I3 O=L13_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R13_LUT4_I3_10_O_LUT4_I2_1_O O=L13_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_O I1=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_10_O_LUT4_I2_2_O I3=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_I2_LUT4_O_I1 I2=L13_LUT4_I3_I2_LUT4_O_I2 I3=L13_LUT4_I3_I2_LUT4_O_I3 O=L13_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3 O=L13_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=R13_LUT4_I3_11_O_LUT4_I2_O I2=R13_LUT4_I3_10_O_LUT4_I2_2_O I3=L13_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I0 O=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_O I1=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_10_O_LUT4_I2_1_O I3=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_8_O I1=R13_LUT4_I3_9_O I2=R13_LUT4_I3_7_O I3=R13_LUT4_I3_6_O O=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R13_LUT4_I3_7_O I1=R13_LUT4_I3_6_O I2=R13_LUT4_I3_9_O I3=R13_LUT4_I3_8_O O=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L13_LUT4_I1_I2_LUT4_O_I1 I3=L13_LUT4_I3_13_I0_LUT4_O_I2 O=L13_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L13_LUT4_I3_I2_LUT4_O_I3 I1=L13_LUT4_I3_I2_LUT4_O_I2 I2=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_I0_I2 I3=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_I0_I3 O=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_2_O I1=L13_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R13_LUT4_I3_11_O_LUT4_I2_O I3=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_O I1=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=L13_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I0 I3=R13_LUT4_I3_10_O_LUT4_I2_1_O O=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L13_LUT4_I3_17_I2_LUT4_O_I3 I3=R13_LUT4_I3_10_O_LUT4_I2_O O=L13_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R13_LUT4_I3_10_O_LUT4_I2_1_O O=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R13_LUT4_I3_10_O_LUT4_I2_2_O I1=L13_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R13_LUT4_I3_11_O_LUT4_I2_O I3=L13_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R13_LUT4_I3_9_O I1=R13_LUT4_I3_8_O I2=R13_LUT4_I3_7_O I3=R13_LUT4_I3_6_O O=L13_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=L13(1) D=R12(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(2) D=R12(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(11) D=R12(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(12) D=R12(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(13) D=R12(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(14) D=R12(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(15) D=R12(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(16) D=R12(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(17) D=R12(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(18) D=R12(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(19) D=R12(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(20) D=R12(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(3) D=R12(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(21) D=R12(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(22) D=R12(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(23) D=R12(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(24) D=R12(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(25) D=R12(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(26) D=R12(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(27) D=R12(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(28) D=R12(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(29) D=R12(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(30) D=R12(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(4) D=R12(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(31) D=R12(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(32) D=R12(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(5) D=R12(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(6) D=R12(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(7) D=R12(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(8) D=R12(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(9) D=R12(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L13(10) D=R12(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:191.1-192.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(1) D=R13(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(2) D=R13(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(11) D=R13(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(12) D=R13(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(13) D=R13(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(14) D=R13(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(15) D=R13(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(16) D=R13(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(17) D=R13(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(18) D=R13(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(19) D=R13(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(20) D=R13(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(3) D=R13(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(21) D=R13(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(22) D=R13(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(23) D=R13(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(24) D=R13(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(25) D=R13(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(26) D=R13(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(27) D=R13(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(28) D=R13(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(29) D=R13(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(30) D=R13(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(4) D=R13(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(31) D=R13(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(32) D=R13(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(5) D=R13(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(6) D=R13(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(7) D=R13(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(8) D=R13(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(9) D=R13(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L14(10) D=R13(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:197.1-198.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L1(10) I2=L1_LUT4_I1_I2 I3=L1_LUT4_I1_I3 O=R2_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L1(11) I2=L1_LUT4_I1_1_I2 I3=L1_LUT4_I1_1_I3 O=R2_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L1_LUT4_I1_1_I2_LUT4_O_I0 I1=R1_LUT4_I3_28_O_LUT4_I2_2_O I2=L1_LUT4_I1_1_I2_LUT4_O_I2 I3=L1_LUT4_I1_1_I2_LUT4_O_I3 O=L1_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R1_LUT4_I3_27_O I1=R1_LUT4_I3_26_O I2=R1_LUT4_I3_25_O I3=R1_LUT4_I3_24_O O=L1_LUT4_I1_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_17_I1_LUT4_O_I2 O=L1_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_29_O_LUT4_I2_O I1=L1_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I0 I2=R1_LUT4_I3_28_O_LUT4_I2_2_O I3=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_27_O I1=R1_LUT4_I3_26_O I2=R1_LUT4_I3_24_O I3=R1_LUT4_I3_25_O O=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_28_O_LUT4_I2_1_O I3=L1_LUT4_I1_1_I2_LUT4_O_I0 O=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_25_O I1=R1_LUT4_I3_26_O I2=R1_LUT4_I3_27_O I3=R1_LUT4_I3_24_O O=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_28_O_LUT4_I2_1_O I3=L1_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I1_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I0 I2=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_29_O_LUT4_I2_O O=L1_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_27_O I1=R1_LUT4_I3_26_O I2=R1_LUT4_I3_25_O I3=R1_LUT4_I3_24_O O=L1_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I1_1_I3_LUT4_O_I0 I1=L1_LUT4_I1_1_I3_LUT4_O_I1 I2=L1_LUT4_I1_1_I3_LUT4_O_I2 I3=L1_LUT4_I1_1_I3_LUT4_O_I3 O=L1_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I0 I1=L1_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 I2=R1_LUT4_I3_29_O I3=R1_LUT4_I3_28_O O=L1_LUT4_I1_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R1_LUT4_I3_27_O I1=R1_LUT4_I3_26_O I2=R1_LUT4_I3_25_O I3=R1_LUT4_I3_24_O O=L1_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_28_O_LUT4_I2_1_O I3=L1_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_27_O I1=R1_LUT4_I3_26_O I2=R1_LUT4_I3_25_O I3=R1_LUT4_I3_24_O O=L1_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_26_O I1=R1_LUT4_I3_24_O I2=R1_LUT4_I3_25_O I3=R1_LUT4_I3_27_O O=L1_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_17_I2_LUT4_O_I2 I1=L1_LUT4_I3_17_I2_LUT4_O_I1 I2=L1_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_2_O I1=L1_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_28_O_LUT4_I2_1_O O=L1_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R1_LUT4_I3_29_O_LUT4_I2_O O=L1_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_26_O I1=R1_LUT4_I3_25_O I2=R1_LUT4_I3_24_O I3=R1_LUT4_I3_27_O O=L1_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_29_O_LUT4_I2_O I1=L1_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_28_O_LUT4_I2_1_O I3=L1_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 I2=R1_LUT4_I3_28_O_LUT4_I2_2_O I3=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1(1) I2=L1_LUT4_I1_2_I2 I3=L1_LUT4_I1_2_I3 O=R2_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O_LUT4_I1_O I2=L1_LUT4_I1_2_I2_LUT4_O_I2 I3=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O O=L1_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_22_I2_LUT4_O_I2 I3=R1_LUT4_I3_11_O_LUT4_I2_O O=L1_LUT4_I1_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=R1_LUT4_I3_10_O_LUT4_I2_O O=L1_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_1_O I1=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R1_LUT4_I3_10_O_LUT4_I2_2_O I3=L1_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 O=L1_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I1_2_I3_LUT4_O_I0 I1=L1_LUT4_I1_2_I3_LUT4_O_I1 I2=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O I3=L1_LUT4_I3_22_I1 O=L1_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2 I3=L1_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3 O=L1_LUT4_I1_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_O I1=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_11_O_LUT4_I2_O I3=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_1_O I1=L1_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 I2=L1_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=R1_LUT4_I3_10_O_LUT4_I2_2_O O=L1_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_8_O I1=R1_LUT4_I3_6_O I2=R1_LUT4_I3_7_O I3=R1_LUT4_I3_9_O O=L1_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I1_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_1_O I1=L1_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 I2=R1_LUT4_I3_11_O_LUT4_I2_O I3=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_9_O I1=R1_LUT4_I3_7_O I2=R1_LUT4_I3_6_O I3=R1_LUT4_I3_8_O O=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_O I1=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 I3=R1_LUT4_I3_10_O_LUT4_I2_2_O O=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_7_O I1=R1_LUT4_I3_6_O I2=R1_LUT4_I3_9_O I3=R1_LUT4_I3_8_O O=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O_LUT4_I1_O I1=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L1_LUT4_I1_I2_LUT4_O_I2 I3=L1_LUT4_I1_I2_LUT4_O_I3 O=L1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O_LUT4_I1_O I1=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L1_LUT4_I1_I2_LUT4_O_I2 I3=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3 O=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=L1_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 I2=R1_LUT4_I3_10_O_LUT4_I2_2_O I3=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_O I1=L1_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 I3=R1_LUT4_I3_11_O_LUT4_I2_O O=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_22_I2_LUT4_O_I2 I3=R1_LUT4_I3_10_O_LUT4_I2_O O=L1_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_10_O_LUT4_I2_2_O O=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_1_O I1=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R1_LUT4_I3_11_O_LUT4_I2_O O=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_8_O I1=R1_LUT4_I3_9_O I2=R1_LUT4_I3_7_O I3=R1_LUT4_I3_6_O O=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_2_O I1=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_11_O_LUT4_I2_O I3=L1_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 O=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_8_O I1=R1_LUT4_I3_7_O I2=R1_LUT4_I3_6_O I3=R1_LUT4_I3_9_O O=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_O I1=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_10_O_LUT4_I2_1_O I3=L1_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 O=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_7_O I1=R1_LUT4_I3_8_O I2=R1_LUT4_I3_9_O I3=R1_LUT4_I3_6_O O=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L1_LUT4_I1_I3_LUT4_O_I1 I2=L1_LUT4_I1_I3_LUT4_O_I2 I3=L1_LUT4_I1_I3_LUT4_O_I3 O=L1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L1_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I1=L1_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_11_O I3=R1_LUT4_I3_10_O O=L1_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R1_LUT4_I3_9_O I1=R1_LUT4_I3_8_O I2=R1_LUT4_I3_7_O I3=R1_LUT4_I3_6_O O=L1_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_9_O I1=R1_LUT4_I3_8_O I2=R1_LUT4_I3_7_O I3=R1_LUT4_I3_6_O O=L1_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I1_2_I2_LUT4_O_I2 I1=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I1_I2_LUT4_O_I3 O=L1_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_22_I2_LUT4_O_I2 I3=R1_LUT4_I3_10_O_LUT4_I2_2_O O=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I3=R1_LUT4_I3_10_O_LUT4_I2_O O=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_1_O I1=L1_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=R1_LUT4_I3_11_O_LUT4_I2_O I3=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_O I1=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_10_O_LUT4_I2_1_O I3=L1_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_2_O I1=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I3=R1_LUT4_I3_11_O_LUT4_I2_O O=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I3_22_I1_LUT4_O_I3 I2=L1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I1_2_I3_LUT4_O_I0 O=L1_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_O I1=L1_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 I2=R1_LUT4_I3_11_O_LUT4_I2_O I3=L1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_9_O I1=R1_LUT4_I3_7_O I2=R1_LUT4_I3_8_O I3=R1_LUT4_I3_6_O O=L1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1(15) I3=L1_LUT4_I2_I3 O=R2_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1(18) I3=L1_LUT4_I2_1_I3 O=R2_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L1_LUT4_I2_1_I3_LUT4_O_I0 I1=L1_LUT4_I2_1_I3_LUT4_O_I1 I2=L1_LUT4_I2_1_I3_LUT4_O_I2 I3=L1_LUT4_I2_1_I3_LUT4_O_I3 O=L1_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_23_I2_LUT4_O_I2 I3=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L1_LUT4_I2_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_I2_LUT4_O_I1 O=L1_LUT4_I2_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_23_O_LUT4_I2_O I3=L1_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_1_O I1=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R1_LUT4_I3_22_O_LUT4_I2_O I3=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_I1_LUT4_O_I2 O=L1_LUT4_I2_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_23_O_LUT4_I2_O I1=L1_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 I3=R1_LUT4_I3_22_O_LUT4_I2_O O=L1_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_22_O_LUT4_I2_1_O I3=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L1_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_21_O I1=R1_LUT4_I3_18_O I2=R1_LUT4_I3_19_O I3=R1_LUT4_I3_20_O O=L1_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_I2_LUT4_O_I3 O=L1_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I0 I2=R1_LUT4_I3_22_O_LUT4_I2_O I3=L1_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1 O=L1_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 I1=R1_LUT4_I3_23_O_LUT4_I2_O I2=R1_LUT4_I3_22_O_LUT4_I2_1_O I3=L1_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1(25) I3=L1_LUT4_I2_2_I3 O=R2_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L1_LUT4_I2_2_I3_LUT4_O_I0 I1=L1_LUT4_I2_2_I3_LUT4_O_I1 I2=L1_LUT4_I2_2_I3_LUT4_O_I2 I3=L1_LUT4_I2_2_I3_LUT4_O_I3 O=L1_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110111 +.subckt LUT4 I0=L1_LUT4_I3_15_I0_LUT4_O_I2 I1=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1 I2=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2 I3=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3 O=L1_LUT4_I2_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I3_O I1=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_O_LUT4_I2_2_O I3=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R1_LUT4_I3_O_LUT4_I2_1_O I3=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I2_1_O O=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_3_O I1=R1_LUT4_I3_4_O I2=R1_LUT4_I3_5_O I3=R1_LUT4_I3_2_O O=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_4_O I1=R1_LUT4_I3_5_O I2=R1_LUT4_I3_3_O I3=R1_LUT4_I3_2_O O=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I3_O I1=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_O_LUT4_I2_2_O I3=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_4_O I1=R1_LUT4_I3_3_O I2=R1_LUT4_I3_2_O I3=R1_LUT4_I3_5_O O=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_4_O I1=R1_LUT4_I3_2_O I2=R1_LUT4_I3_3_O I3=R1_LUT4_I3_5_O O=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_12_I2_LUT4_O_I2 I3=L1_LUT4_I3_8_I2_LUT4_O_I2 O=L1_LUT4_I2_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_1_O I1=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R1_LUT4_I3_2_O I1=R1_LUT4_I3_4_O I2=R1_LUT4_I3_3_O I3=R1_LUT4_I3_5_O O=L1_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_O_LUT4_I3_O I3=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_12_I2_LUT4_O_I2 I3=L1_LUT4_I3_15_I0_LUT4_O_I2 O=L1_LUT4_I2_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_8_I1_LUT4_O_I3 I2=L1_LUT4_I3_12_I1_LUT4_O_I1 I3=L1_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I2_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I2_O O=L1_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_O_LUT4_I2_2_O I3=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L1_LUT4_I2_I3_LUT4_O_I0 I1=L1_LUT4_I3_5_I0_LUT4_I0_O I2=L1_LUT4_I2_I3_LUT4_O_I2 I3=L1_LUT4_I2_I3_LUT4_O_I3 O=L1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L1_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L1_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 I2=R1_LUT4_I3_16_O_LUT4_I2_O I3=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 O=L1_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_17_O_LUT4_I2_O I1=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I0 I2=R1_LUT4_I3_16_O_LUT4_I2_2_O I3=L1_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_5_I0_LUT4_O_I3 I3=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O O=L1_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L1_LUT4_I3_I0 I1=L1_LUT4_I3_I1 I2=L1_LUT4_I3_I2 I3=L1(2) O=R2_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L1_LUT4_I3_1_I0 I1=L1_LUT4_I3_1_I1 I2=L1_LUT4_I3_1_I2 I3=L1(5) O=R2_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L1_LUT4_I3_10_I0 I1=L1_LUT4_I3_10_I1 I2=L1_LUT4_I3_10_I2 I3=L1(6) O=R2_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_16_I0_LUT4_O_I3 I2=L1_LUT4_I3_16_I0_LUT4_O_I2 I3=L1_LUT4_I3_10_I0_LUT4_O_I3 O=L1_LUT4_I3_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_10_I1_LUT4_I2_I1 I2=L1_LUT4_I3_10_I1 I3=L1_LUT4_I3_4_I2_LUT4_O_I2 O=L1_LUT4_I3_16_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_2_O I1=R1_LUT4_I3_35_O_LUT4_I2_O I2=L1_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 I3=L1_LUT4_I3_10_I1_LUT4_I2_I1_LUT4_O_I3 O=L1_LUT4_I3_10_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R1_LUT4_I3_35_O_LUT4_I2_O I1=L1_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R1_LUT4_I3_34_O_LUT4_I2_2_O I3=L1_LUT4_I3_10_I2_LUT4_I3_I1_LUT4_O_I3 O=L1_LUT4_I3_10_I1_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_10_I1_LUT4_O_I1 I2=R1_LUT4_I3_34_O_LUT4_I2_O I3=L1_LUT4_I3_6_I0_LUT4_O_I2 O=L1_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_34_O_LUT4_I2_1_O O=L1_LUT4_I3_10_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_35_O_LUT4_I2_O I1=L1_LUT4_I3_10_I2_LUT4_I3_I1_LUT4_O_I3 I2=L1_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_34_O_LUT4_I2_2_O O=L1_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_31_O I1=R1_LUT4_I3_32_O I2=R1_LUT4_I3_33_O I3=R1_LUT4_I3_30_O O=L1_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_10_I2_LUT4_I3_I1 I2=L1_LUT4_I3_10_I2_LUT4_I3_I2 I3=L1_LUT4_I3_10_I2 O=L1_LUT4_I3_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_35_O_LUT4_I2_O I1=L1_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 I2=R1_LUT4_I3_34_O_LUT4_I2_1_O I3=L1_LUT4_I3_10_I2_LUT4_I3_I1_LUT4_O_I3 O=L1_LUT4_I3_10_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_32_O I1=R1_LUT4_I3_30_O I2=R1_LUT4_I3_31_O I3=R1_LUT4_I3_33_O O=L1_LUT4_I3_10_I2_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_2_O I1=L1_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_34_O_LUT4_I2_O I3=L1_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_10_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_10_I2_LUT4_O_I2 I3=L1_LUT4_I3_10_I2_LUT4_O_I3 O=L1_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_2_O I1=L1_LUT4_I3_6_I1_LUT4_O_I0 I2=R1_LUT4_I3_34_O_LUT4_I2_1_O I3=L1_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 O=L1_LUT4_I3_10_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_35_O_LUT4_I2_O I1=L1_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_34_O_LUT4_I2_O I3=L1_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1 O=L1_LUT4_I3_10_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_32_O I1=R1_LUT4_I3_33_O I2=R1_LUT4_I3_31_O I3=R1_LUT4_I3_30_O O=L1_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L1_LUT4_I3_11_I0 I1=L1_LUT4_I3_11_I1 I2=L1_LUT4_I3_11_I2 I3=L1(7) O=R2_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_11_I0_LUT4_O_I1 I2=L1_LUT4_I3_11_I0_LUT4_O_I2 I3=L1_LUT4_I3_25_I0_LUT4_O_I2 O=L1_LUT4_I3_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_11_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_25_I2_LUT4_O_I0_LUT4_O_I1 I2=R1_LUT4_I3_47_O_LUT4_I2_O I3=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_45_O I1=R1_LUT4_I3_43_O I2=R1_LUT4_I3_44_O I3=R1_LUT4_I3_42_O O=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_O I1=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_46_O_LUT4_I2_1_O I3=L1_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_42_O I1=R1_LUT4_I3_44_O I2=R1_LUT4_I3_43_O I3=R1_LUT4_I3_45_O O=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_11_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L1_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I1=R1_LUT4_I3_47_O_LUT4_I2_O I2=R1_LUT4_I3_46_O_LUT4_I2_1_O I3=L1_LUT4_I3_25_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_46_O_LUT4_I2_O I3=L1_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L1_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_44_O I1=R1_LUT4_I3_43_O I2=R1_LUT4_I3_45_O I3=R1_LUT4_I3_42_O O=L1_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_11_I1_LUT4_O_I1 I2=L1_LUT4_I3_11_I1_LUT4_O_I2 I3=L1_LUT4_I3_20_I1_LUT4_O_I3 O=L1_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_O I1=L1_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I3 I2=R1_LUT4_I3_46_O_LUT4_I2_1_O I3=L1_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_11_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_47_O_LUT4_I2_O I3=L1_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_45_O I1=R1_LUT4_I3_44_O I2=R1_LUT4_I3_43_O I3=R1_LUT4_I3_42_O O=L1_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_45_O I1=R1_LUT4_I3_44_O I2=R1_LUT4_I3_43_O I3=R1_LUT4_I3_42_O O=L1_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_11_I2_LUT4_O_I2 I3=L1_LUT4_I3_11_I2_LUT4_O_I3 O=L1_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_O I1=L1_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I0 I2=R1_LUT4_I3_47_O_LUT4_I2_O I3=L1_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_45_O I1=R1_LUT4_I3_44_O I2=R1_LUT4_I3_43_O I3=R1_LUT4_I3_42_O O=L1_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I3 I2=R1_LUT4_I3_46_O_LUT4_I2_1_O I3=L1_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I0 I1=L1_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_46_O_LUT4_I2_2_O I3=R1_LUT4_I3_46_O_LUT4_I2_O O=L1_LUT4_I3_11_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I0 I2=R1_LUT4_I3_47_O_LUT4_I2_O I3=L1_LUT4_I3_25_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_25_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_45_O I1=R1_LUT4_I3_44_O I2=R1_LUT4_I3_42_O I3=R1_LUT4_I3_43_O O=L1_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_45_O I1=R1_LUT4_I3_44_O I2=R1_LUT4_I3_43_O I3=R1_LUT4_I3_42_O O=L1_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L1_LUT4_I3_8_I0 I1=L1_LUT4_I3_12_I1 I2=L1_LUT4_I3_12_I2 I3=L1(8) O=R2_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L1_LUT4_I3_15_I1_LUT4_O_I1 I1=L1_LUT4_I3_12_I1_LUT4_O_I1 I2=L1_LUT4_I3_8_I1_LUT4_O_I2 I3=L1_LUT4_I3_15_I1_LUT4_O_I3 O=L1_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I3_O O=L1_LUT4_I3_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I2_O O=L1_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_2_O I1=L1_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_O_LUT4_I2_1_O O=L1_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_5_O I1=R1_LUT4_I3_4_O I2=R1_LUT4_I3_3_O I3=R1_LUT4_I3_2_O O=L1_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_8_I2_LUT4_O_I1 I2=L1_LUT4_I3_12_I2_LUT4_O_I2 I3=L1_LUT4_I3_8_I2_LUT4_O_I2 O=L1_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_2_O I1=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I2_1_O O=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_5_O I1=R1_LUT4_I3_2_O I2=R1_LUT4_I3_3_O I3=R1_LUT4_I3_4_O O=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_5_O I1=R1_LUT4_I3_3_O I2=R1_LUT4_I3_2_O I3=R1_LUT4_I3_4_O O=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_O_LUT4_I3_O I3=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_3_O I1=R1_LUT4_I3_2_O I2=R1_LUT4_I3_5_O I3=R1_LUT4_I3_4_O O=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_21_I0 I1=L1_LUT4_I3_13_I1 I2=L1_LUT4_I3_13_I2 I3=L1(9) O=R2_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_13_I1_LUT4_O_I1 I2=L1_LUT4_I3_21_I1_LUT4_O_I1 I3=L1_LUT4_I3_21_I1_LUT4_O_I2 O=L1_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_13_I1_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_13_I1_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_13_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_2_O I1=L1_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_40_O_LUT4_I2_1_O I3=L1_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_13_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_41_O_LUT4_I2_O I3=L1_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_13_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_21_I2_LUT4_O_I2 I3=L1_LUT4_I3_3_I1_LUT4_O_I3 O=L1_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L1_LUT4_I3_25_I0 I1=L1_LUT4_I3_14_I1 I2=L1_LUT4_I3_14_I2 I3=L1(12) O=R2_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_20_I1_LUT4_O_I3 I2=L1_LUT4_I3_11_I2_LUT4_O_I2 I3=L1_LUT4_I3_25_I2 O=L1_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_14_I2_LUT4_O_I1 I2=L1_LUT4_I3_20_I2_LUT4_O_I3 I3=L1_LUT4_I3_25_I0_LUT4_O_I3 O=L1_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I2 I3=R1_LUT4_I3_46_O_LUT4_I2_1_O O=L1_LUT4_I3_14_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_47_O_LUT4_I2_O O=L1_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_25_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R1_LUT4_I3_46_O_LUT4_I2_O O=L1_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_45_O I1=R1_LUT4_I3_42_O I2=R1_LUT4_I3_43_O I3=R1_LUT4_I3_44_O O=L1_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_15_I0 I1=L1_LUT4_I3_15_I1 I2=L1_LUT4_I3_15_I2 I3=L1(14) O=R2_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_15_I0_LUT4_O_I2 I3=L1_LUT4_I2_2_I3_LUT4_O_I0 O=L1_LUT4_I3_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_15_I0_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_15_I2_LUT4_O_I0 I3=R1_LUT4_I3_O_LUT4_I2_O O=L1_LUT4_I3_15_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_15_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R1_LUT4_I3_O_LUT4_I3_O O=L1_LUT4_I3_15_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L1_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=R1_LUT4_I3_O_LUT4_I2_2_O I2=R1_LUT4_I3_O_LUT4_I2_1_O I3=L1_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L1_LUT4_I3_15_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_15_I1_LUT4_O_I1 I2=L1_LUT4_I3_15_I1_LUT4_O_I2 I3=L1_LUT4_I3_15_I1_LUT4_O_I3 O=L1_LUT4_I3_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_15_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I2_2_O O=L1_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I3_O I1=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_O_LUT4_I2_1_O I3=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=L1_LUT4_I3_15_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_15_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_O_LUT4_I2_1_O I3=L1_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=L1_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I3_O I1=L1_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_O_LUT4_I2_2_O I3=L1_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_5_O I1=R1_LUT4_I3_4_O I2=R1_LUT4_I3_3_O I3=R1_LUT4_I3_2_O O=L1_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 I3=L1_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_15_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L1_LUT4_I3_15_I2_LUT4_O_I0 I1=R1_LUT4_I3_O_LUT4_I3_O I2=L1_LUT4_I3_8_I2_LUT4_O_I1 I3=L1_LUT4_I3_15_I2_LUT4_O_I3 O=L1_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R1_LUT4_I3_5_O I1=R1_LUT4_I3_4_O I2=R1_LUT4_I3_3_O I3=R1_LUT4_I3_2_O O=L1_LUT4_I3_15_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I2_2_O O=L1_LUT4_I3_15_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_O_LUT4_I2_1_O I3=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_16_I0 I1=L1_LUT4_I3_16_I1 I2=L1_LUT4_I3_16_I2 I3=L1(16) O=R2_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_6_I2_LUT4_O_I1 I2=L1_LUT4_I3_16_I0_LUT4_O_I2 I3=L1_LUT4_I3_16_I0_LUT4_O_I3 O=L1_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_4_I2_LUT4_O_I1 O=L1_LUT4_I3_16_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_1_O I1=L1_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L1_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_34_O_LUT4_I2_O O=L1_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_35_O_LUT4_I2_O I1=L1_LUT4_I3_6_I1_LUT4_O_I0 I2=R1_LUT4_I3_34_O_LUT4_I2_2_O I3=L1_LUT4_I3_4_I0_LUT4_O_I0 O=L1_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_16_I1_LUT4_O_I1 I2=L1_LUT4_I3_16_I1_LUT4_O_I2 I3=L1_LUT4_I3_16_I1_LUT4_O_I3 O=L1_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_35_O_LUT4_I2_O I1=L1_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_34_O_LUT4_I2_O I3=L1_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 O=L1_LUT4_I3_16_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_33_O I1=R1_LUT4_I3_31_O I2=R1_LUT4_I3_30_O I3=R1_LUT4_I3_32_O O=L1_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_2_O I1=L1_LUT4_I3_6_I0_LUT4_O_I2 I2=L1_LUT4_I3_16_I1_LUT4_O_I2 I3=L1_LUT4_I3_16_I1_LUT4_O_I2_LUT4_I2_I3 O=L1_LUT4_I3_4_I1_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I2=L1_LUT4_I3_4_I0_LUT4_O_I0 I3=R1_LUT4_I3_35_O_LUT4_I2_O O=L1_LUT4_I3_16_I1_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_2_O I1=R1_LUT4_I3_35_O_LUT4_I2_O I2=L1_LUT4_I3_6_I1_LUT4_O_I1 I3=L1_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_16_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R1_LUT4_I3_35_O_LUT4_I2_O I1=L1_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1 I2=R1_LUT4_I3_34_O_LUT4_I2_2_O I3=L1_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I1 O=L1_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_4_I1_LUT4_O_I3 I1=L1_LUT4_I3_6_I0_LUT4_O_I2 I2=R1_LUT4_I3_35_O I3=R1_LUT4_I3_34_O O=L1_LUT4_I3_16_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_O I1=R1_LUT4_I3_34_O_LUT4_I2_1_O I2=L1_LUT4_I3_16_I2_LUT4_O_I2 I3=L1_LUT4_I3_16_I2_LUT4_O_I3 O=L1_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R1_LUT4_I3_33_O I1=R1_LUT4_I3_32_O I2=R1_LUT4_I3_31_O I3=R1_LUT4_I3_30_O O=L1_LUT4_I3_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_1_O I1=L1_LUT4_I3_4_I0_LUT4_O_I0 I2=L1_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_34_O_LUT4_I2_O O=L1_LUT4_I3_16_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_9_I0 I1=L1_LUT4_I3_17_I1 I2=L1_LUT4_I3_17_I2 I3=L1(19) O=R2_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_17_I1_LUT4_O_I1 I2=L1_LUT4_I3_17_I1_LUT4_O_I2 I3=L1_LUT4_I3_9_I0_LUT4_O_I3 O=L1_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 I3=R1_LUT4_I3_28_O_LUT4_I2_O O=L1_LUT4_I3_17_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I1_1_I2_LUT4_O_I0 I3=R1_LUT4_I3_29_O_LUT4_I2_O O=L1_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_2_O I1=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R1_LUT4_I3_28_O_LUT4_I2_1_O O=L1_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_17_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_29_O_LUT4_I2_O I1=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L1_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I3=R1_LUT4_I3_28_O_LUT4_I2_1_O O=L1_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R1_LUT4_I3_28_O_LUT4_I2_2_O I3=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_17_I2_LUT4_O_I1 I2=L1_LUT4_I3_17_I2_LUT4_O_I2 I3=L1_LUT4_I3_9_I2_LUT4_O_I0 O=L1_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_17_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R1_LUT4_I3_28_O_LUT4_I2_1_O I3=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_29_O_LUT4_I2_O I1=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_28_O_LUT4_I2_2_O O=L1_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_17_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R1_LUT4_I3_28_O_LUT4_I2_2_O I3=L1_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 O=L1_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_29_O_LUT4_I2_O I1=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_28_O_LUT4_I2_1_O I3=L1_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L1_LUT4_I3_18_I2 I3=L1(20) O=R2_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L1_LUT4_I3_22_I0_LUT4_O_I2 I1=L1_LUT4_I3_22_I2 I2=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O I3=L1_LUT4_I1_2_I3_LUT4_O_I1 O=L1_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I3_19_I0 I1=L1_LUT4_I3_19_I1 I2=L1_LUT4_I3_19_I2 I3=L1(21) O=R2_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_1_I0_LUT4_O_I1 I2=L1_LUT4_I2_I3_LUT4_O_I0 I3=L1_LUT4_I3_5_I0_LUT4_I0_O O=L1_LUT4_I3_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_5_I0_LUT4_O_I2 I2=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L1_LUT4_I3_5_I0_LUT4_I0_O O=L1_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I2=L1_LUT4_I3_19_I2_LUT4_O_I2 I3=L1_LUT4_I3_5_I2_LUT4_O_I2 O=L1_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_16_O_LUT4_I2_O O=L1_LUT4_I3_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R1_LUT4_I3_16_O_LUT4_I2_1_O O=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_17_O_LUT4_I2_O I1=L1_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=R1_LUT4_I3_16_O_LUT4_I2_2_O O=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_16_O_LUT4_I2_2_O I3=L1_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I2 I3=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_15_O I1=R1_LUT4_I3_14_O I2=R1_LUT4_I3_13_O I3=R1_LUT4_I3_12_O O=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L1_LUT4_I2_I3_LUT4_O_I0 I1=L1_LUT4_I3_1_I0_LUT4_O_I1 I2=L1_LUT4_I3_5_I0_LUT4_I0_O I3=L1_LUT4_I3_1_I0_LUT4_O_I3 O=L1_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I0 I3=R1_LUT4_I3_16_O_LUT4_I2_2_O O=L1_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_O I1=L1_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R1_LUT4_I3_17_O_LUT4_I2_O O=L1_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_15_O I1=R1_LUT4_I3_14_O I2=R1_LUT4_I3_13_O I3=R1_LUT4_I3_12_O O=L1_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L1_LUT4_I3_1_I1_LUT4_O_I0 I1=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I2=L1_LUT4_I3_5_I2_LUT4_O_I1 I3=L1_LUT4_I3_1_I1_LUT4_O_I3 O=L1_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I1=L1_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 I2=R1_LUT4_I3_17_O I3=R1_LUT4_I3_16_O O=L1_LUT4_I3_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R1_LUT4_I3_14_O I1=R1_LUT4_I3_12_O I2=R1_LUT4_I3_13_O I3=R1_LUT4_I3_15_O O=L1_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_17_O_LUT4_I2_O I3=L1_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_15_O I1=R1_LUT4_I3_13_O I2=R1_LUT4_I3_14_O I3=R1_LUT4_I3_12_O O=L1_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_15_O I1=R1_LUT4_I3_13_O I2=R1_LUT4_I3_12_O I3=R1_LUT4_I3_14_O O=L1_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L1_LUT4_I3_1_I2 I1=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I2=L1_LUT4_I3_1_I2_LUT4_I0_I2 I3=L1_LUT4_I3_19_I2_LUT4_O_I2 O=L1_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_1_I2_LUT4_I0_I2_LUT4_O_I1 I2=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_17_O_LUT4_I2_O O=L1_LUT4_I3_1_I2_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_1_I2_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=R1_LUT4_I3_16_O_LUT4_I2_O O=L1_LUT4_I3_1_I2_LUT4_I0_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 I2=R1_LUT4_I3_16_O_LUT4_I2_2_O I3=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 O=L1_LUT4_I3_1_I2_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_1_I2_LUT4_O_I1 I2=R1_LUT4_I3_16_O_LUT4_I2_2_O I3=L1_LUT4_I3_1_I2_LUT4_O_I3 O=L1_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_16_O_LUT4_I2_O O=L1_LUT4_I3_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_I3 I2=R1_LUT4_I3_17_O_LUT4_I2_O I3=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_15_O I1=R1_LUT4_I3_14_O I2=R1_LUT4_I3_13_O I3=R1_LUT4_I3_12_O O=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_15_O I1=R1_LUT4_I3_14_O I2=R1_LUT4_I3_12_O I3=R1_LUT4_I3_13_O O=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_1_I2_LUT4_O_I3 I2=R1_LUT4_I3_16_O_LUT4_I2_O I3=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_I3 O=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_15_O I1=R1_LUT4_I3_12_O I2=R1_LUT4_I3_13_O I3=R1_LUT4_I3_14_O O=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O I1=L1_LUT4_I3_5_I0_LUT4_I1_I3_LUT4_O_I2 I2=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 I3=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 O=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_O I1=L1_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 I2=L1_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_16_O_LUT4_I2_2_O O=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I0 I2=L1_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I3=R1_LUT4_I3_17_O_LUT4_I2_O O=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_15_O I1=R1_LUT4_I3_14_O I2=R1_LUT4_I3_13_O I3=R1_LUT4_I3_12_O O=L1_LUT4_I3_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I3_2_I0 I1=L1_LUT4_I3_2_I1 I2=L1_LUT4_I3_2_I2 I3=L1(13) O=R2_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000111 +.subckt LUT4 I0=L1_LUT4_I3_25_I0 I1=L1_LUT4_I3_20_I1 I2=L1_LUT4_I3_20_I2 I3=L1(22) O=R2_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_20_I1_LUT4_O_I2 I3=L1_LUT4_I3_20_I1_LUT4_O_I3 O=L1_LUT4_I3_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=L1_LUT4_I3_11_I2_LUT4_O_I2 I1=L1_LUT4_I3_25_I2_LUT4_O_I2 I2=L1_LUT4_I3_20_I1_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_20_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_20_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R1_LUT4_I3_47_O_LUT4_I2_O I3=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L1_LUT4_I3_20_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I1=R1_LUT4_I3_46_O_LUT4_I2_1_O I2=R1_LUT4_I3_46_O_LUT4_I2_O I3=L1_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_20_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_46_O_LUT4_I2_2_O O=L1_LUT4_I3_20_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_46_O_LUT4_I2_O O=L1_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_1_O I1=L1_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R1_LUT4_I3_47_O_LUT4_I2_O I3=L1_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_25_I0_LUT4_O_I3 I1=L1_LUT4_I3_25_I0_LUT4_O_I1 I2=L1_LUT4_I3_20_I2_LUT4_O_I2 I3=L1_LUT4_I3_20_I2_LUT4_O_I3 O=L1_LUT4_I3_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_46_O_LUT4_I2_O O=L1_LUT4_I3_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_46_O_LUT4_I2_1_O O=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L1_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_47_O_LUT4_I2_O O=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_44_O I1=R1_LUT4_I3_43_O I2=R1_LUT4_I3_42_O I3=R1_LUT4_I3_45_O O=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_45_O I1=R1_LUT4_I3_44_O I2=R1_LUT4_I3_43_O I3=R1_LUT4_I3_42_O O=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I2 I3=R1_LUT4_I3_47_O_LUT4_I2_O O=L1_LUT4_I3_20_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_46_O_LUT4_I2_2_O O=L1_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_O I1=L1_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_46_O_LUT4_I2_1_O I3=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_43_O I1=R1_LUT4_I3_44_O I2=R1_LUT4_I3_45_O I3=R1_LUT4_I3_42_O O=L1_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L1_LUT4_I3_21_I0 I1=L1_LUT4_I3_21_I1 I2=L1_LUT4_I3_21_I2 I3=L1(23) O=R2_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L1_LUT4_I3_7_I0_LUT4_O_I0 I1=L1_LUT4_I3_3_I0_LUT4_O_I2 I2=L1_LUT4_I3_21_I0_LUT4_O_I2 I3=L1_LUT4_I3_21_I0_LUT4_O_I3 O=L1_LUT4_I3_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_40_O_LUT4_I2_2_O O=L1_LUT4_I3_21_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_38_O I1=R1_LUT4_I3_37_O I2=R1_LUT4_I3_36_O I3=R1_LUT4_I3_39_O O=L1_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_37_O I1=R1_LUT4_I3_38_O I2=R1_LUT4_I3_39_O I3=R1_LUT4_I3_36_O O=L1_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_41_O_LUT4_I2_O I1=L1_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_1_O I3=L1_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_21_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_36_O I1=R1_LUT4_I3_38_O I2=R1_LUT4_I3_37_O I3=R1_LUT4_I3_39_O O=L1_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_37_O I1=R1_LUT4_I3_36_O I2=R1_LUT4_I3_39_O I3=R1_LUT4_I3_38_O O=L1_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_7_I1 I1=L1_LUT4_I3_21_I1_LUT4_O_I1 I2=L1_LUT4_I3_21_I1_LUT4_O_I2 I3=L1_LUT4_I3_21_I1_LUT4_O_I3 O=L1_LUT4_I3_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_21_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_1_O I3=L1_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_41_O_LUT4_I2_O I1=L1_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_2_O I3=L1_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_1_O I3=L1_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0 O=L1_LUT4_I3_21_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_40_O_LUT4_I2_O O=L1_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_41_O_LUT4_I2_O I1=L1_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 I2=R1_LUT4_I3_40_O_LUT4_I2_2_O I3=L1_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_3_I0_LUT4_O_I2 I2=L1_LUT4_I3_21_I2_LUT4_O_I2 I3=L1_LUT4_I3_3_I1_LUT4_O_I2 O=L1_LUT4_I3_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_21_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_41_O_LUT4_I2_O I1=L1_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I1 I3=R1_LUT4_I3_40_O_LUT4_I2_2_O O=L1_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I3 I2=L1_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I3=R1_LUT4_I3_40_O_LUT4_I2_1_O O=L1_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_22_I0 I1=L1_LUT4_I3_22_I1 I2=L1_LUT4_I3_22_I2 I3=L1(26) O=R2_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L1_LUT4_I1_I3_LUT4_O_I2 I2=L1_LUT4_I3_22_I0_LUT4_O_I2 I3=L1_LUT4_I3_22_I0_LUT4_O_I3 O=L1_LUT4_I3_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I1_2_I2_LUT4_O_I2 O=L1_LUT4_I3_22_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O_LUT4_I1_O O=L1_LUT4_I3_22_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L1_LUT4_I3_22_I1_LUT4_O_I0 I1=L1_LUT4_I3_22_I1_LUT4_O_I1 I2=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O I3=L1_LUT4_I3_22_I1_LUT4_O_I3 O=L1_LUT4_I3_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 I1=L1_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 I2=R1_LUT4_I3_11_O I3=R1_LUT4_I3_10_O O=L1_LUT4_I3_22_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R1_LUT4_I3_9_O I1=R1_LUT4_I3_8_O I2=R1_LUT4_I3_7_O I3=R1_LUT4_I3_6_O O=L1_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_9_O I1=R1_LUT4_I3_8_O I2=R1_LUT4_I3_6_O I3=R1_LUT4_I3_7_O O=L1_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 I1=R1_LUT4_I3_11_O_LUT4_I2_O I2=R1_LUT4_I3_10_O_LUT4_I2_1_O I3=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_22_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_O I1=L1_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=R1_LUT4_I3_10_O_LUT4_I2_2_O I3=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 O=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_I1 I2=R1_LUT4_I3_10_O_LUT4_I2_1_O I3=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 O=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_2_O I1=L1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R1_LUT4_I3_11_O_LUT4_I2_O I3=L1_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O I2=R1_LUT4_I3_10_O_LUT4_I2_O I3=L1_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 O=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I3=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_9_O I1=R1_LUT4_I3_8_O I2=R1_LUT4_I3_7_O I3=R1_LUT4_I3_6_O O=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_1_O I1=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 I3=R1_LUT4_I3_11_O_LUT4_I2_O O=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_6_O I1=R1_LUT4_I3_8_O I2=R1_LUT4_I3_7_O I3=R1_LUT4_I3_9_O O=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_22_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_O I1=L1_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 I2=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_10_O_LUT4_I2_1_O O=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_1_O I1=L1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R1_LUT4_I3_10_O_LUT4_I2_2_O I3=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_10_O_LUT4_I2_O O=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O I2=R1_LUT4_I3_11_O_LUT4_I2_O I3=L1_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 O=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_8_O I1=R1_LUT4_I3_7_O I2=R1_LUT4_I3_9_O I3=R1_LUT4_I3_6_O O=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_2_O I1=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L1_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_11_O_LUT4_I2_O O=L1_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_22_I2_LUT4_O_I1 I2=L1_LUT4_I3_22_I2_LUT4_O_I2 I3=R1_LUT4_I3_10_O_LUT4_I2_1_O O=L1_LUT4_I3_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_10_O_LUT4_I2_2_O O=L1_LUT4_I3_22_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_10_O_LUT4_I2_O I1=L1_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L1_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I3=R1_LUT4_I3_11_O_LUT4_I2_O O=L1_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_9_O I1=R1_LUT4_I3_6_O I2=R1_LUT4_I3_7_O I3=R1_LUT4_I3_8_O O=L1_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_9_O I1=R1_LUT4_I3_8_O I2=R1_LUT4_I3_7_O I3=R1_LUT4_I3_6_O O=L1_LUT4_I3_22_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I3_I0 I1=L1_LUT4_I3_23_I1 I2=L1_LUT4_I3_23_I2 I3=L1(28) O=R2_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_I2_LUT4_O_I3 I2=L1_LUT4_I2_1_I3_LUT4_O_I1 I3=L1_LUT4_I3_2_I2 O=L1_LUT4_I3_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=L1_LUT4_I2_1_I3_LUT4_O_I2 I1=L1_LUT4_I3_2_I0_LUT4_O_I2 I2=L1_LUT4_I3_23_I2_LUT4_O_I2 I3=L1_LUT4_I3_23_I2_LUT4_O_I3 O=L1_LUT4_I3_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_23_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_23_O_LUT4_I2_O I3=L1_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_1_O I1=L1_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I2=L1_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I0 I3=R1_LUT4_I3_22_O_LUT4_I2_O O=L1_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_23_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I3 I2=L1_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_22_O_LUT4_I2_1_O O=L1_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_23_O_LUT4_I2_O I1=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=L1_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_22_O_LUT4_I2_O O=L1_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_9_I0 I1=L1_LUT4_I3_24_I1 I2=L1_LUT4_I3_24_I2 I3=L1(29) O=R2_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_24_I1_LUT4_O_I2 I3=L1_LUT4_I1_1_I3_LUT4_O_I2 O=L1_LUT4_I3_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_24_I1_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 I3=R1_LUT4_I3_29_O_LUT4_I2_O O=L1_LUT4_I3_24_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L1_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 I1=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R1_LUT4_I3_29_O I3=R1_LUT4_I3_28_O O=L1_LUT4_I3_24_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I1_1_I2_LUT4_O_I2 I3=L1_LUT4_I3_17_I1_LUT4_O_I1 O=L1_LUT4_I3_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L1_LUT4_I3_25_I0 I1=L1_LUT4_I3_25_I1 I2=L1_LUT4_I3_25_I2 I3=L1(32) O=R2_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_25_I0_LUT4_O_I1 I2=L1_LUT4_I3_25_I0_LUT4_O_I2 I3=L1_LUT4_I3_25_I0_LUT4_O_I3 O=L1_LUT4_I3_25_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_1_O I1=L1_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2 I2=L1_LUT4_I3_11_I0_LUT4_O_I1 I3=L1_LUT4_I3_25_I0_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_25_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_25_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I2 I3=R1_LUT4_I3_46_O_LUT4_I2_O O=L1_LUT4_I3_25_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L1_LUT4_I3_20_I2_LUT4_O_I3 I1=L1_LUT4_I3_14_I2_LUT4_O_I1 I2=L1_LUT4_I3_11_I0_LUT4_O_I2 I3=L1_LUT4_I3_25_I0_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_25_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_25_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_25_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_25_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=L1_LUT4_I3_25_I2_LUT4_O_I0_LUT4_O_I1 I3=R1_LUT4_I3_46_O_LUT4_I2_O O=L1_LUT4_I3_25_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_1_O I1=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_47_O_LUT4_I2_O I3=L1_LUT4_I3_11_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_25_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_25_I0_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_25_I0_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_20_I2_LUT4_O_I2 O=L1_LUT4_I3_25_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 I2=R1_LUT4_I3_46_O_LUT4_I2_O I3=L1_LUT4_I3_25_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_25_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_43_O I1=R1_LUT4_I3_42_O I2=R1_LUT4_I3_45_O I3=R1_LUT4_I3_44_O O=L1_LUT4_I3_25_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I3 I1=R1_LUT4_I3_46_O_LUT4_I2_1_O I2=R1_LUT4_I3_47_O_LUT4_I2_O I3=L1_LUT4_I3_25_I2_LUT4_O_I0_LUT4_O_I1 O=L1_LUT4_I3_25_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_11_I0_LUT4_O_I2 I2=L1_LUT4_I3_14_I2_LUT4_O_I1 I3=L1_LUT4_I3_25_I0_LUT4_O_I1 O=L1_LUT4_I3_25_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L1_LUT4_I3_25_I2_LUT4_O_I0 I1=L1_LUT4_I3_11_I2 I2=L1_LUT4_I3_25_I2_LUT4_O_I2 I3=L1_LUT4_I3_25_I2_LUT4_O_I3 O=L1_LUT4_I3_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I2 I1=L1_LUT4_I3_25_I2_LUT4_O_I0_LUT4_O_I1 I2=R1_LUT4_I3_47_O I3=R1_LUT4_I3_46_O O=L1_LUT4_I3_25_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R1_LUT4_I3_45_O I1=R1_LUT4_I3_43_O I2=R1_LUT4_I3_42_O I3=R1_LUT4_I3_44_O O=L1_LUT4_I3_25_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_25_I2_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_25_I2_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_25_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_O I1=L1_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 I2=R1_LUT4_I3_47_O_LUT4_I2_O I3=L1_LUT4_I3_11_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_25_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_2_O I1=L1_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_46_O_LUT4_I2_1_O I3=L1_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_25_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_46_O_LUT4_I2_O I1=L1_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_47_O_LUT4_I2_O I3=L1_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_25_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_44_O I1=R1_LUT4_I3_42_O I2=R1_LUT4_I3_43_O I3=R1_LUT4_I3_45_O O=L1_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_44_O I1=R1_LUT4_I3_45_O I2=R1_LUT4_I3_43_O I3=R1_LUT4_I3_42_O O=L1_LUT4_I3_25_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L1_LUT4_I3_2_I0_LUT4_O_I0 I1=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L1_LUT4_I3_2_I0_LUT4_O_I2 I3=L1_LUT4_I3_2_I0_LUT4_O_I3 O=L1_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_I1_LUT4_O_I2 I2=L1_LUT4_I3_23_I2_LUT4_O_I3 I3=L1_LUT4_I2_1_I3_LUT4_O_I2 O=L1_LUT4_I3_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L1_LUT4_I3_2_I1_LUT4_O_I2 I1=R1_LUT4_I3_23_O_LUT4_I2_O I2=R1_LUT4_I3_22_O_LUT4_I2_O I3=L1_LUT4_I3_2_I1_LUT4_O_I1 O=L1_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I0 I2=L1_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_22_O_LUT4_I2_1_O O=L1_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I0 I1=R1_LUT4_I3_22_O_LUT4_I2_O I2=R1_LUT4_I3_23_O_LUT4_I2_O I3=L1_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_21_O I1=R1_LUT4_I3_20_O I2=R1_LUT4_I3_19_O I3=R1_LUT4_I3_18_O O=L1_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_21_O I1=R1_LUT4_I3_20_O I2=R1_LUT4_I3_19_O I3=R1_LUT4_I3_18_O O=L1_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_2_I0_LUT4_O_I3 I2=L1_LUT4_I3_2_I1 I3=L1_LUT4_I3_2_I0_LUT4_O_I2 O=L1_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_2_I1_LUT4_O_I1 I2=L1_LUT4_I3_2_I1_LUT4_O_I2 I3=R1_LUT4_I3_22_O_LUT4_I2_1_O O=L1_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_21_O I1=R1_LUT4_I3_20_O I2=R1_LUT4_I3_19_O I3=R1_LUT4_I3_18_O O=L1_LUT4_I3_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R1_LUT4_I3_21_O I1=R1_LUT4_I3_20_O I2=R1_LUT4_I3_18_O I3=R1_LUT4_I3_19_O O=L1_LUT4_I3_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L1_LUT4_I3_2_I2_LUT4_O_I0 I1=L1_LUT4_I3_2_I2_LUT4_O_I1 I2=L1_LUT4_I2_1_I3_LUT4_O_I3 I3=L1_LUT4_I3_2_I2_LUT4_O_I3 O=L1_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L1_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I0 I1=L1_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I2=R1_LUT4_I3_22_O I3=R1_LUT4_I3_23_O O=L1_LUT4_I3_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R1_LUT4_I3_19_O I1=R1_LUT4_I3_20_O I2=R1_LUT4_I3_21_O I3=R1_LUT4_I3_18_O O=L1_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_23_O_LUT4_I2_O I3=L1_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I0 O=L1_LUT4_I3_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_22_O_LUT4_I2_2_O O=L1_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_1_O I1=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=R1_LUT4_I3_22_O_LUT4_I2_O O=L1_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_1_O I1=L1_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_22_O_LUT4_I2_O I3=L1_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_21_O I1=R1_LUT4_I3_19_O I2=R1_LUT4_I3_18_O I3=R1_LUT4_I3_20_O O=L1_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_20_O I1=R1_LUT4_I3_18_O I2=R1_LUT4_I3_19_O I3=R1_LUT4_I3_21_O O=L1_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_3_I0 I1=L1_LUT4_I3_3_I1 I2=L1_LUT4_I3_3_I2 I3=L1(17) O=R2_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=L1_LUT4_I3_7_I0_LUT4_O_I0 I1=L1_LUT4_I3_3_I0_LUT4_O_I1 I2=L1_LUT4_I3_3_I0_LUT4_O_I2 I3=L1_LUT4_I3_3_I0_LUT4_O_I3 O=L1_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L1_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I1=L1_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 I2=R1_LUT4_I3_41_O I3=R1_LUT4_I3_40_O O=L1_LUT4_I3_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_40_O_LUT4_I2_1_O I3=L1_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_41_O_LUT4_I2_O I1=L1_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_40_O_LUT4_I2_2_O I3=L1_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_1_O I3=L1_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_39_O I1=R1_LUT4_I3_37_O I2=R1_LUT4_I3_38_O I3=R1_LUT4_I3_36_O O=L1_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_3_I1_LUT4_O_I2 I3=L1_LUT4_I3_3_I1_LUT4_O_I3 O=L1_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_2_O I1=L1_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_40_O_LUT4_I2_1_O O=L1_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_39_O I1=R1_LUT4_I3_36_O I2=R1_LUT4_I3_37_O I3=R1_LUT4_I3_38_O O=L1_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_41_O_LUT4_I2_O I3=L1_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 O=L1_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_O I3=L1_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0 O=L1_LUT4_I3_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 I3=R1_LUT4_I3_41_O_LUT4_I2_O O=L1_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_2_O I1=L1_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_1_O I3=L1_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_3_I2_LUT4_O_I2 I3=L1_LUT4_I3_7_I1_LUT4_O_I3 O=L1_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_41_O_LUT4_I2_O I1=L1_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_13_I1_LUT4_O_I1 O=L1_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R1_LUT4_I3_39_O I1=R1_LUT4_I3_38_O I2=R1_LUT4_I3_37_O I3=R1_LUT4_I3_36_O O=L1_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I3=R1_LUT4_I3_40_O_LUT4_I2_1_O O=L1_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L1_LUT4_I3_4_I0 I1=L1_LUT4_I3_4_I1 I2=L1_LUT4_I3_4_I2 I3=L1(24) O=R2_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L1_LUT4_I3_4_I0_LUT4_O_I0 I1=R1_LUT4_I3_34_O_LUT4_I2_O I2=L1_LUT4_I3_4_I0_LUT4_O_I2 I3=L1_LUT4_I3_4_I0_LUT4_O_I3 O=L1_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R1_LUT4_I3_33_O I1=R1_LUT4_I3_32_O I2=R1_LUT4_I3_30_O I3=R1_LUT4_I3_31_O O=L1_LUT4_I3_4_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_2_O I1=R1_LUT4_I3_35_O_LUT4_I2_O I2=L1_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R1_LUT4_I3_32_O I1=R1_LUT4_I3_31_O I2=R1_LUT4_I3_33_O I3=R1_LUT4_I3_30_O O=L1_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_35_O_LUT4_I2_O I1=L1_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 I2=R1_LUT4_I3_34_O_LUT4_I2_2_O I3=L1_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_32_O I1=R1_LUT4_I3_31_O I2=R1_LUT4_I3_30_O I3=R1_LUT4_I3_33_O O=L1_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L1_LUT4_I3_6_I1_LUT4_O_I0 I1=L1_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_35_O I3=R1_LUT4_I3_34_O O=L1_LUT4_I3_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100111111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 I3=R1_LUT4_I3_34_O_LUT4_I2_1_O O=L1_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=R1_LUT4_I3_33_O I1=R1_LUT4_I3_30_O I2=R1_LUT4_I3_31_O I3=R1_LUT4_I3_32_O O=L1_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_4_I1_LUT4_I2_I0 I1=L1_LUT4_I3_6_I0 I2=L1_LUT4_I3_4_I1 I3=L1_LUT4_I3_16_I1_LUT4_O_I1 O=L1_LUT4_I3_10_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_4_I1_LUT4_O_I1 I2=R1_LUT4_I3_34_O_LUT4_I2_O I3=L1_LUT4_I3_4_I1_LUT4_O_I3 O=L1_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_35_O_LUT4_I2_O O=L1_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_31_O I1=R1_LUT4_I3_30_O I2=R1_LUT4_I3_33_O I3=R1_LUT4_I3_32_O O=L1_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_33_O I1=R1_LUT4_I3_32_O I2=R1_LUT4_I3_31_O I3=R1_LUT4_I3_30_O O=L1_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I3_6_I0 I1=L1_LUT4_I3_4_I2_LUT4_O_I1 I2=L1_LUT4_I3_4_I2_LUT4_O_I2 I3=L1_LUT4_I3_16_I2 O=L1_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_4_I1_LUT4_O_I3 I3=R1_LUT4_I3_34_O_LUT4_I2_1_O O=L1_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_35_O_LUT4_I2_O O=L1_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_2_O I1=L1_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 I2=R1_LUT4_I3_34_O_LUT4_I2_O I3=L1_LUT4_I3_10_I2_LUT4_I3_I1_LUT4_O_I3 O=L1_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_5_I0 I1=L1_LUT4_I3_5_I1 I2=L1_LUT4_I3_5_I2 I3=L1(27) O=R2_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L1_LUT4_I3_5_I0 I1=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I2=L1_LUT4_I3_5_I1_LUT4_O_I3 I3=L1_LUT4_I3_5_I1_LUT4_O_I1 O=L1_LUT4_I3_5_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I3_5_I1_LUT4_O_I3 I1=L1_LUT4_I3_5_I0 I2=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L1_LUT4_I3_5_I0_LUT4_I1_I3 O=L1_LUT4_I3_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_5_I0_LUT4_I1_I3_LUT4_O_I2 I3=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O O=L1_LUT4_I3_5_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_17_O_LUT4_I2_O I1=L1_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_16_O_LUT4_I2_2_O I3=L1_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L1_LUT4_I3_5_I0_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_5_I0_LUT4_O_I2 I3=L1_LUT4_I3_5_I0_LUT4_O_I3 O=L1_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_5_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_16_O_LUT4_I2_O I3=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I0 O=L1_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_13_O I1=R1_LUT4_I3_14_O I2=R1_LUT4_I3_15_O I3=R1_LUT4_I3_12_O O=L1_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_17_O_LUT4_I2_O I1=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_16_O_LUT4_I2_2_O I3=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I0 O=L1_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_5_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I0 I2=R1_LUT4_I3_16_O_LUT4_I2_O I3=L1_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_17_O_LUT4_I2_O I1=L1_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 I2=R1_LUT4_I3_16_O_LUT4_I2_2_O I3=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 O=L1_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_1_I0_LUT4_O_I1 I1=L1_LUT4_I3_5_I1_LUT4_O_I1 I2=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L1_LUT4_I3_5_I1_LUT4_O_I3 O=L1_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I0 I1=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_16_O_LUT4_I2_O I3=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_5_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R1_LUT4_I3_12_O I1=R1_LUT4_I3_14_O I2=R1_LUT4_I3_13_O I3=R1_LUT4_I3_15_O O=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_14_O I1=R1_LUT4_I3_13_O I2=R1_LUT4_I3_15_O I3=R1_LUT4_I3_12_O O=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I1=R1_LUT4_I3_16_O_LUT4_I2_2_O I2=R1_LUT4_I3_17_O_LUT4_I2_O I3=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I0 I1=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_16_O_LUT4_I2_2_O I3=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_5_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R1_LUT4_I3_13_O I1=R1_LUT4_I3_12_O I2=R1_LUT4_I3_15_O I3=R1_LUT4_I3_14_O O=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_14_O I1=R1_LUT4_I3_13_O I2=R1_LUT4_I3_12_O I3=R1_LUT4_I3_15_O O=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L1_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=R1_LUT4_I3_16_O_LUT4_I2_O I2=R1_LUT4_I3_16_O_LUT4_I2_1_O I3=L1_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_5_I2_LUT4_O_I1 I2=L1_LUT4_I3_5_I2_LUT4_O_I2 I3=L1_LUT4_I3_5_I2_LUT4_O_I3 O=L1_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_O I1=L1_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_17_O_LUT4_I2_O I3=L1_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_14_O I1=R1_LUT4_I3_15_O I2=R1_LUT4_I3_13_O I3=R1_LUT4_I3_12_O O=L1_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I2=R1_LUT4_I3_16_O_LUT4_I2_2_O I3=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_I3 O=L1_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_16_O_LUT4_I2_O I3=L1_LUT4_I3_1_I2_LUT4_O_I3 O=L1_LUT4_I3_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_17_O_LUT4_I2_O I3=L1_LUT4_I3_1_I2_LUT4_O_I3_LUT4_I1_I3 O=L1_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_1_O I1=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=R1_LUT4_I3_16_O_LUT4_I2_2_O I3=L1_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_16_O_LUT4_I2_O I1=L1_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=L1_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_17_O_LUT4_I2_O O=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_15_O I1=R1_LUT4_I3_14_O I2=R1_LUT4_I3_13_O I3=R1_LUT4_I3_12_O O=L1_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=L1_LUT4_I3_1_I2_LUT4_I0_I2 O=L1_LUT4_I3_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L1_LUT4_I3_6_I0 I1=L1_LUT4_I3_6_I1 I2=L1_LUT4_I3_6_I2 I3=L1(30) O=R2_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_6_I0_LUT4_O_I1 I2=L1_LUT4_I3_6_I0_LUT4_O_I2 I3=R1_LUT4_I3_35_O_LUT4_I2_O O=L1_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_16_I2_LUT4_O_I2 I3=R1_LUT4_I3_34_O_LUT4_I2_O O=L1_LUT4_I3_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_2_O I1=L1_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 I2=R1_LUT4_I3_34_O_LUT4_I2_1_O I3=L1_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I1 O=L1_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_33_O I1=R1_LUT4_I3_32_O I2=R1_LUT4_I3_31_O I3=R1_LUT4_I3_30_O O=L1_LUT4_I3_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L1_LUT4_I3_6_I1_LUT4_O_I0 I1=L1_LUT4_I3_6_I1_LUT4_O_I1 I2=R1_LUT4_I3_34_O I3=R1_LUT4_I3_35_O O=L1_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R1_LUT4_I3_33_O I1=R1_LUT4_I3_31_O I2=R1_LUT4_I3_32_O I3=R1_LUT4_I3_30_O O=L1_LUT4_I3_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_6_I1_LUT4_O_I1 I1=R1_LUT4_I3_34_O_LUT4_I2_2_O I2=L1_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1 I3=R1_LUT4_I3_34_O_LUT4_I2_1_O O=L1_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_33_O I1=R1_LUT4_I3_32_O I2=R1_LUT4_I3_31_O I3=R1_LUT4_I3_30_O O=L1_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L1_LUT4_I3_6_I2_LUT4_O_I0 I1=L1_LUT4_I3_6_I2_LUT4_O_I1 I2=L1_LUT4_I3_4_I2_LUT4_O_I1 I3=L1_LUT4_I3_16_I1 O=L1_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R1_LUT4_I3_34_O_LUT4_I2_2_O I1=L1_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1 I2=R1_LUT4_I3_34_O_LUT4_I2_1_O I3=L1_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 O=L1_LUT4_I3_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_33_O I1=R1_LUT4_I3_32_O I2=R1_LUT4_I3_31_O I3=R1_LUT4_I3_30_O O=L1_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_30_O I1=R1_LUT4_I3_32_O I2=R1_LUT4_I3_31_O I3=R1_LUT4_I3_33_O O=L1_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_10_I1_LUT4_I2_I1 I3=L1_LUT4_I3_4_I0_LUT4_O_I2 O=L1_LUT4_I3_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L1_LUT4_I3_7_I0 I1=L1_LUT4_I3_7_I1 I2=L1_LUT4_I3_7_I2 I3=L1(31) O=R2_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L1_LUT4_I3_7_I0_LUT4_O_I0 I1=L1_LUT4_I3_7_I0_LUT4_O_I1 I2=L1_LUT4_I3_7_I0_LUT4_O_I2 I3=L1_LUT4_I3_3_I1_LUT4_O_I3 O=L1_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=L1_LUT4_I3_3_I1_LUT4_O_I3 I1=L1_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1 I2=L1_LUT4_I3_3_I1_LUT4_O_I2 I3=L1_LUT4_I3_21_I2_LUT4_O_I2 O=L1_LUT4_I3_7_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_2_O I3=L1_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0 O=L1_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L1_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 I1=L1_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 I2=R1_LUT4_I3_40_O I3=R1_LUT4_I3_41_O O=L1_LUT4_I3_7_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=R1_LUT4_I3_41_O_LUT4_I2_O I1=L1_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_2_O I3=L1_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_39_O I1=R1_LUT4_I3_37_O I2=R1_LUT4_I3_36_O I3=R1_LUT4_I3_38_O O=L1_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_39_O I1=R1_LUT4_I3_38_O I2=R1_LUT4_I3_37_O I3=R1_LUT4_I3_36_O O=L1_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_7_I1_LUT4_O_I1 I2=L1_LUT4_I3_7_I1_LUT4_O_I2 I3=L1_LUT4_I3_7_I1_LUT4_O_I3 O=L1_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_2_O I1=L1_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_1_O I3=L1_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_38_O I1=R1_LUT4_I3_36_O I2=R1_LUT4_I3_37_O I3=R1_LUT4_I3_39_O O=L1_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_38_O I1=R1_LUT4_I3_39_O I2=R1_LUT4_I3_37_O I3=R1_LUT4_I3_36_O O=L1_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_41_O_LUT4_I2_O O=L1_LUT4_I3_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 I2=R1_LUT4_I3_40_O_LUT4_I2_2_O I3=L1_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_39_O I1=R1_LUT4_I3_38_O I2=R1_LUT4_I3_36_O I3=R1_LUT4_I3_37_O O=L1_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_38_O I1=R1_LUT4_I3_37_O I2=R1_LUT4_I3_39_O I3=R1_LUT4_I3_36_O O=L1_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0 I1=R1_LUT4_I3_41_O_LUT4_I2_O I2=L1_LUT4_I3_21_I1_LUT4_O_I1 I3=L1_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R1_LUT4_I3_39_O I1=R1_LUT4_I3_38_O I2=R1_LUT4_I3_37_O I3=R1_LUT4_I3_36_O O=L1_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_40_O_LUT4_I2_1_O O=L1_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 I2=R1_LUT4_I3_40_O_LUT4_I2_2_O I3=L1_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_7_I2 I2=L1_LUT4_I3_3_I2_LUT4_O_I2 I3=L1_LUT4_I3_21_I1_LUT4_O_I3 O=L1_LUT4_I3_21_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_7_I2_LUT4_O_I2 I3=L1_LUT4_I3_7_I2_LUT4_O_I3 O=L1_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_2_O I3=L1_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 I2=L1_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 I3=R1_LUT4_I3_41_O_LUT4_I2_O O=L1_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_40_O_LUT4_I2_O I1=L1_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_40_O_LUT4_I2_1_O O=L1_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_39_O I1=R1_LUT4_I3_38_O I2=R1_LUT4_I3_37_O I3=R1_LUT4_I3_36_O O=L1_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R1_LUT4_I3_41_O_LUT4_I2_O I1=L1_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I2=R1_LUT4_I3_40_O_LUT4_I2_1_O I3=L1_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_39_O I1=R1_LUT4_I3_38_O I2=R1_LUT4_I3_37_O I3=R1_LUT4_I3_36_O O=L1_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_8_I0 I1=L1_LUT4_I3_8_I1 I2=L1_LUT4_I3_8_I2 I3=L1(3) O=R2_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_15_I2 I2=L1_LUT4_I2_2_I3_LUT4_O_I1 I3=L1_LUT4_I2_2_I3_LUT4_O_I0 O=L1_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_8_I1_LUT4_O_I2 I3=L1_LUT4_I3_8_I1_LUT4_O_I3 O=L1_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R1_LUT4_I3_O_LUT4_I2_1_O I3=L1_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I3_O I1=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_O_LUT4_I2_1_O O=L1_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_5_O I1=R1_LUT4_I3_3_O I2=R1_LUT4_I3_4_O I3=R1_LUT4_I3_2_O O=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I3_O I1=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I2_2_O O=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_5_O I1=R1_LUT4_I3_4_O I2=R1_LUT4_I3_3_O I3=R1_LUT4_I3_2_O O=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_5_O I1=R1_LUT4_I3_4_O I2=R1_LUT4_I3_3_O I3=R1_LUT4_I3_2_O O=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L1_LUT4_I3_15_I2_LUT4_O_I0 I1=R1_LUT4_I3_O_LUT4_I2_1_O I2=R1_LUT4_I3_O_LUT4_I3_O I3=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_O_LUT4_I2_2_O O=L1_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_15_I1_LUT4_O_I2 O=L1_LUT4_I3_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I3_O I1=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_O_LUT4_I2_2_O I3=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I2_1_O O=L1_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_5_O I1=R1_LUT4_I3_4_O I2=R1_LUT4_I3_2_O I3=R1_LUT4_I3_3_O O=L1_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_8_I2_LUT4_O_I1 I2=L1_LUT4_I3_8_I2_LUT4_O_I2 I3=L1_LUT4_I3_8_I2_LUT4_O_I3 O=L1_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=L1_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I3_O O=L1_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_4_O I1=R1_LUT4_I3_3_O I2=R1_LUT4_I3_5_O I3=R1_LUT4_I3_2_O O=L1_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_2_O I1=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_O_LUT4_I2_1_O I3=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=L1_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_O_LUT4_I2_2_O I3=L1_LUT4_I3_15_I2_LUT4_O_I0 O=L1_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=R1_LUT4_I3_O_LUT4_I2_1_O O=L1_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_O_LUT4_I2_O I1=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=L1_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_O_LUT4_I3_O O=L1_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3 I2=L1_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2 I3=L1_LUT4_I3_15_I0_LUT4_O_I2 O=L1_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L1_LUT4_I3_9_I0 I1=L1_LUT4_I3_9_I1 I2=L1_LUT4_I3_9_I2 I3=L1(4) O=R2_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_9_I0_LUT4_O_I1 I2=L1_LUT4_I1_1_I2 I3=L1_LUT4_I3_9_I0_LUT4_O_I3 O=L1_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_28_O_LUT4_I2_1_O I3=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_26_O I1=R1_LUT4_I3_25_O I2=R1_LUT4_I3_27_O I3=R1_LUT4_I3_24_O O=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_27_O I1=R1_LUT4_I3_25_O I2=R1_LUT4_I3_24_O I3=R1_LUT4_I3_26_O O=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R1_LUT4_I3_29_O_LUT4_I2_O I1=L1_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R1_LUT4_I3_28_O_LUT4_I2_2_O O=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_27_O I1=R1_LUT4_I3_25_O I2=R1_LUT4_I3_26_O I3=R1_LUT4_I3_24_O O=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L1_LUT4_I3_17_I1_LUT4_O_I1 I1=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_9_I1_LUT4_O_I1 O=L1_LUT4_I3_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L1_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 I1=L1_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_29_O I3=R1_LUT4_I3_28_O O=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_28_O_LUT4_I2_1_O I3=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_26_O I1=R1_LUT4_I3_27_O I2=R1_LUT4_I3_25_O I3=R1_LUT4_I3_24_O O=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_24_O I1=R1_LUT4_I3_26_O I2=R1_LUT4_I3_25_O I3=R1_LUT4_I3_27_O O=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_9_I1_LUT4_O_I1 I2=L1_LUT4_I3_9_I1_LUT4_O_I2 I3=L1_LUT4_I3_9_I0_LUT4_O_I1 O=L1_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I1_1_I2_LUT4_O_I0 I3=R1_LUT4_I3_28_O_LUT4_I2_O O=L1_LUT4_I3_9_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I0 I3=R1_LUT4_I3_28_O_LUT4_I2_1_O O=L1_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_29_O_LUT4_I2_O I1=L1_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R1_LUT4_I3_28_O_LUT4_I2_2_O I3=L1_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 O=L1_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I3=L1_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 O=L1_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L1_LUT4_I3_9_I2_LUT4_O_I0 I1=L1_LUT4_I3_9_I2_LUT4_O_I1 I2=L1_LUT4_I3_9_I2_LUT4_O_I2 I3=L1_LUT4_I3_9_I2_LUT4_O_I3 O=L1_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=L1_LUT4_I3_24_I1_LUT4_O_I2 I1=L1_LUT4_I3_17_I2_LUT4_O_I2 I2=L1_LUT4_I3_9_I2_LUT4_O_I1 I3=L1_LUT4_I1_1_I3_LUT4_O_I3 O=L1_LUT4_I3_9_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I2 I3=L1_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3 O=L1_LUT4_I3_9_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I2=R1_LUT4_I3_28_O_LUT4_I2_2_O I3=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_29_O_LUT4_I2_O I1=L1_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_28_O_LUT4_I2_1_O O=L1_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_29_O_LUT4_I2_O I1=L1_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 I2=L1_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_28_O_LUT4_I2_2_O O=L1_LUT4_I3_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_27_O I1=R1_LUT4_I3_24_O I2=R1_LUT4_I3_25_O I3=R1_LUT4_I3_26_O O=L1_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_28_O_LUT4_I2_O I1=L1_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=L1_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 I3=R1_LUT4_I3_28_O_LUT4_I2_1_O O=L1_LUT4_I3_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_25_O I1=R1_LUT4_I3_24_O I2=R1_LUT4_I3_27_O I3=R1_LUT4_I3_26_O O=L1_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_27_O I1=R1_LUT4_I3_26_O I2=R1_LUT4_I3_25_O I3=R1_LUT4_I3_24_O O=L1_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L1_LUT4_I3_I0_LUT4_O_I0 I1=L1_LUT4_I3_I0_LUT4_O_I1 I2=L1_LUT4_I3_I0_LUT4_O_I2 I3=L1_LUT4_I3_23_I2 O=L1_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L1_LUT4_I3_I1_LUT4_O_I1 O=L1_LUT4_I3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_1_O I1=L1_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_23_O_LUT4_I2_O O=L1_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_21_O I1=R1_LUT4_I3_19_O I2=R1_LUT4_I3_20_O I3=R1_LUT4_I3_18_O O=L1_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_19_O I1=R1_LUT4_I3_18_O I2=R1_LUT4_I3_21_O I3=R1_LUT4_I3_20_O O=L1_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_2_I1_LUT4_O_I2 I2=L1_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 I3=R1_LUT4_I3_22_O_LUT4_I2_O O=L1_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_20_O I1=R1_LUT4_I3_21_O I2=R1_LUT4_I3_19_O I3=R1_LUT4_I3_18_O O=L1_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_I1_LUT4_O_I1 I2=L1_LUT4_I3_I1_LUT4_O_I2 I3=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 I3=L1_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 O=L1_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R1_LUT4_I3_22_O_LUT4_I2_O I3=L1_LUT4_I3_2_I1_LUT4_O_I2 O=L1_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_18_O I1=R1_LUT4_I3_20_O I2=R1_LUT4_I3_19_O I3=R1_LUT4_I3_21_O O=L1_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_1_O I1=L1_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 I2=R1_LUT4_I3_23_O_LUT4_I2_O I3=L1_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_I2_LUT4_O_I1 I2=L1_LUT4_I3_I2_LUT4_O_I2 I3=L1_LUT4_I3_I2_LUT4_O_I3 O=L1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_2_I1_LUT4_O_I1 I3=R1_LUT4_I3_22_O_LUT4_I2_1_O O=L1_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=R1_LUT4_I3_22_O_LUT4_I2_2_O O=L1_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_23_O_LUT4_I2_O I1=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=L1_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_22_O_LUT4_I2_O O=L1_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0 I1=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_2_I2_LUT4_O_I1 I3=L1_LUT4_I2_1_I3_LUT4_O_I3 O=L1_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=L1_LUT4_I3_2_I1_LUT4_O_I1 I2=R1_LUT4_I3_22_O I3=R1_LUT4_I3_23_O O=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 I2=R1_LUT4_I3_23_O_LUT4_I2_O I3=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=L1_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R1_LUT4_I3_22_O_LUT4_I2_O O=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O I2=R1_LUT4_I3_22_O_LUT4_I2_1_O I3=L1_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I0 O=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R1_LUT4_I3_21_O I1=R1_LUT4_I3_20_O I2=R1_LUT4_I3_19_O I3=R1_LUT4_I3_18_O O=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1 I2=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R1_LUT4_I3_22_O_LUT4_I2_O O=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_21_O I1=R1_LUT4_I3_20_O I2=R1_LUT4_I3_19_O I3=R1_LUT4_I3_18_O O=L1_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_2_O I1=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L1_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1 I3=R1_LUT4_I3_23_O_LUT4_I2_O O=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_20_O I1=R1_LUT4_I3_19_O I2=R1_LUT4_I3_21_O I3=R1_LUT4_I3_18_O O=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R1_LUT4_I3_22_O_LUT4_I2_1_O I1=L1_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I0 I2=R1_LUT4_I3_22_O_LUT4_I2_O I3=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R1_LUT4_I3_20_O I1=R1_LUT4_I3_19_O I2=R1_LUT4_I3_18_O I3=R1_LUT4_I3_21_O O=L1_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=L1(1) D=R0(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(2) D=R0(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(11) D=R0(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(12) D=R0(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(13) D=R0(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(14) D=R0(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(15) D=R0(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(16) D=R0(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(17) D=R0(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(18) D=R0(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(19) D=R0(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(20) D=R0(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(3) D=R0(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(21) D=R0(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(22) D=R0(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(23) D=R0(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(24) D=R0(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(25) D=R0(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(26) D=R0(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(27) D=R0(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(28) D=R0(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(29) D=R0(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(30) D=R0(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(4) D=R0(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(31) D=R0(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(32) D=R0(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(5) D=R0(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(6) D=R0(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(7) D=R0(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(8) D=R0(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(9) D=R0(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L1(10) D=R0(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:116.1-117.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L2(10) I2=L2_LUT4_I1_I2 I3=L2_LUT4_I1_I3 O=R3_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L2(11) I2=L2_LUT4_I1_1_I2 I3=L2_LUT4_I1_1_I3 O=R3_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L2_LUT4_I1_1_I2_LUT4_O_I0 I1=R2_LUT4_I3_28_O_LUT4_I2_2_O I2=L2_LUT4_I1_1_I2_LUT4_O_I2 I3=L2_LUT4_I1_1_I2_LUT4_O_I3 O=L2_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R2_LUT4_I3_27_O I1=R2_LUT4_I3_26_O I2=R2_LUT4_I3_25_O I3=R2_LUT4_I3_24_O O=L2_LUT4_I1_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_17_I1_LUT4_O_I2 O=L2_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_29_O_LUT4_I2_O I3=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_24_O I1=R2_LUT4_I3_26_O I2=R2_LUT4_I3_25_O I3=R2_LUT4_I3_27_O O=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_27_O I1=R2_LUT4_I3_26_O I2=R2_LUT4_I3_25_O I3=R2_LUT4_I3_24_O O=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_1_O I1=L2_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I1 I2=R2_LUT4_I3_28_O_LUT4_I2_2_O I3=L2_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 O=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_29_O_LUT4_I2_O I3=L2_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 O=L2_LUT4_I1_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I1 I2=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_28_O_LUT4_I2_1_O O=L2_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I1_1_I3_LUT4_O_I0 I1=L2_LUT4_I1_1_I3_LUT4_O_I1 I2=L2_LUT4_I1_1_I3_LUT4_O_I2 I3=L2_LUT4_I3_9_I2_LUT4_O_I1 O=L2_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I1_1_I2_LUT4_O_I0 I1=L2_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I1 I2=R2_LUT4_I3_29_O I3=R2_LUT4_I3_28_O O=L2_LUT4_I1_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R2_LUT4_I3_27_O I1=R2_LUT4_I3_26_O I2=R2_LUT4_I3_24_O I3=R2_LUT4_I3_25_O O=L2_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_28_O_LUT4_I2_2_O I3=L2_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_27_O I1=R2_LUT4_I3_26_O I2=R2_LUT4_I3_25_O I3=R2_LUT4_I3_24_O O=L2_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_26_O I1=R2_LUT4_I3_25_O I2=R2_LUT4_I3_27_O I3=R2_LUT4_I3_24_O O=L2_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L2_LUT4_I3_9_I2_LUT4_O_I2 I1=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_29_O_LUT4_I2_O O=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_1_O I1=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_28_O_LUT4_I2_2_O O=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R2_LUT4_I3_29_O_LUT4_I2_O I3=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_25_O I1=R2_LUT4_I3_24_O I2=R2_LUT4_I3_27_O I3=R2_LUT4_I3_26_O O=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_1_O I1=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R2_LUT4_I3_28_O_LUT4_I2_2_O O=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_27_O I1=R2_LUT4_I3_25_O I2=R2_LUT4_I3_26_O I3=R2_LUT4_I3_24_O O=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L2(1) I2=L2_LUT4_I1_2_I2 I3=L2_LUT4_I1_2_I3 O=R3_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=L2_LUT4_I1_2_I2_LUT4_O_I0 I1=L2_LUT4_I1_2_I2_LUT4_O_I1 I2=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O I3=L2_LUT4_I3_22_I1 O=L2_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2 I3=L2_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I3 O=L2_LUT4_I1_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_O I1=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_11_O_LUT4_I2_O I3=L2_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_8_O I1=R2_LUT4_I3_6_O I2=R2_LUT4_I3_7_O I3=R2_LUT4_I3_9_O O=L2_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_1_O I1=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_10_O_LUT4_I2_2_O O=L2_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I1_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_O I1=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_11_O_LUT4_I2_O O=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_7_O I1=R2_LUT4_I3_6_O I2=R2_LUT4_I3_9_O I3=R2_LUT4_I3_8_O O=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_9_O I1=R2_LUT4_I3_8_O I2=R2_LUT4_I3_6_O I3=R2_LUT4_I3_7_O O=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_1_O I1=L2_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 I2=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_10_O_LUT4_I2_2_O O=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L2_LUT4_I1_2_I3_LUT4_O_I2 I3=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_O O=L2_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_22_I2_LUT4_O_I2 I3=R2_LUT4_I3_10_O_LUT4_I2_1_O O=L2_LUT4_I1_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0 I3=R2_LUT4_I3_10_O_LUT4_I2_O O=L2_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_2_O I1=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R2_LUT4_I3_11_O_LUT4_I2_O I3=L2_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=L2_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2(21) I2=L2_LUT4_I1_3_I2 I3=L2_LUT4_I1_3_I3 O=R3_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_3_I2_LUT4_O_I1 I2=L2_LUT4_I1_3_I2_LUT4_O_I2 I3=L2_LUT4_I3_5_I2_LUT4_O_I0 O=L2_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_O I1=L2_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 I2=R2_LUT4_I3_16_O_LUT4_I2_2_O I3=L2_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I1_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_17_O_LUT4_I2_O I3=L2_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I1_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_17_O_LUT4_I2_O I1=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_16_O_LUT4_I2_2_O I3=L2_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_15_O I1=R2_LUT4_I3_14_O I2=R2_LUT4_I3_13_O I3=R2_LUT4_I3_12_O O=L2_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_15_O I1=R2_LUT4_I3_14_O I2=R2_LUT4_I3_13_O I3=R2_LUT4_I3_12_O O=L2_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_3_I3_LUT4_O_I1 I2=L2_LUT4_I2_1_I3_LUT4_O_I0 I3=L2_LUT4_I1_3_I3_LUT4_O_I3 O=L2_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I1_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I3 I2=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=R2_LUT4_I3_16_O_LUT4_I2_2_O O=L2_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_O I1=L2_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_17_O_LUT4_I2_O O=L2_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3 I3=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O O=L2_LUT4_I1_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=L2(30) I2=L2_LUT4_I1_4_I2 I3=L2_LUT4_I1_4_I3 O=R3_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_4_I2_LUT4_O_I1 I2=L2_LUT4_I1_4_I2_LUT4_O_I2 I3=R2_LUT4_I3_34_O_LUT4_I2_2_O O=L2_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_34_O_LUT4_I2_O I3=L2_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I1_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_32_O I1=R2_LUT4_I3_31_O I2=R2_LUT4_I3_30_O I3=R2_LUT4_I3_33_O O=L2_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_32_O I1=R2_LUT4_I3_33_O I2=R2_LUT4_I3_31_O I3=R2_LUT4_I3_30_O O=L2_LUT4_I1_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I3_15_I1 I1=L2_LUT4_I1_4_I3_LUT4_O_I1 I2=L2_LUT4_I1_4_I3_LUT4_O_I2 I3=L2_LUT4_I1_4_I3_LUT4_O_I3 O=L2_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_1_I2_LUT4_O_I2 O=L2_LUT4_I1_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_2_O I1=L2_LUT4_I3_15_I0_LUT4_O_I1_LUT4_O_I3 I2=R2_LUT4_I3_35_O_LUT4_I2_O I3=L2_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 O=L2_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_1_O I1=L2_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I2 I2=L2_LUT4_I3_20_I2_LUT4_O_I2_LUT4_I2_I1 I3=R2_LUT4_I3_34_O_LUT4_I2_O O=L2_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_15_I0_LUT4_O_I1 I3=L2_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I1_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I2 I1=R2_LUT4_I3_34_O_LUT4_I2_2_O I2=R2_LUT4_I3_35_O_LUT4_I2_O I3=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L2_LUT4_I1_I2_LUT4_O_I1 I2=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L2_LUT4_I1_I2_LUT4_O_I3 O=L2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L2_LUT4_I1_I2_LUT4_O_I1 I2=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_I2 I3=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O O=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_I2_LUT4_O_I1 I2=R2_LUT4_I3_10_O_LUT4_I2_2_O I3=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_10_O_LUT4_I2_1_O O=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_O I1=L2_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 I2=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_11_O_LUT4_I2_O O=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_22_I2_LUT4_O_I2 I3=R2_LUT4_I3_10_O_LUT4_I2_O O=L2_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_11_O_LUT4_I2_O O=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_1_O I1=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_10_O_LUT4_I2_2_O O=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_8_O I1=R2_LUT4_I3_9_O I2=R2_LUT4_I3_7_O I3=R2_LUT4_I3_6_O O=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_1_O I1=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_11_O_LUT4_I2_O O=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_9_O I1=R2_LUT4_I3_6_O I2=R2_LUT4_I3_7_O I3=R2_LUT4_I3_8_O O=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_8_O I1=R2_LUT4_I3_7_O I2=R2_LUT4_I3_6_O I3=R2_LUT4_I3_9_O O=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_O I1=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_10_O_LUT4_I2_2_O I3=L2_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 O=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_7_O I1=R2_LUT4_I3_8_O I2=R2_LUT4_I3_9_O I3=R2_LUT4_I3_6_O O=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I1_I3_LUT4_O_I0 I1=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_O I2=L2_LUT4_I1_I3_LUT4_O_I2 I3=L2_LUT4_I1_I3_LUT4_O_I3 O=L2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L2_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0 I1=L2_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 I2=R2_LUT4_I3_11_O I3=R2_LUT4_I3_10_O O=L2_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R2_LUT4_I3_9_O I1=R2_LUT4_I3_7_O I2=R2_LUT4_I3_8_O I3=R2_LUT4_I3_6_O O=L2_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_9_O I1=R2_LUT4_I3_8_O I2=R2_LUT4_I3_7_O I3=R2_LUT4_I3_6_O O=L2_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L2_LUT4_I1_2_I3_LUT4_O_I2 I1=L2_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_18_I1_LUT4_O_I2 I3=L2_LUT4_I1_I2_LUT4_O_I3 O=L2_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_22_I2_LUT4_O_I2 I3=R2_LUT4_I3_11_O_LUT4_I2_O O=L2_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_10_O_LUT4_I2_O O=L2_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_1_O I1=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_10_O_LUT4_I2_2_O I3=L2_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O I1=L2_LUT4_I3_22_I1_LUT4_O_I1 I2=L2_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I1_2_I2_LUT4_O_I0 O=L2_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_O I1=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_10_O_LUT4_I2_2_O O=L2_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_9_O I1=R2_LUT4_I3_8_O I2=R2_LUT4_I3_7_O I3=R2_LUT4_I3_6_O O=L2_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2(14) I3=L2_LUT4_I2_I3 O=R3_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2(15) I3=L2_LUT4_I2_1_I3 O=R3_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L2_LUT4_I2_1_I3_LUT4_O_I0 I1=L2_LUT4_I2_1_I3_LUT4_O_I1 I2=L2_LUT4_I2_1_I3_LUT4_O_I2 I3=L2_LUT4_I2_1_I3_LUT4_O_I3 O=L2_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 I3=L2_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 O=L2_LUT4_I2_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_16_O_LUT4_I2_O I3=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_17_O_LUT4_I2_O I1=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I0 I2=R2_LUT4_I3_16_O_LUT4_I2_2_O I3=L2_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_5_I0_LUT4_O_I0 I1=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I2=L2_LUT4_I3_5_I0_LUT4_O_I3 I3=L2_LUT4_I3_5_I0_LUT4_O_I1 O=L2_LUT4_I2_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2 I3=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O O=L2_LUT4_I2_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2(32) I3=L2_LUT4_I2_2_I3 O=R3_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=L2_LUT4_I2_2_I3_LUT4_O_I0 I1=L2_LUT4_I3_13_I1 I2=L2_LUT4_I2_2_I3_LUT4_O_I2 I3=L2_LUT4_I2_2_I3_LUT4_O_I3 O=L2_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1 I2=L2_LUT4_I3_2_I0_LUT4_O_I1 I3=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3 O=L2_LUT4_I2_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L2_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I0 I1=R2_LUT4_I3_46_O_LUT4_I2_1_O I2=R2_LUT4_I3_46_O_LUT4_I2_2_O I3=L2_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I0 I2=R2_LUT4_I3_46_O_LUT4_I2_O I3=L2_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_46_O_LUT4_I2_O I3=L2_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 O=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_46_O_LUT4_I2_1_O O=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 I2=R2_LUT4_I3_46_O_LUT4_I2_2_O I3=L2_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I2_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_46_O_LUT4_I2_2_O I1=L2_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3 I2=L2_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 I3=R2_LUT4_I3_46_O_LUT4_I2_1_O O=L2_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_46_O_LUT4_I2_O I3=L2_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_45_O I1=R2_LUT4_I3_44_O I2=R2_LUT4_I3_43_O I3=R2_LUT4_I3_42_O O=L2_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I2_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I0 I3=R2_LUT4_I3_46_O_LUT4_I2_1_O O=L2_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_46_O_LUT4_I2_2_O I1=L2_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0 I2=L2_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 I3=R2_LUT4_I3_46_O_LUT4_I2_O O=L2_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I2_I3_LUT4_O_I0 I1=L2_LUT4_I3_21_I1 I2=L2_LUT4_I2_I3_LUT4_O_I2 I3=L2_LUT4_I2_I3_LUT4_O_I3 O=L2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=L2_LUT4_I3_21_I1 I1=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1 I2=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L2_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 I3=R2_LUT4_I3_4_O_LUT4_I2_O O=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R2_LUT4_I3_4_O_LUT4_I2_1_O O=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_5_O_LUT4_I2_O I1=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=L2_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 I3=R2_LUT4_I3_4_O_LUT4_I2_2_O O=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_2_O I1=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_4_O_LUT4_I2_1_O I3=L2_LUT4_I3_21_I2_LUT4_I2_I1_LUT4_O_I2 O=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_3_O I1=R2_LUT4_I3_2_O I2=R2_LUT4_I3_1_O I3=R2_LUT4_I3_O O=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_5_O_LUT4_I2_O O=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_2_O I1=R2_LUT4_I3_3_O I2=R2_LUT4_I3_1_O I3=R2_LUT4_I3_O O=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0 I1=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_11_I1_LUT4_O_I2 O=L2_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R2_LUT4_I3_5_O_LUT4_I2_O I3=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 O=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_4_O_LUT4_I2_1_O O=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 I2=R2_LUT4_I3_4_O_LUT4_I2_2_O I3=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_2_O I1=L2_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_4_O_LUT4_I2_1_O I3=L2_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=L2_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 I3=R2_LUT4_I3_5_O_LUT4_I2_O O=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=R2_LUT4_I3_4_O_LUT4_I2_1_O I3=L2_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_5_O_LUT4_I2_O I1=L2_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_4_O_LUT4_I2_2_O I3=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 I1=R2_LUT4_I3_4_O_LUT4_I2_2_O I2=L2_LUT4_I3_8_I2_LUT4_O_I1 I3=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R2_LUT4_I3_3_O I1=R2_LUT4_I3_2_O I2=R2_LUT4_I3_1_O I3=R2_LUT4_I3_O O=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R2_LUT4_I3_4_O_LUT4_I2_1_O O=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_5_O_LUT4_I2_O O=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_O I1=R2_LUT4_I3_2_O I2=R2_LUT4_I3_1_O I3=R2_LUT4_I3_3_O O=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I3_I0 I1=L2_LUT4_I3_I1 I2=L2_LUT4_I3_I2 I3=L2(2) O=R3_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L2_LUT4_I3_1_I0 I1=L2_LUT4_I3_1_I1 I2=L2_LUT4_I3_1_I2 I3=L2(6) O=R3_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=L2_LUT4_I3_10_I0 I1=L2_LUT4_I3_10_I1 I2=L2_LUT4_I3_10_I2 I3=L2(5) O=R3_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L2_LUT4_I2_1_I3_LUT4_O_I0 I1=L2_LUT4_I1_3_I3_LUT4_O_I1 I2=L2_LUT4_I2_1_I3_LUT4_O_I1 I3=L2_LUT4_I3_10_I0_LUT4_O_I3 O=L2_LUT4_I3_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=L2_LUT4_I3_5_I0_LUT4_O_I3 I1=L2_LUT4_I3_5_I0_LUT4_O_I0 I2=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L2_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_10_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O O=L2_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L2_LUT4_I3_10_I1_LUT4_O_I0 I1=L2_LUT4_I3_5_I2_LUT4_O_I1 I2=L2_LUT4_I3_10_I1_LUT4_O_I2 I3=L2_LUT4_I3_10_I1_LUT4_O_I3 O=L2_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_10_I1_LUT4_O_I0_LUT4_O_I1 I2=L2_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 I3=R2_LUT4_I3_16_O_LUT4_I2_1_O O=L2_LUT4_I3_10_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_10_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 I3=R2_LUT4_I3_16_O_LUT4_I2_O O=L2_LUT4_I3_10_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_17_O_LUT4_I2_O I1=L2_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_16_O_LUT4_I2_2_O I3=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I3_10_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_17_O_LUT4_I2_O I1=L2_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_16_O_LUT4_I2_2_O O=L2_LUT4_I3_10_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_14_O I1=R2_LUT4_I3_12_O I2=R2_LUT4_I3_13_O I3=R2_LUT4_I3_15_O O=L2_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_16_O_LUT4_I2_O I3=L2_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_15_O I1=R2_LUT4_I3_13_O I2=R2_LUT4_I3_14_O I3=R2_LUT4_I3_12_O O=L2_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_14_O I1=R2_LUT4_I3_13_O I2=R2_LUT4_I3_12_O I3=R2_LUT4_I3_15_O O=L2_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_10_I2_LUT4_I3_I1 I2=L2_LUT4_I3_10_I1_LUT4_O_I0 I3=L2_LUT4_I3_10_I2 O=L2_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111100 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_10_I2_LUT4_O_I1 I2=R2_LUT4_I3_16_O_LUT4_I2_2_O I3=L2_LUT4_I3_10_I2_LUT4_O_I3 O=L2_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_16_O_LUT4_I2_O O=L2_LUT4_I3_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_I3 I2=R2_LUT4_I3_17_O_LUT4_I2_O I3=L2_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_10_I2_LUT4_O_I3 I2=R2_LUT4_I3_16_O_LUT4_I2_O I3=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_I3 O=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_15_O I1=R2_LUT4_I3_12_O I2=R2_LUT4_I3_13_O I3=R2_LUT4_I3_14_O O=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O I1=L2_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 I3=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 O=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R2_LUT4_I3_16_O_LUT4_I2_O I3=L2_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 O=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_17_O_LUT4_I2_O I1=L2_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_16_O_LUT4_I2_2_O I3=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_15_O I1=R2_LUT4_I3_14_O I2=R2_LUT4_I3_13_O I3=R2_LUT4_I3_12_O O=L2_LUT4_I3_10_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I3_8_I0 I1=L2_LUT4_I3_11_I1 I2=L2_LUT4_I3_11_I2 I3=L2(8) O=R3_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_11_I1_LUT4_O_I2 I3=L2_LUT4_I3_11_I1_LUT4_O_I3 O=L2_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L2_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 I3=R2_LUT4_I3_4_O_LUT4_I2_2_O O=L2_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_5_O_LUT4_I2_O I1=L2_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 I3=R2_LUT4_I3_4_O_LUT4_I2_1_O O=L2_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_2_O I1=R2_LUT4_I3_O I2=R2_LUT4_I3_1_O I3=R2_LUT4_I3_3_O O=L2_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2 O=L2_LUT4_I3_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 I2=R2_LUT4_I3_5_O_LUT4_I2_O I3=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_2_O I1=R2_LUT4_I3_1_O I2=R2_LUT4_I3_O I3=R2_LUT4_I3_3_O O=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_2_O I1=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R2_LUT4_I3_4_O_LUT4_I2_1_O I3=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_1_O I1=R2_LUT4_I3_O I2=R2_LUT4_I3_3_O I3=R2_LUT4_I3_2_O O=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_8_I2_LUT4_O_I1 I2=L2_LUT4_I3_21_I2 I3=L2_LUT4_I3_8_I2_LUT4_O_I2 O=L2_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L2_LUT4_I3_12_I0 I1=L2_LUT4_I3_12_I1 I2=L2_LUT4_I3_12_I2 I3=L2(9) O=R3_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_12_I0_LUT4_O_I1 I2=L2_LUT4_I3_19_I1_LUT4_O_I1 I3=L2_LUT4_I3_19_I1_LUT4_O_I2 O=L2_LUT4_I3_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_12_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R2_LUT4_I3_36_O_LUT4_I2_1_O I3=L2_LUT4_I3_19_I0_LUT4_O_I1_LUT4_O_I2 O=L2_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_2_O I1=L2_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 I2=R2_LUT4_I3_37_O_LUT4_I2_O I3=L2_LUT4_I3_19_I0_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_I2_O I1=L2_LUT4_I3_3_I0_LUT4_O_I3 I2=L2_LUT4_I3_19_I0_LUT4_O_I2 I3=L2_LUT4_I3_19_I0_LUT4_O_I1 O=L2_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_19_I2_LUT4_O_I2 I3=L2_LUT4_I3_3_I1_LUT4_O_I3 O=L2_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L2_LUT4_I3_13_I0 I1=L2_LUT4_I3_13_I1 I2=L2_LUT4_I3_13_I2 I3=L2(12) O=R3_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L2_LUT4_I3_13_I0_LUT4_O_I0 I1=L2_LUT4_I3_4_I1_LUT4_O_I3 I2=L2_LUT4_I3_2_I2 I3=L2_LUT4_I3_13_I0_LUT4_O_I3 O=L2_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1 I1=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I3 I2=L2_LUT4_I3_2_I0_LUT4_O_I1 I3=L2_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 O=L2_LUT4_I3_13_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_2_I2_LUT4_O_I2 I2=L2_LUT4_I3_2_I0_LUT4_O_I2 I3=L2_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R2_LUT4_I3_46_O_LUT4_I2_2_O O=L2_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_46_O_LUT4_I2_O I1=L2_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 I2=L2_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 I3=R2_LUT4_I3_46_O_LUT4_I2_1_O O=L2_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_13_I1_LUT4_O_I2 I3=L2_LUT4_I3_2_I1_LUT4_O_I2 O=L2_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 I2=R2_LUT4_I3_46_O_LUT4_I2_O I3=L2_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_13_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_45_O I1=R2_LUT4_I3_44_O I2=R2_LUT4_I3_43_O I3=R2_LUT4_I3_42_O O=L2_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_2_I1_LUT4_O_I0 I2=L2_LUT4_I3_13_I2 I3=L2_LUT4_I3_2_I1_LUT4_O_I2 O=L2_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_13_I2_LUT4_O_I1 I2=L2_LUT4_I3_13_I2_LUT4_O_I2 I3=L2_LUT4_I2_2_I3_LUT4_O_I3 O=L2_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_46_O_LUT4_I2_O I3=L2_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_44_O I1=R2_LUT4_I3_45_O I2=R2_LUT4_I3_43_O I3=R2_LUT4_I3_42_O O=L2_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_45_O I1=R2_LUT4_I3_43_O I2=R2_LUT4_I3_44_O I3=R2_LUT4_I3_42_O O=L2_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_46_O_LUT4_I2_2_O I1=L2_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 I2=L2_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_46_O_LUT4_I2_1_O O=L2_LUT4_I3_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_14_I0 I1=L2_LUT4_I3_14_I1 I2=L2_LUT4_I3_14_I2 I3=L2(13) O=R3_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=L2_LUT4_I3_I0_LUT4_O_I2 I1=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O I2=L2_LUT4_I3_I0_LUT4_O_I1 I3=L2_LUT4_I3_14_I0_LUT4_O_I3 O=L2_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_I1_LUT4_O_I1 I2=L2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L2_LUT4_I3_14_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L2_LUT4_I3_14_I2_LUT4_O_I3 I1=R2_LUT4_I3_22_O_LUT4_I2_2_O I2=L2_LUT4_I3_I2_LUT4_O_I2 I3=L2_LUT4_I3_14_I1_LUT4_O_I3 O=L2_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I3=R2_LUT4_I3_22_O_LUT4_I2_1_O O=L2_LUT4_I3_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_16_I2_LUT4_I3_I1_LUT4_O_I3 I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 O=L2_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_21_O I1=R2_LUT4_I3_18_O I2=R2_LUT4_I3_19_O I3=R2_LUT4_I3_20_O O=L2_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_14_I2_LUT4_O_I1 I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_14_I2_LUT4_O_I3 O=L2_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_22_O_LUT4_I2_1_O O=L2_LUT4_I3_14_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_16_I2_LUT4_I3_I2_LUT4_O_I1 I2=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=R2_LUT4_I3_22_O_LUT4_I2_2_O O=L2_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_21_O I1=R2_LUT4_I3_20_O I2=R2_LUT4_I3_19_O I3=R2_LUT4_I3_18_O O=L2_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_21_O I1=R2_LUT4_I3_20_O I2=R2_LUT4_I3_19_O I3=R2_LUT4_I3_18_O O=L2_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I3_15_I0 I1=L2_LUT4_I3_15_I1 I2=L2_LUT4_I3_15_I2 I3=L2(16) O=R3_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_15_I0_LUT4_O_I1 I2=L2_LUT4_I3_1_I1_LUT4_O_I1 I3=L2_LUT4_I3_1_I1_LUT4_O_I3 O=L2_LUT4_I3_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_1_O I1=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I2 I2=R2_LUT4_I3_34_O_LUT4_I2_O I3=L2_LUT4_I3_15_I0_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_15_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_30_O I1=R2_LUT4_I3_32_O I2=R2_LUT4_I3_31_O I3=R2_LUT4_I3_33_O O=L2_LUT4_I3_15_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_15_I1_LUT4_O_I2 I3=L2_LUT4_I3_1_I0_LUT4_O_I2 O=L2_LUT4_I3_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_15_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_1_O I1=L2_LUT4_I3_15_I0_LUT4_O_I1_LUT4_O_I3 I2=R2_LUT4_I3_34_O_LUT4_I2_O I3=L2_LUT4_I1_4_I2_LUT4_O_I2 O=L2_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_2_O I1=L2_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 I2=R2_LUT4_I3_35_O_LUT4_I2_O I3=L2_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_O I1=R2_LUT4_I3_34_O_LUT4_I2_1_O I2=L2_LUT4_I3_15_I2_LUT4_O_I2 I3=L2_LUT4_I3_15_I2_LUT4_O_I3 O=L2_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R2_LUT4_I3_35_O_LUT4_I2_O I1=L2_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_34_O_LUT4_I2_1_O I3=L2_LUT4_I3_15_I2_LUT4_O_I2 O=L2_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_33_O I1=R2_LUT4_I3_32_O I2=R2_LUT4_I3_31_O I3=R2_LUT4_I3_30_O O=L2_LUT4_I3_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_1_O I1=L2_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_34_O_LUT4_I2_O I3=L2_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_15_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_31_O I1=R2_LUT4_I3_30_O I2=R2_LUT4_I3_33_O I3=R2_LUT4_I3_32_O O=L2_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_33_O I1=R2_LUT4_I3_32_O I2=R2_LUT4_I3_30_O I3=R2_LUT4_I3_31_O O=L2_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L2_LUT4_I3_16_I0 I1=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O I2=L2_LUT4_I3_16_I2 I3=L2(18) O=R3_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_16_I0_LUT4_O_I1 I2=L2_LUT4_I3_14_I1 I3=L2_LUT4_I3_7_I0_LUT4_O_I3 O=L2_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_16_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_1_O I1=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_22_O_LUT4_I2_2_O I3=L2_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 O=L2_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I2=L2_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_23_O_LUT4_I2_O O=L2_LUT4_I3_16_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_16_I2_LUT4_I3_I1 I2=L2_LUT4_I3_16_I2_LUT4_I3_I2 I3=L2_LUT4_I3_16_I2 O=L2_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_16_I2_LUT4_I3_I1_LUT4_O_I3 O=L2_LUT4_I3_16_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_21_O I1=R2_LUT4_I3_20_O I2=R2_LUT4_I3_18_O I3=R2_LUT4_I3_19_O O=L2_LUT4_I3_16_I2_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_1_O I1=L2_LUT4_I3_16_I2_LUT4_I3_I2_LUT4_O_I1 I2=L2_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 I3=R2_LUT4_I3_22_O_LUT4_I2_2_O O=L2_LUT4_I3_16_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_20_O I1=R2_LUT4_I3_18_O I2=R2_LUT4_I3_19_O I3=R2_LUT4_I3_21_O O=L2_LUT4_I3_16_I2_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_16_I2_LUT4_O_I1 I2=L2_LUT4_I3_16_I2_LUT4_O_I2 I3=L2_LUT4_I3_I1_LUT4_O_I1 O=L2_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_1_O I1=L2_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_22_O_LUT4_I2_2_O I3=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I3_16_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_20_O I1=R2_LUT4_I3_19_O I2=R2_LUT4_I3_21_O I3=R2_LUT4_I3_18_O O=L2_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_19_O I1=R2_LUT4_I3_18_O I2=R2_LUT4_I3_21_O I3=R2_LUT4_I3_20_O O=L2_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3 I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_20_O I1=R2_LUT4_I3_21_O I2=R2_LUT4_I3_19_O I3=R2_LUT4_I3_18_O O=L2_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I3_9_I0 I1=L2_LUT4_I3_17_I1 I2=L2_LUT4_I3_17_I2 I3=L2(19) O=R3_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_17_I1_LUT4_O_I1 I2=L2_LUT4_I3_17_I1_LUT4_O_I2 I3=L2_LUT4_I3_9_I0_LUT4_O_I3 O=L2_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I1_1_I2_LUT4_O_I0 I3=R2_LUT4_I3_28_O_LUT4_I2_O O=L2_LUT4_I3_17_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_28_O_LUT4_I2_1_O O=L2_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_2_O I1=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R2_LUT4_I3_29_O_LUT4_I2_O I3=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_17_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_1_O I1=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_29_O_LUT4_I2_O I3=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R2_LUT4_I3_28_O_LUT4_I2_2_O I3=L2_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I3_17_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_9_I2_LUT4_O_I1 I2=L2_LUT4_I3_23_I1_LUT4_O_I2 I3=L2_LUT4_I3_17_I2_LUT4_O_I3 O=L2_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_17_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=R2_LUT4_I3_29_O_LUT4_I2_O I3=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_1_O I1=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_28_O_LUT4_I2_2_O O=L2_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_18_I0 I1=L2_LUT4_I3_18_I1 I2=L2_LUT4_I3_18_I2 I3=L2(20) O=R3_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_O O=L2_LUT4_I3_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_18_I1_LUT4_O_I2 I3=L2_LUT4_I1_2_I3_LUT4_O_I2 O=L2_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_18_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_O I1=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_10_O_LUT4_I2_2_O I3=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I1 I1=R2_LUT4_I3_10_O_LUT4_I2_1_O I2=R2_LUT4_I3_11_O_LUT4_I2_O I3=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I3=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_I3 O=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_O I1=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=L2_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0 I3=R2_LUT4_I3_10_O_LUT4_I2_2_O O=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_8_O I1=R2_LUT4_I3_7_O I2=R2_LUT4_I3_9_O I3=R2_LUT4_I3_6_O O=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_1_O I1=L2_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 I2=R2_LUT4_I3_11_O_LUT4_I2_O I3=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_2_I2_LUT4_O_I1 I2=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O I3=L2_LUT4_I3_22_I2 O=L2_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L2_LUT4_I3_19_I0 I1=L2_LUT4_I3_19_I1 I2=L2_LUT4_I3_19_I2 I3=L2(23) O=R3_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_19_I0_LUT4_O_I1 I2=L2_LUT4_I3_19_I0_LUT4_O_I2 I3=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_I2_O O=L2_LUT4_I3_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_1_O I1=L2_LUT4_I3_19_I0_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_19_I0_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_37_O_LUT4_I2_O O=L2_LUT4_I3_19_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_39_O I1=R2_LUT4_I3_38_O I2=R2_LUT4_I3_41_O I3=R2_LUT4_I3_40_O O=L2_LUT4_I3_19_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_38_O I1=R2_LUT4_I3_40_O I2=R2_LUT4_I3_39_O I3=R2_LUT4_I3_41_O O=L2_LUT4_I3_19_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_36_O_LUT4_I2_2_O O=L2_LUT4_I3_19_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_40_O I1=R2_LUT4_I3_39_O I2=R2_LUT4_I3_38_O I3=R2_LUT4_I3_41_O O=L2_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_39_O I1=R2_LUT4_I3_40_O I2=R2_LUT4_I3_41_O I3=R2_LUT4_I3_38_O O=L2_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I3_6_I1 I1=L2_LUT4_I3_19_I1_LUT4_O_I1 I2=L2_LUT4_I3_19_I1_LUT4_O_I2 I3=L2_LUT4_I3_19_I1_LUT4_O_I3 O=L2_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_19_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I2=L2_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I0 I3=R2_LUT4_I3_36_O_LUT4_I2_2_O O=L2_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_1_O I1=L2_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 I2=R2_LUT4_I3_37_O_LUT4_I2_O I3=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_36_O_LUT4_I2_1_O I3=L2_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_19_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_36_O_LUT4_I2_O O=L2_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L2_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I1=R2_LUT4_I3_37_O_LUT4_I2_O I2=R2_LUT4_I3_36_O_LUT4_I2_2_O I3=L2_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_41_O I1=R2_LUT4_I3_40_O I2=R2_LUT4_I3_39_O I3=R2_LUT4_I3_38_O O=L2_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_19_I2_LUT4_O_I2 I3=L2_LUT4_I3_3_I1_LUT4_O_I2 O=L2_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_1_O I1=L2_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_37_O_LUT4_I2_O I3=L2_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_19_I0_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_19_I0_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_36_O_LUT4_I2_2_O O=L2_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_1_I0_LUT4_O_I0 I1=L2_LUT4_I1_4_I2 I2=L2_LUT4_I3_1_I0_LUT4_O_I2 I3=L2_LUT4_I3_1_I0_LUT4_O_I3 O=L2_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=L2_LUT4_I1_4_I2_LUT4_O_I2 I1=R2_LUT4_I3_35_O_LUT4_I2_O I2=L2_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I2 I3=L2_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I3 O=L2_LUT4_I3_1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L2_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I3 I1=L2_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 I2=R2_LUT4_I3_34_O_LUT4_I2_1_O I3=L2_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_34_O_LUT4_I2_2_O O=L2_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_35_O_LUT4_I2_O I1=R2_LUT4_I3_34_O_LUT4_I2_2_O I2=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I2 I1=R2_LUT4_I3_35_O_LUT4_I2_O I2=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_34_O_LUT4_I2_O O=L2_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_33_O I1=R2_LUT4_I3_32_O I2=R2_LUT4_I3_31_O I3=R2_LUT4_I3_30_O O=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_2_O I1=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_35_O_LUT4_I2_O I3=L2_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_33_O I1=R2_LUT4_I3_32_O I2=R2_LUT4_I3_31_O I3=R2_LUT4_I3_30_O O=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_35_O_LUT4_I2_O I1=R2_LUT4_I3_34_O_LUT4_I2_2_O I2=L2_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_2_O I1=L2_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 I2=R2_LUT4_I3_34_O_LUT4_I2_1_O I3=L2_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I2 O=L2_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=R2_LUT4_I3_32_O I1=R2_LUT4_I3_30_O I2=R2_LUT4_I3_31_O I3=R2_LUT4_I3_33_O O=L2_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_1_O I1=L2_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 I2=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_34_O_LUT4_I2_O O=L2_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_1_I1_LUT4_O_I1 I2=L2_LUT4_I3_1_I1_LUT4_O_I2 I3=L2_LUT4_I3_1_I1_LUT4_O_I3 O=L2_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I0 I1=R2_LUT4_I3_34_O_LUT4_I2_O I2=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R2_LUT4_I3_33_O I1=R2_LUT4_I3_31_O I2=R2_LUT4_I3_30_O I3=R2_LUT4_I3_32_O O=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_32_O I1=R2_LUT4_I3_31_O I2=R2_LUT4_I3_33_O I3=R2_LUT4_I3_30_O O=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_35_O_LUT4_I2_O I1=L2_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 I2=L2_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_34_O_LUT4_I2_1_O O=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_35_O_LUT4_I2_O I1=R2_LUT4_I3_34_O_LUT4_I2_2_O I2=L2_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R2_LUT4_I3_33_O I1=R2_LUT4_I3_32_O I2=R2_LUT4_I3_31_O I3=R2_LUT4_I3_30_O O=L2_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_2_O I1=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I0 I2=R2_LUT4_I3_35_O_LUT4_I2_O I3=L2_LUT4_I3_20_I2_LUT4_O_I2_LUT4_I2_I1 O=L2_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_1_I2_LUT4_O_I3 I2=L2_LUT4_I3_20_I1_LUT4_O_I2 I3=L2_LUT4_I1_4_I3_LUT4_O_I2 O=L2_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I1_4_I3_LUT4_O_I3 I2=L2_LUT4_I3_1_I2_LUT4_O_I2 I3=L2_LUT4_I3_1_I2_LUT4_O_I3 O=L2_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_35_O_LUT4_I2_O I1=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I2 I2=R2_LUT4_I3_34_O_LUT4_I2_1_O I3=L2_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_2_O I1=L2_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_34_O_LUT4_I2_O I3=L2_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I1_4_I2_LUT4_O_I2 I3=R2_LUT4_I3_34_O_LUT4_I2_1_O O=L2_LUT4_I3_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_20_I2_LUT4_O_I2_LUT4_I2_O I2=L2_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_34_O_LUT4_I2_O O=L2_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L2_LUT4_I3_2_I0 I1=L2_LUT4_I3_2_I1 I2=L2_LUT4_I3_2_I2 I3=L2(7) O=R3_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L2_LUT4_I3_20_I0 I1=L2_LUT4_I3_20_I1 I2=L2_LUT4_I3_20_I2 I3=L2(24) O=R3_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_15_I1_LUT4_O_I2 I2=L2_LUT4_I3_20_I0_LUT4_O_I2 I3=L2_LUT4_I3_1_I0_LUT4_O_I3 O=L2_LUT4_I3_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I3 I2=R2_LUT4_I3_34_O_LUT4_I2_1_O I3=L2_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_20_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_33_O I1=R2_LUT4_I3_32_O I2=R2_LUT4_I3_31_O I3=R2_LUT4_I3_30_O O=L2_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I1_4_I3_LUT4_O_I2 I1=L2_LUT4_I1_4_I2 I2=L2_LUT4_I3_20_I1_LUT4_O_I2 I3=L2_LUT4_I3_15_I2 O=L2_LUT4_I3_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_20_I1_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_34_O_LUT4_I2_O I3=L2_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_20_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_1_I1_LUT4_O_I2 I3=L2_LUT4_I3_20_I2 O=L2_LUT4_I1_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_35_O_LUT4_I2_O I1=R2_LUT4_I3_34_O_LUT4_I2_2_O I2=L2_LUT4_I3_20_I2_LUT4_O_I2 I3=L2_LUT4_I3_20_I2_LUT4_O_I3 O=L2_LUT4_I3_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_2_O I1=L2_LUT4_I3_20_I2_LUT4_O_I2_LUT4_I2_I1 I2=L2_LUT4_I3_20_I2_LUT4_O_I2 I3=R2_LUT4_I3_35_O_LUT4_I2_O O=L2_LUT4_I3_20_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_20_I2_LUT4_O_I2_LUT4_I2_1_I1 I2=L2_LUT4_I3_20_I2_LUT4_O_I2 I3=R2_LUT4_I3_34_O_LUT4_I2_2_O O=L2_LUT4_I3_20_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_35_O_LUT4_I2_O I1=L2_LUT4_I3_15_I0_LUT4_O_I1_LUT4_O_I3 I2=R2_LUT4_I3_34_O_LUT4_I2_1_O I3=L2_LUT4_I3_20_I2_LUT4_O_I2_LUT4_I2_I1 O=L2_LUT4_I3_20_I2_LUT4_O_I2_LUT4_I2_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_33_O I1=R2_LUT4_I3_30_O I2=R2_LUT4_I3_31_O I3=R2_LUT4_I3_32_O O=L2_LUT4_I3_20_I2_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_33_O I1=R2_LUT4_I3_31_O I2=R2_LUT4_I3_32_O I3=R2_LUT4_I3_30_O O=L2_LUT4_I3_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_34_O_LUT4_I2_2_O I1=L2_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I0 I3=R2_LUT4_I3_35_O_LUT4_I2_O O=L2_LUT4_I3_20_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_31_O I1=R2_LUT4_I3_32_O I2=R2_LUT4_I3_33_O I3=R2_LUT4_I3_30_O O=L2_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I3_21_I0 I1=L2_LUT4_I3_21_I1 I2=L2_LUT4_I3_21_I2 I3=L2(25) O=R3_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L2_LUT4_I3_8_I1_LUT4_O_I3 I1=L2_LUT4_I3_21_I0_LUT4_O_I1 I2=L2_LUT4_I2_I3_LUT4_O_I0 I3=L2_LUT4_I3_8_I0_LUT4_O_I2 O=L2_LUT4_I3_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_11_I1_LUT4_O_I3 I3=L2_LUT4_I3_8_I1_LUT4_O_I2 O=L2_LUT4_I3_21_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_21_I1_LUT4_O_I1 I2=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 I3=R2_LUT4_I3_4_O_LUT4_I2_O O=L2_LUT4_I3_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 I3=R2_LUT4_I3_5_O_LUT4_I2_O O=L2_LUT4_I3_21_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_2_O I1=L2_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_4_O_LUT4_I2_1_O I3=L2_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=L2_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_21_I2_LUT4_I2_I1 I2=L2_LUT4_I3_21_I2 I3=L2_LUT4_I3_8_I2_LUT4_O_I2 O=L2_LUT4_I3_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L2_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 I1=R2_LUT4_I3_4_O_LUT4_I2_2_O I2=L2_LUT4_I3_21_I2_LUT4_I2_I1_LUT4_O_I2 I3=L2_LUT4_I3_21_I2_LUT4_I2_I1_LUT4_O_I3 O=L2_LUT4_I3_21_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R2_LUT4_I3_3_O I1=R2_LUT4_I3_1_O I2=R2_LUT4_I3_2_O I3=R2_LUT4_I3_O O=L2_LUT4_I3_21_I2_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_5_O_LUT4_I2_O I3=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I3_21_I2_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_21_I2_LUT4_O_I2 I3=L2_LUT4_I3_21_I2_LUT4_O_I3 O=L2_LUT4_I3_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_2_O I1=L2_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_4_O_LUT4_I2_1_O I3=L2_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_21_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_1_O I1=R2_LUT4_I3_2_O I2=R2_LUT4_I3_3_O I3=R2_LUT4_I3_O O=L2_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_3_O I1=R2_LUT4_I3_O I2=R2_LUT4_I3_1_O I3=R2_LUT4_I3_2_O O=L2_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_5_O_LUT4_I2_O I3=L2_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_21_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_3_O I1=R2_LUT4_I3_2_O I2=R2_LUT4_I3_1_O I3=R2_LUT4_I3_O O=L2_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_3_O I1=R2_LUT4_I3_2_O I2=R2_LUT4_I3_O I3=R2_LUT4_I3_1_O O=L2_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L2_LUT4_I3_22_I0 I1=L2_LUT4_I3_22_I1 I2=L2_LUT4_I3_22_I2 I3=L2(26) O=R3_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_I1_O I1=L2_LUT4_I1_I3_LUT4_O_I2 I2=L2_LUT4_I3_22_I0_LUT4_O_I2 I3=L2_LUT4_I3_18_I1 O=L2_LUT4_I3_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O O=L2_LUT4_I3_22_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_22_I1_LUT4_O_I1 I2=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O I3=L2_LUT4_I3_22_I1_LUT4_O_I3 O=L2_LUT4_I3_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_22_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_O I1=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0 I2=L2_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_10_O_LUT4_I2_2_O O=L2_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_1_O I1=L2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R2_LUT4_I3_11_O_LUT4_I2_O I3=L2_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 O=L2_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0 I1=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_11_O_LUT4_I2_O I3=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_22_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_1_O I1=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0 I2=R2_LUT4_I3_10_O_LUT4_I2_2_O I3=L2_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 O=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O O=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_6_O I1=R2_LUT4_I3_8_O I2=R2_LUT4_I3_7_O I3=R2_LUT4_I3_9_O O=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_9_O I1=R2_LUT4_I3_8_O I2=R2_LUT4_I3_7_O I3=R2_LUT4_I3_6_O O=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_O I1=L2_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R2_LUT4_I3_10_O_LUT4_I2_1_O O=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_2_O I1=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R2_LUT4_I3_11_O_LUT4_I2_O I3=L2_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0 O=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=L2_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=R2_LUT4_I3_10_O_LUT4_I2_1_O O=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O I2=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_10_O_LUT4_I2_O O=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_O I1=L2_LUT4_I1_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R2_LUT4_I3_11_O_LUT4_I2_O O=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_9_O I1=R2_LUT4_I3_8_O I2=R2_LUT4_I3_7_O I3=R2_LUT4_I3_6_O O=L2_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_22_I2_LUT4_O_I1 I2=L2_LUT4_I3_22_I2_LUT4_O_I2 I3=R2_LUT4_I3_10_O_LUT4_I2_2_O O=L2_LUT4_I3_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_10_O_LUT4_I2_O O=L2_LUT4_I3_22_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_10_O_LUT4_I2_1_O I1=L2_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_11_O_LUT4_I2_O I3=L2_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_9_O I1=R2_LUT4_I3_7_O I2=R2_LUT4_I3_6_O I3=R2_LUT4_I3_8_O O=L2_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_9_O I1=R2_LUT4_I3_8_O I2=R2_LUT4_I3_7_O I3=R2_LUT4_I3_6_O O=L2_LUT4_I3_22_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I3_9_I0 I1=L2_LUT4_I3_23_I1 I2=L2_LUT4_I3_23_I2 I3=L2(29) O=R3_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_23_I1_LUT4_O_I2 I3=L2_LUT4_I1_1_I3_LUT4_O_I2 O=L2_LUT4_I3_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 I3=R2_LUT4_I3_29_O_LUT4_I2_O O=L2_LUT4_I3_23_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R2_LUT4_I3_29_O I3=R2_LUT4_I3_28_O O=L2_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I1_1_I2_LUT4_O_I2 I3=L2_LUT4_I3_17_I1_LUT4_O_I1 O=L2_LUT4_I3_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L2_LUT4_I3_2_I0_LUT4_O_I0 I1=L2_LUT4_I3_2_I0_LUT4_O_I1 I2=L2_LUT4_I3_2_I0_LUT4_O_I2 I3=L2_LUT4_I3_2_I0_LUT4_O_I3 O=L2_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I0 I1=L2_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 I2=R2_LUT4_I3_47_O I3=R2_LUT4_I3_46_O O=L2_LUT4_I3_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=R2_LUT4_I3_43_O I1=R2_LUT4_I3_44_O I2=R2_LUT4_I3_45_O I3=R2_LUT4_I3_42_O O=L2_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_42_O I1=R2_LUT4_I3_44_O I2=R2_LUT4_I3_43_O I3=R2_LUT4_I3_45_O O=L2_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I0 I2=R2_LUT4_I3_46_O_LUT4_I2_2_O I3=L2_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 O=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_46_O_LUT4_I2_O I1=L2_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I2 I2=R2_LUT4_I3_46_O_LUT4_I2_1_O I3=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_45_O I1=R2_LUT4_I3_43_O I2=R2_LUT4_I3_42_O I3=R2_LUT4_I3_44_O O=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=L2_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_46_O_LUT4_I2_2_O I3=R2_LUT4_I3_46_O_LUT4_I2_1_O O=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_46_O_LUT4_I2_2_O I1=L2_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 I2=L2_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_46_O_LUT4_I2_1_O O=L2_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 I2=L2_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_46_O_LUT4_I2_O O=L2_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_46_O_LUT4_I2_O I3=L2_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I0 O=L2_LUT4_I3_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_45_O I1=R2_LUT4_I3_42_O I2=R2_LUT4_I3_43_O I3=R2_LUT4_I3_44_O O=L2_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L2_LUT4_I3_2_I1_LUT4_O_I0 I1=L2_LUT4_I3_13_I2 I2=L2_LUT4_I3_2_I1_LUT4_O_I2 I3=L2_LUT4_I3_2_I1_LUT4_O_I3 O=L2_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_2_I1_LUT4_O_I3 I3=L2_LUT4_I2_2_I3_LUT4_O_I2 O=L2_LUT4_I3_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_46_O_LUT4_I2_2_O I1=L2_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R2_LUT4_I3_44_O I1=R2_LUT4_I3_43_O I2=R2_LUT4_I3_45_O I3=R2_LUT4_I3_42_O O=L2_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0 I2=L2_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I0 I3=R2_LUT4_I3_46_O_LUT4_I2_O O=L2_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_46_O_LUT4_I2_2_O I1=L2_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 I2=L2_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 I3=R2_LUT4_I3_46_O_LUT4_I2_O O=L2_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_47_O_LUT4_I2_O I1=L2_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 I2=R2_LUT4_I3_46_O_LUT4_I2_1_O I3=L2_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_2_I2_LUT4_O_I1 I2=L2_LUT4_I3_2_I2_LUT4_O_I2 I3=R2_LUT4_I3_46_O_LUT4_I2_2_O O=L2_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_47_O_LUT4_I2_O O=L2_LUT4_I3_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_46_O_LUT4_I2_O I1=L2_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_46_O_LUT4_I2_1_O I3=L2_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0 O=L2_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_45_O I1=R2_LUT4_I3_44_O I2=R2_LUT4_I3_43_O I3=R2_LUT4_I3_42_O O=L2_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R2_LUT4_I3_45_O I1=R2_LUT4_I3_44_O I2=R2_LUT4_I3_43_O I3=R2_LUT4_I3_42_O O=L2_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I3_3_I0 I1=L2_LUT4_I3_3_I1 I2=L2_LUT4_I3_3_I2 I3=L2(17) O=R3_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_I2_O I1=L2_LUT4_I3_3_I0_LUT4_O_I1 I2=L2_LUT4_I3_3_I0_LUT4_O_I2 I3=L2_LUT4_I3_3_I0_LUT4_O_I3 O=L2_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L2_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I0 I1=L2_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_37_O I3=R2_LUT4_I3_36_O O=L2_LUT4_I3_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R2_LUT4_I3_41_O I1=R2_LUT4_I3_39_O I2=R2_LUT4_I3_40_O I3=R2_LUT4_I3_38_O O=L2_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_37_O_LUT4_I2_O I3=L2_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 I2=R2_LUT4_I3_36_O_LUT4_I2_1_O I3=L2_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_2_O I1=L2_LUT4_I3_19_I0_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_37_O_LUT4_I2_O O=L2_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_3_I1_LUT4_O_I2 I3=L2_LUT4_I3_3_I1_LUT4_O_I3 O=L2_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L2_LUT4_I3_3_I1_LUT4_O_I3 I1=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_I2_I1 I2=L2_LUT4_I3_3_I1_LUT4_O_I2 I3=L2_LUT4_I3_19_I2_LUT4_O_I2 O=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=R2_LUT4_I3_36_O_LUT4_I2_2_O I3=L2_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_1_O I1=L2_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 I2=L2_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I3=R2_LUT4_I3_37_O_LUT4_I2_O O=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_36_O_LUT4_I2_2_O I3=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_41_O I1=R2_LUT4_I3_38_O I2=R2_LUT4_I3_39_O I3=R2_LUT4_I3_40_O O=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 I3=R2_LUT4_I3_36_O_LUT4_I2_O O=L2_LUT4_I3_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_36_O_LUT4_I2_1_O I3=L2_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L2_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 I1=R2_LUT4_I3_36_O_LUT4_I2_2_O I2=R2_LUT4_I3_37_O_LUT4_I2_O I3=L2_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I0 O=L2_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_3_I2_LUT4_O_I2 I3=L2_LUT4_I3_6_I1_LUT4_O_I3 O=L2_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_37_O_LUT4_I2_O I1=L2_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_12_I0_LUT4_O_I1 O=L2_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_36_O_LUT4_I2_1_O O=L2_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L2_LUT4_I3_4_I0 I1=L2_LUT4_I3_4_I1 I2=L2_LUT4_I3_4_I2 I3=L2(22) O=R3_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_4_I0_LUT4_O_I1 I2=L2_LUT4_I3_4_I0_LUT4_O_I2 I3=L2_LUT4_I3_4_I0_LUT4_O_I3 O=L2_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_46_O_LUT4_I2_2_O I1=L2_LUT4_I3_2_I2_LUT4_O_I1_LUT4_O_I2 I2=R2_LUT4_I3_46_O_LUT4_I2_1_O I3=L2_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_44_O I1=R2_LUT4_I3_42_O I2=R2_LUT4_I3_43_O I3=R2_LUT4_I3_45_O O=L2_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1 O=L2_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L2_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0 I1=L2_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_47_O I3=R2_LUT4_I3_46_O O=L2_LUT4_I3_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R2_LUT4_I3_45_O I1=R2_LUT4_I3_44_O I2=R2_LUT4_I3_42_O I3=R2_LUT4_I3_43_O O=L2_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_44_O I1=R2_LUT4_I3_43_O I2=R2_LUT4_I3_42_O I3=R2_LUT4_I3_45_O O=L2_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_2_I2 I3=L2_LUT4_I3_4_I1_LUT4_O_I3 O=L2_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_4_I2_LUT4_O_I2 I3=L2_LUT4_I2_2_I3_LUT4_O_I3 O=L2_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_4_I2_LUT4_O_I2 I2=L2_LUT4_I3_2_I2_LUT4_O_I2 I3=R2_LUT4_I3_46_O_LUT4_I2_1_O O=L2_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L2_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I0 I1=R2_LUT4_I3_46_O_LUT4_I2_2_O I2=R2_LUT4_I3_46_O_LUT4_I2_1_O I3=L2_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_43_O I1=R2_LUT4_I3_42_O I2=R2_LUT4_I3_45_O I3=R2_LUT4_I3_44_O O=L2_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_45_O I1=R2_LUT4_I3_44_O I2=R2_LUT4_I3_43_O I3=R2_LUT4_I3_42_O O=L2_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L2_LUT4_I3_5_I0 I1=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I2=L2_LUT4_I3_5_I2 I3=L2(27) O=R3_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=L2_LUT4_I3_5_I0_LUT4_O_I0 I1=L2_LUT4_I3_5_I0_LUT4_O_I1 I2=L2_LUT4_I1_3_I3_LUT4_O_I1 I3=L2_LUT4_I3_5_I0_LUT4_O_I3 O=L2_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2 I3=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3 O=L2_LUT4_I3_5_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I0 I2=R2_LUT4_I3_16_O_LUT4_I2_O I3=L2_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 O=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_17_O_LUT4_I2_O I1=L2_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_16_O_LUT4_I2_2_O I3=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=R2_LUT4_I3_16_O_LUT4_I2_O O=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_17_O_LUT4_I2_O I1=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_16_O_LUT4_I2_2_O I3=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I0 O=L2_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I0 I1=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_16_O_LUT4_I2_O I3=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_5_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R2_LUT4_I3_12_O I1=R2_LUT4_I3_14_O I2=R2_LUT4_I3_13_O I3=R2_LUT4_I3_15_O O=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_14_O I1=R2_LUT4_I3_13_O I2=R2_LUT4_I3_15_O I3=R2_LUT4_I3_12_O O=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L2_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 I1=R2_LUT4_I3_16_O_LUT4_I2_2_O I2=R2_LUT4_I3_17_O_LUT4_I2_O I3=L2_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_5_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_5_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_O I1=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_16_O_LUT4_I2_2_O I3=L2_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_13_O I1=R2_LUT4_I3_14_O I2=R2_LUT4_I3_15_O I3=R2_LUT4_I3_12_O O=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_17_O_LUT4_I2_O I3=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_14_O I1=R2_LUT4_I3_15_O I2=R2_LUT4_I3_13_O I3=R2_LUT4_I3_12_O O=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_13_O I1=R2_LUT4_I3_12_O I2=R2_LUT4_I3_15_O I3=R2_LUT4_I3_14_O O=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L2_LUT4_I3_5_I2_LUT4_O_I0 I1=L2_LUT4_I3_5_I2_LUT4_O_I1 I2=L2_LUT4_I3_5_I2_LUT4_O_I2 I3=L2_LUT4_I3_5_I2_LUT4_O_I3 O=L2_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I3_10_I2_LUT4_O_I3 I1=R2_LUT4_I3_16_O_LUT4_I2_O I2=L2_LUT4_I3_10_I1_LUT4_O_I0 I3=L2_LUT4_I3_5_I2_LUT4_O_I0_LUT4_O_I3 O=L2_LUT4_I3_5_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 I3=R2_LUT4_I3_16_O_LUT4_I2_2_O O=L2_LUT4_I3_5_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_17_O_LUT4_I2_O I3=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_I3 O=L2_LUT4_I3_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I2=R2_LUT4_I3_16_O_LUT4_I2_2_O I3=L2_LUT4_I3_10_I2_LUT4_O_I3_LUT4_I1_I3 O=L2_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_O I1=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_17_O_LUT4_I2_O I3=L2_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_5_I2_LUT4_O_I2 I1=L2_LUT4_I3_5_I2_LUT4_O_I3 I2=L2_LUT4_I1_3_I2_LUT4_O_I2 I3=L2_LUT4_I1_3_I2_LUT4_O_I1 O=L2_LUT4_I3_10_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_O I1=L2_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_16_O_LUT4_I2_2_O O=L2_LUT4_I3_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_15_O I1=R2_LUT4_I3_14_O I2=R2_LUT4_I3_13_O I3=R2_LUT4_I3_12_O O=L2_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_15_O I1=R2_LUT4_I3_14_O I2=R2_LUT4_I3_12_O I3=R2_LUT4_I3_13_O O=L2_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_16_O_LUT4_I2_1_O I1=L2_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_17_O_LUT4_I2_O I3=L2_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_15_O I1=R2_LUT4_I3_13_O I2=R2_LUT4_I3_12_O I3=R2_LUT4_I3_14_O O=L2_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_15_O I1=R2_LUT4_I3_14_O I2=R2_LUT4_I3_13_O I3=R2_LUT4_I3_12_O O=L2_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I3_6_I0 I1=L2_LUT4_I3_6_I1 I2=L2_LUT4_I3_6_I2 I3=L2(31) O=R3_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L2_LUT4_I3_3_I1_LUT4_O_I2_LUT4_I2_O I1=L2_LUT4_I3_6_I0_LUT4_O_I1 I2=L2_LUT4_I3_6_I0_LUT4_O_I2 I3=L2_LUT4_I3_3_I1_LUT4_O_I3 O=L2_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=L2_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 I1=L2_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_37_O I3=R2_LUT4_I3_36_O O=L2_LUT4_I3_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R2_LUT4_I3_41_O I1=R2_LUT4_I3_40_O I2=R2_LUT4_I3_39_O I3=R2_LUT4_I3_38_O O=L2_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_37_O_LUT4_I2_O I3=L2_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_40_O I1=R2_LUT4_I3_41_O I2=R2_LUT4_I3_39_O I3=R2_LUT4_I3_38_O O=L2_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_41_O I1=R2_LUT4_I3_39_O I2=R2_LUT4_I3_38_O I3=R2_LUT4_I3_40_O O=L2_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_6_I1_LUT4_O_I1 I2=L2_LUT4_I3_6_I1_LUT4_O_I2 I3=L2_LUT4_I3_6_I1_LUT4_O_I3 O=L2_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_2_O I1=L2_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_37_O_LUT4_I2_O I3=L2_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_40_O I1=R2_LUT4_I3_38_O I2=R2_LUT4_I3_39_O I3=R2_LUT4_I3_41_O O=L2_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_40_O I1=R2_LUT4_I3_39_O I2=R2_LUT4_I3_41_O I3=R2_LUT4_I3_38_O O=L2_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_36_O_LUT4_I2_1_O O=L2_LUT4_I3_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I0 I2=R2_LUT4_I3_36_O_LUT4_I2_2_O I3=L2_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_41_O I1=R2_LUT4_I3_40_O I2=R2_LUT4_I3_38_O I3=R2_LUT4_I3_39_O O=L2_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_1_O I1=L2_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_19_I1_LUT4_O_I1 I3=L2_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R2_LUT4_I3_41_O I1=R2_LUT4_I3_40_O I2=R2_LUT4_I3_39_O I3=R2_LUT4_I3_38_O O=L2_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_37_O_LUT4_I2_O I3=L2_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_36_O_LUT4_I2_2_O I3=L2_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 O=L2_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_6_I2 I2=L2_LUT4_I3_3_I2_LUT4_O_I2 I3=L2_LUT4_I3_19_I1_LUT4_O_I3 O=L2_LUT4_I3_19_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_6_I2_LUT4_O_I2 I3=L2_LUT4_I3_6_I2_LUT4_O_I3 O=L2_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_1_O I1=L2_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_37_O_LUT4_I2_O O=L2_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_41_O I1=R2_LUT4_I3_40_O I2=R2_LUT4_I3_39_O I3=R2_LUT4_I3_38_O O=L2_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 I2=R2_LUT4_I3_36_O_LUT4_I2_2_O I3=L2_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 I2=L2_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 I3=R2_LUT4_I3_37_O_LUT4_I2_O O=L2_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_36_O_LUT4_I2_O I1=L2_LUT4_I3_19_I0_LUT4_O_I1_LUT4_O_I2 I2=L2_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_36_O_LUT4_I2_1_O O=L2_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_41_O I1=R2_LUT4_I3_40_O I2=R2_LUT4_I3_39_O I3=R2_LUT4_I3_38_O O=L2_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L2_LUT4_I3_7_I0 I1=L2_LUT4_I3_I0 I2=L2_LUT4_I3_7_I2 I3=L2(28) O=R3_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_14_I2 I2=L2_LUT4_I3_I2_LUT4_O_I2 I3=L2_LUT4_I3_7_I0_LUT4_O_I3 O=L2_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_I2_LUT4_O_I1 O=L2_LUT4_I3_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_1_O I1=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_2_O I1=L2_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I2=L2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R2_LUT4_I3_22_O_LUT4_I2_1_O O=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I2=L2_LUT4_I3_14_I2_LUT4_O_I3 I3=R2_LUT4_I3_22_O_LUT4_I2_O O=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_21_O I1=R2_LUT4_I3_20_O I2=R2_LUT4_I3_19_O I3=R2_LUT4_I3_18_O O=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I2=L2_LUT4_I3_16_I2_LUT4_I3_I1_LUT4_O_I3 I3=R2_LUT4_I3_22_O_LUT4_I2_2_O O=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_7_I2_LUT4_O_I1 I2=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L2_LUT4_I3_I0_LUT4_O_I2 O=L2_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_22_O_LUT4_I2_O O=L2_LUT4_I3_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_22_O_LUT4_I2_1_O O=L2_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=R2_LUT4_I3_22_O_LUT4_I2_2_O I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_19_O I1=R2_LUT4_I3_20_O I2=R2_LUT4_I3_21_O I3=R2_LUT4_I3_18_O O=L2_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L2_LUT4_I3_8_I0 I1=L2_LUT4_I3_8_I1 I2=L2_LUT4_I3_8_I2 I3=L2(3) O=R3_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_I3_LUT4_O_I3 I2=L2_LUT4_I3_8_I0_LUT4_O_I2 I3=L2_LUT4_I2_I3_LUT4_O_I0 O=L2_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_8_I1_LUT4_O_I2 I3=L2_LUT4_I3_8_I1_LUT4_O_I3 O=L2_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2 O=L2_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_2_O I1=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_4_O_LUT4_I2_1_O O=L2_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_5_O_LUT4_I2_O I3=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=L2_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_3_O I1=R2_LUT4_I3_1_O I2=R2_LUT4_I3_O I3=R2_LUT4_I3_2_O O=L2_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0 O=L2_LUT4_I3_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_5_O_LUT4_I2_O I1=L2_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R2_LUT4_I3_4_O_LUT4_I2_2_O O=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R2_LUT4_I3_4_O_LUT4_I2_1_O O=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_3_O I1=R2_LUT4_I3_2_O I2=R2_LUT4_I3_1_O I3=R2_LUT4_I3_O O=L2_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_8_I2_LUT4_O_I1 I2=L2_LUT4_I3_8_I2_LUT4_O_I2 I3=L2_LUT4_I3_8_I2_LUT4_O_I3 O=L2_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_5_O_LUT4_I2_O I1=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R2_LUT4_I3_4_O_LUT4_I2_2_O O=L2_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_2_O I1=R2_LUT4_I3_1_O I2=R2_LUT4_I3_3_O I3=R2_LUT4_I3_O O=L2_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I3_21_I2_LUT4_I2_I1_LUT4_O_I2 I2=L2_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_4_O_LUT4_I2_1_O O=L2_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_4_O_LUT4_I2_2_O I3=L2_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_4_O_LUT4_I2_1_O I3=L2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 O=L2_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_4_O_LUT4_I2_O I1=L2_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_5_O_LUT4_I2_O I3=L2_LUT4_I3_21_I2_LUT4_I2_I1_LUT4_O_I2 O=L2_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_3_O I1=R2_LUT4_I3_2_O I2=R2_LUT4_I3_1_O I3=R2_LUT4_I3_O O=L2_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 I2=L2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L2_LUT4_I3_21_I1 O=L2_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L2_LUT4_I3_9_I0 I1=L2_LUT4_I3_9_I1 I2=L2_LUT4_I3_9_I2 I3=L2(4) O=R3_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_9_I0_LUT4_O_I1 I2=L2_LUT4_I1_1_I2 I3=L2_LUT4_I3_9_I0_LUT4_O_I3 O=L2_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_2_O I1=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_29_O_LUT4_I2_O I3=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_27_O I1=R2_LUT4_I3_25_O I2=R2_LUT4_I3_24_O I3=R2_LUT4_I3_26_O O=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_27_O I1=R2_LUT4_I3_24_O I2=R2_LUT4_I3_25_O I3=R2_LUT4_I3_26_O O=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_28_O_LUT4_I2_1_O I3=L2_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_26_O I1=R2_LUT4_I3_24_O I2=R2_LUT4_I3_25_O I3=R2_LUT4_I3_27_O O=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L2_LUT4_I3_17_I1_LUT4_O_I1 I1=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_9_I1_LUT4_O_I1 O=L2_LUT4_I3_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=L2_LUT4_I1_1_I2_LUT4_O_I0 I2=R2_LUT4_I3_29_O I3=R2_LUT4_I3_28_O O=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_28_O_LUT4_I2_2_O I3=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_26_O I1=R2_LUT4_I3_27_O I2=R2_LUT4_I3_25_O I3=R2_LUT4_I3_24_O O=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_25_O I1=R2_LUT4_I3_26_O I2=R2_LUT4_I3_27_O I3=R2_LUT4_I3_24_O O=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_9_I1_LUT4_O_I1 I2=L2_LUT4_I3_9_I1_LUT4_O_I2 I3=L2_LUT4_I3_9_I0_LUT4_O_I1 O=L2_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_28_O_LUT4_I2_O O=L2_LUT4_I3_9_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I1 I3=R2_LUT4_I3_28_O_LUT4_I2_2_O O=L2_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_1_O I1=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R2_LUT4_I3_29_O_LUT4_I2_O I3=L2_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 O=L2_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_27_O I1=R2_LUT4_I3_26_O I2=R2_LUT4_I3_25_O I3=R2_LUT4_I3_24_O O=L2_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I3=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 O=L2_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_9_I2_LUT4_O_I1 I2=L2_LUT4_I3_9_I2_LUT4_O_I2 I3=L2_LUT4_I3_9_I2_LUT4_O_I3 O=L2_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_9_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_1_O I1=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R2_LUT4_I3_28_O_LUT4_I2_2_O I3=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 I2=R2_LUT4_I3_29_O_LUT4_I2_O I3=L2_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R2_LUT4_I3_29_O_LUT4_I2_O I3=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_27_O I1=R2_LUT4_I3_26_O I2=R2_LUT4_I3_25_O I3=R2_LUT4_I3_24_O O=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_1_O I1=L2_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R2_LUT4_I3_28_O_LUT4_I2_2_O I3=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_26_O I1=R2_LUT4_I3_25_O I2=R2_LUT4_I3_24_O I3=R2_LUT4_I3_27_O O=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_23_I1_LUT4_O_I2 O=L2_LUT4_I3_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_O I1=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=L2_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R2_LUT4_I3_28_O_LUT4_I2_2_O O=L2_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_28_O_LUT4_I2_1_O I1=L2_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 I2=L2_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R2_LUT4_I3_29_O_LUT4_I2_O O=L2_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O I1=L2_LUT4_I3_I0_LUT4_O_I1 I2=L2_LUT4_I3_I0_LUT4_O_I2 I3=L2_LUT4_I3_I0_LUT4_O_I3 O=L2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_7_I2_LUT4_O_I1 O=L2_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=L2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_1_O I1=L2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=L2_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 I3=R2_LUT4_I3_23_O_LUT4_I2_O O=L2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R2_LUT4_I3_22_O_LUT4_I2_2_O I3=L2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I3=L2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R2_LUT4_I3_22_O_LUT4_I2_1_O I3=L2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_2_O I1=L2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 O=L2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O I1=L2_LUT4_I3_I1_LUT4_O_I1 I2=L2_LUT4_I3_I0_LUT4_O_I1 I3=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=L2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=L2_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_22_O_LUT4_I2_1_O I3=L2_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_20_O I1=R2_LUT4_I3_19_O I2=R2_LUT4_I3_18_O I3=R2_LUT4_I3_21_O O=L2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_2_O I1=L2_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_16_I2_LUT4_I3_I2_LUT4_O_I1 O=L2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L2_LUT4_I3_I2_LUT4_O_I0 I1=L2_LUT4_I3_I2_LUT4_O_I1 I2=L2_LUT4_I3_I2_LUT4_O_I2 I3=L2_LUT4_I3_I2_LUT4_O_I3 O=L2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I1=L2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=R2_LUT4_I3_22_O I3=R2_LUT4_I3_23_O O=L2_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R2_LUT4_I3_21_O I1=R2_LUT4_I3_19_O I2=R2_LUT4_I3_20_O I3=R2_LUT4_I3_18_O O=L2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_22_O_LUT4_I2_2_O O=L2_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_16_I2_LUT4_I3_I1_LUT4_O_I3 I3=R2_LUT4_I3_22_O_LUT4_I2_1_O O=L2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_21_O I1=R2_LUT4_I3_20_O I2=R2_LUT4_I3_19_O I3=R2_LUT4_I3_18_O O=L2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L2_LUT4_I3_14_I2_LUT4_O_I3 I1=R2_LUT4_I3_22_O_LUT4_I2_1_O I2=L2_LUT4_I3_16_I0_LUT4_O_I1 I3=L2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=L2_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R2_LUT4_I3_23_O_LUT4_I2_O I3=L2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=L2_LUT4_I3_16_I2_LUT4_I3_I2_LUT4_O_I1 I3=R2_LUT4_I3_22_O_LUT4_I2_2_O O=L2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_18_O I1=R2_LUT4_I3_20_O I2=R2_LUT4_I3_19_O I3=R2_LUT4_I3_21_O O=L2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R2_LUT4_I3_22_O_LUT4_I2_2_O O=L2_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_21_O I1=R2_LUT4_I3_19_O I2=R2_LUT4_I3_18_O I3=R2_LUT4_I3_20_O O=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_1_O I1=L2_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 I2=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R2_LUT4_I3_23_O_LUT4_I2_O O=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_I2 I3=L2_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R2_LUT4_I3_22_O_LUT4_I2_O I1=L2_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 I2=L2_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R2_LUT4_I3_22_O_LUT4_I2_2_O O=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R2_LUT4_I3_21_O I1=R2_LUT4_I3_20_O I2=R2_LUT4_I3_19_O I3=R2_LUT4_I3_18_O O=L2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=L2(1) D=R1(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(2) D=R1(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(11) D=R1(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(12) D=R1(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(13) D=R1(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(14) D=R1(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(15) D=R1(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(16) D=R1(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(17) D=R1(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(18) D=R1(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(19) D=R1(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(20) D=R1(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(3) D=R1(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(21) D=R1(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(22) D=R1(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(23) D=R1(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(24) D=R1(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(25) D=R1(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(26) D=R1(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(27) D=R1(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(28) D=R1(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(29) D=R1(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(30) D=R1(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(4) D=R1(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(31) D=R1(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(32) D=R1(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(5) D=R1(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(6) D=R1(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(7) D=R1(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(8) D=R1(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(9) D=R1(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L2(10) D=R1(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:124.1-125.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L3(10) I2=L3_LUT4_I1_I2 I3=L3_LUT4_I1_I3 O=R4_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L3(1) I2=L3_LUT4_I1_1_I2 I3=L3_LUT4_I1_1_I3 O=R4_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I2_O I1=L3_LUT4_I1_1_I2_LUT4_O_I1 I2=L3_LUT4_I1_1_I2_LUT4_O_I2 I3=L3_LUT4_I3_22_I1 O=L3_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I1_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_O I1=L3_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 I3=R3_LUT4_I3_10_O_LUT4_I2_2_O O=L3_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_7_O I1=R3_LUT4_I3_6_O I2=R3_LUT4_I3_9_O I3=R3_LUT4_I3_8_O O=L3_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_1_O I1=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_11_O_LUT4_I2_O I3=L3_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 O=L3_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_O I1=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R3_LUT4_I3_11_O_LUT4_I2_O I3=L3_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_1_O I1=L3_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 I2=R3_LUT4_I3_10_O_LUT4_I2_2_O I3=L3_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_8_O I1=R3_LUT4_I3_6_O I2=R3_LUT4_I3_7_O I3=R3_LUT4_I3_9_O O=L3_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O I2=L3_LUT4_I1_1_I3_LUT4_O_I2 I3=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O O=L3_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_22_I2_LUT4_O_I2 I3=R3_LUT4_I3_11_O_LUT4_I2_O O=L3_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_10_O_LUT4_I2_2_O O=L3_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_O I1=L3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_10_O_LUT4_I2_1_O I3=L3_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=L3_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3(8) I2=L3_LUT4_I1_2_I2 I3=L3_LUT4_I1_2_I3 O=R4_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_2_I2_LUT4_O_I1 I2=L3_LUT4_I3_5_I2 I3=L3_LUT4_I1_2_I2_LUT4_O_I3 O=L3_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I1_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_5_O_LUT4_I2_O I1=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_4_O_LUT4_I2_2_O O=L3_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_4_O_LUT4_I2_1_O O=L3_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_4_O_LUT4_I2_2_O I3=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I0 O=L3_LUT4_I1_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_4_O_LUT4_I2_1_O I3=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_5_O_LUT4_I2_O I3=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I1_2_I3_LUT4_O_I0 I1=L3_LUT4_I2_I3_LUT4_O_I2 I2=L3_LUT4_I1_2_I3_LUT4_O_I2 I3=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=L3_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L3_LUT4_I3_15_I2_LUT4_O_I3 I1=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1 I2=L3_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_15_I2_LUT4_O_I1 O=L3_LUT4_I1_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_2_I2_LUT4_O_I1 I3=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 O=L3_LUT4_I1_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L3(11) I2=L3_LUT4_I1_3_I2 I3=L3_LUT4_I1_3_I3 O=R4_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L3_LUT4_I3_7_I2 I1=L3_LUT4_I1_3_I2_LUT4_O_I1 I2=L3_LUT4_I1_3_I2_LUT4_O_I2 I3=L3_LUT4_I1_3_I2_LUT4_O_I3 O=L3_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_18_I2_LUT4_O_I1 O=L3_LUT4_I1_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_29_O_LUT4_I2_O I1=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=L3_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_28_O_LUT4_I2_1_O O=L3_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_2_O I3=L3_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_26_O I1=R3_LUT4_I3_25_O I2=R3_LUT4_I3_24_O I3=R3_LUT4_I3_27_O O=L3_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_2_O I1=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_I2_I1 I2=L3_LUT4_I1_3_I2_LUT4_O_I2 I3=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_I2_I3 O=L3_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R3_LUT4_I3_26_O I1=R3_LUT4_I3_24_O I2=R3_LUT4_I3_25_O I3=R3_LUT4_I3_27_O O=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I1_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_2_O I3=L3_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_24_O I1=R3_LUT4_I3_26_O I2=R3_LUT4_I3_25_O I3=R3_LUT4_I3_27_O O=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_29_O_LUT4_I2_O I1=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_1_O I3=L3_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I1_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_29_O_LUT4_I2_O I1=L3_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_1_O I3=L3_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_I2_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_2_O I3=L3_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_27_O I1=R3_LUT4_I3_25_O I2=R3_LUT4_I3_24_O I3=R3_LUT4_I3_26_O O=L3_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_3_I3_LUT4_O_I2 I3=L3_LUT4_I1_3_I3_LUT4_O_I3 O=L3_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_1_O I3=L3_LUT4_I3_7_I2_LUT4_O_I3 O=L3_LUT4_I1_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_2_O I3=L3_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 O=L3_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 I2=L3_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R3_LUT4_I3_29_O_LUT4_I2_O O=L3_LUT4_I1_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_18_I1_LUT4_O_I2 O=L3_LUT4_I1_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_29_O_LUT4_I2_O I1=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 I2=R3_LUT4_I3_28_O_LUT4_I2_2_O I3=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_27_O I1=R3_LUT4_I3_26_O I2=R3_LUT4_I3_24_O I3=R3_LUT4_I3_25_O O=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_1_O I3=L3_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 O=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_25_O I1=R3_LUT4_I3_26_O I2=R3_LUT4_I3_27_O I3=R3_LUT4_I3_24_O O=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L3(12) I2=L3_LUT4_I1_4_I2 I3=L3_LUT4_I1_4_I3 O=R4_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_4_I2_LUT4_O_I1 I2=L3_LUT4_I3_3_I2_LUT4_O_I2 I3=L3_LUT4_I1_4_I2_LUT4_O_I3 O=L3_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_O I1=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I1_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R3_LUT4_I3_43_O I1=R3_LUT4_I3_44_O I2=R3_LUT4_I3_45_O I3=R3_LUT4_I3_42_O O=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_46_O_LUT4_I2_1_O O=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_2_O I1=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_47_O_LUT4_I2_O I3=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_44_O I1=R3_LUT4_I3_43_O I2=R3_LUT4_I3_45_O I3=R3_LUT4_I3_42_O O=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_45_O I1=R3_LUT4_I3_44_O I2=R3_LUT4_I3_43_O I3=R3_LUT4_I3_42_O O=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_3_I2_LUT4_O_I1 O=L3_LUT4_I1_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_1_O I1=L3_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I2 I2=L3_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_46_O_LUT4_I2_O O=L3_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_2_O I1=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 I2=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_47_O_LUT4_I2_O O=L3_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I1_4_I3_LUT4_O_I0 I1=L3_LUT4_I1_4_I3_LUT4_O_I1 I2=L3_LUT4_I1_4_I3_LUT4_O_I2 I3=L3_LUT4_I3_12_I1_LUT4_O_I0_LUT4_I2_O O=L3_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2 I3=L3_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I3 O=L3_LUT4_I1_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_2_O I1=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_47_O_LUT4_I2_O I3=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_1_O I1=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R3_LUT4_I3_46_O_LUT4_I2_O I3=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_12_I2_LUT4_O_I3 I2=L3_LUT4_I3_24_I2_LUT4_O_I3 I3=L3_LUT4_I3_3_I1_LUT4_O_I3 O=L3_LUT4_I1_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_4_I3_LUT4_O_I0 I2=L3_LUT4_I3_3_I1_LUT4_O_I1 I3=L3_LUT4_I3_24_I2_LUT4_O_I1 O=L3_LUT4_I1_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O I1=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I2=L3_LUT4_I1_I2_LUT4_O_I2 I3=L3_LUT4_I1_I2_LUT4_O_I3 O=L3_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O I1=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I2=L3_LUT4_I1_I2_LUT4_O_I2 I3=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3 O=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I1 I2=R3_LUT4_I3_10_O_LUT4_I2_1_O I3=L3_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 O=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I3=R3_LUT4_I3_10_O_LUT4_I2_O O=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_11_O_LUT4_I2_O I1=L3_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 I2=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_10_O_LUT4_I2_2_O O=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_22_I2_LUT4_O_I2 I3=R3_LUT4_I3_10_O_LUT4_I2_O O=L3_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_10_O_LUT4_I2_1_O O=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_11_O_LUT4_I2_O I1=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R3_LUT4_I3_10_O_LUT4_I2_2_O O=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_8_O I1=R3_LUT4_I3_7_O I2=R3_LUT4_I3_6_O I3=R3_LUT4_I3_9_O O=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_11_O_LUT4_I2_O I1=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_10_O_LUT4_I2_2_O O=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_9_O I1=R3_LUT4_I3_6_O I2=R3_LUT4_I3_7_O I3=R3_LUT4_I3_8_O O=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_O I1=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_10_O_LUT4_I2_1_O I3=L3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 O=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_7_O I1=R3_LUT4_I3_8_O I2=R3_LUT4_I3_9_O I3=R3_LUT4_I3_6_O O=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L3_LUT4_I1_I3_LUT4_O_I1 I2=L3_LUT4_I1_I3_LUT4_O_I2 I3=L3_LUT4_I1_I3_LUT4_O_I3 O=L3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I1=L3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_11_O I3=R3_LUT4_I3_10_O O=L3_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R3_LUT4_I3_9_O I1=R3_LUT4_I3_8_O I2=R3_LUT4_I3_7_O I3=R3_LUT4_I3_6_O O=L3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_9_O I1=R3_LUT4_I3_7_O I2=R3_LUT4_I3_8_O I3=R3_LUT4_I3_6_O O=L3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L3_LUT4_I1_1_I3_LUT4_O_I2 I1=L3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_19_I1_LUT4_O_I2 I3=L3_LUT4_I1_I2_LUT4_O_I3 O=L3_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_22_I2_LUT4_O_I2 I3=R3_LUT4_I3_10_O_LUT4_I2_2_O O=L3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R3_LUT4_I3_10_O_LUT4_I2_1_O O=L3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_O I1=L3_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_11_O_LUT4_I2_O O=L3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I2_O I1=L3_LUT4_I3_22_I1_LUT4_O_I3 I2=L3_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I1_1_I2_LUT4_O_I2 O=L3_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_O I1=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_10_O_LUT4_I2_1_O O=L3_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_9_O I1=R3_LUT4_I3_8_O I2=R3_LUT4_I3_7_O I3=R3_LUT4_I3_6_O O=L3_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3(3) I3=L3_LUT4_I2_I3 O=R4_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3(15) I3=L3_LUT4_I2_1_I3 O=R4_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L3_LUT4_I2_1_I3_LUT4_O_I0 I1=L3_LUT4_I3_6_I0_LUT4_I0_O I2=L3_LUT4_I2_1_I3_LUT4_O_I2 I3=L3_LUT4_I2_1_I3_LUT4_O_I3 O=L3_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 I3=L3_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 O=L3_LUT4_I2_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_16_O_LUT4_I2_O I3=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_17_O_LUT4_I2_O I1=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I0 I2=R3_LUT4_I3_16_O_LUT4_I2_2_O I3=L3_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_6_I0_LUT4_O_I3 I3=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O O=L3_LUT4_I2_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L3_LUT4_I2_I3_LUT4_O_I0 I1=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=L3_LUT4_I2_I3_LUT4_O_I2 I3=L3_LUT4_I2_I3_LUT4_O_I3 O=L3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1 I2=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L3_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 I1=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_5_O_LUT4_I2_O O=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_2_O I1=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_4_O_LUT4_I2_1_O O=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_4_O_LUT4_I2_2_O I3=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3 I3=R3_LUT4_I3_4_O_LUT4_I2_1_O O=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L3_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_5_O_LUT4_I2_O O=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_3_O I1=R3_LUT4_I3_2_O I2=R3_LUT4_I3_1_O I3=R3_LUT4_I3_O O=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_5_I1 I1=L3_LUT4_I1_2_I2_LUT4_O_I3 I2=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_5_I1 I1=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 I2=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I1 I2=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I0 I3=R3_LUT4_I3_4_O_LUT4_I2_O O=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_5_O_LUT4_I2_O I1=L3_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_4_O_LUT4_I2_2_O I3=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_3_O I1=R3_LUT4_I3_2_O I2=R3_LUT4_I3_1_O I3=R3_LUT4_I3_O O=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_4_O_LUT4_I2_1_O I3=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_2_O I1=R3_LUT4_I3_3_O I2=R3_LUT4_I3_1_O I3=R3_LUT4_I3_O O=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L3_LUT4_I3_I0 I1=L3_LUT4_I3_I1 I2=L3_LUT4_I3_I2 I3=L3(2) O=R4_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L3_LUT4_I3_1_I0 I1=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I2=L3_LUT4_I3_1_I2 I3=L3(6) O=R4_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L3_LUT4_I3_18_I0 I1=L3_LUT4_I3_10_I1 I2=L3_LUT4_I3_10_I2 I3=L3(4) O=R4_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L3_LUT4_I3_7_I1_LUT4_O_I3 I1=L3_LUT4_I3_10_I1_LUT4_O_I1 I2=L3_LUT4_I3_18_I0_LUT4_O_I3 I3=L3_LUT4_I3_10_I1_LUT4_O_I3 O=L3_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 I3=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2 O=L3_LUT4_I3_10_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_7_I1_LUT4_O_I0 I3=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O O=L3_LUT4_I3_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L3_LUT4_I3_18_I2_LUT4_O_I3 I1=L3_LUT4_I3_10_I2_LUT4_O_I1 I2=L3_LUT4_I3_10_I2_LUT4_O_I2 I3=L3_LUT4_I3_10_I2_LUT4_O_I3 O=L3_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_28_O_LUT4_I2_2_O I3=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_29_O_LUT4_I2_O I1=L3_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R3_LUT4_I3_28_O_LUT4_I2_1_O O=L3_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_29_O_LUT4_I2_O I1=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_I2_I1 I2=L3_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_28_O_LUT4_I2_2_O O=L3_LUT4_I3_10_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_27_O I1=R3_LUT4_I3_24_O I2=R3_LUT4_I3_25_O I3=R3_LUT4_I3_26_O O=L3_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_1_O I3=L3_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_10_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_25_O I1=R3_LUT4_I3_24_O I2=R3_LUT4_I3_27_O I3=R3_LUT4_I3_26_O O=L3_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L3_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3 I1=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=R3_LUT4_I3_28_O I3=R3_LUT4_I3_29_O O=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=R3_LUT4_I3_27_O I1=R3_LUT4_I3_26_O I2=R3_LUT4_I3_25_O I3=R3_LUT4_I3_24_O O=L3_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L3_LUT4_I3_11_I0 I1=L3_LUT4_I3_11_I1 I2=L3_LUT4_I3_11_I2 I3=L3(5) O=R4_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L3_LUT4_I2_1_I3_LUT4_O_I0 I1=L3_LUT4_I3_6_I1_LUT4_O_I0 I2=L3_LUT4_I3_6_I0_LUT4_I0_O I3=L3_LUT4_I3_11_I0_LUT4_O_I3 O=L3_LUT4_I3_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=L3_LUT4_I3_11_I1_LUT4_O_I0 I1=L3_LUT4_I3_6_I2_LUT4_O_I1 I2=L3_LUT4_I3_11_I1_LUT4_O_I2 I3=L3_LUT4_I3_11_I1_LUT4_O_I3 O=L3_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_11_I1_LUT4_O_I0_LUT4_O_I1 I2=L3_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I3=R3_LUT4_I3_16_O_LUT4_I2_1_O O=L3_LUT4_I3_11_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_11_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_16_O_LUT4_I2_O O=L3_LUT4_I3_11_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_17_O_LUT4_I2_O I1=L3_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 I2=R3_LUT4_I3_16_O_LUT4_I2_2_O I3=L3_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=L3_LUT4_I3_11_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_O I1=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_16_O_LUT4_I2_2_O O=L3_LUT4_I3_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_14_O I1=R3_LUT4_I3_12_O I2=R3_LUT4_I3_13_O I3=R3_LUT4_I3_15_O O=L3_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_17_O_LUT4_I2_O I3=L3_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_15_O I1=R3_LUT4_I3_13_O I2=R3_LUT4_I3_14_O I3=R3_LUT4_I3_12_O O=L3_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_11_I2_LUT4_I2_I1 I2=L3_LUT4_I3_11_I2 I3=L3_LUT4_I3_11_I1_LUT4_O_I0 O=L3_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_11_I2_LUT4_O_I1 I2=R3_LUT4_I3_16_O_LUT4_I2_2_O I3=L3_LUT4_I3_11_I2_LUT4_O_I3 O=L3_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_16_O_LUT4_I2_O O=L3_LUT4_I3_11_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_I3 I2=R3_LUT4_I3_17_O_LUT4_I2_O I3=L3_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_11_I2_LUT4_O_I3 I2=R3_LUT4_I3_16_O_LUT4_I2_O I3=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_I3 O=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_15_O I1=R3_LUT4_I3_12_O I2=R3_LUT4_I3_13_O I3=R3_LUT4_I3_14_O O=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O I1=L3_LUT4_I3_6_I0_LUT4_I1_I3_LUT4_O_I2 I2=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 I3=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 O=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_O I1=L3_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 I2=L3_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_17_O_LUT4_I2_O O=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I2=L3_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_16_O_LUT4_I2_2_O O=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_15_O I1=R3_LUT4_I3_14_O I2=R3_LUT4_I3_13_O I3=R3_LUT4_I3_12_O O=L3_LUT4_I3_11_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_12_I1_LUT4_O_I0_LUT4_I2_O I1=L3_LUT4_I3_12_I1 I2=L3_LUT4_I3_12_I2 I3=L3(7) O=R4_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L3_LUT4_I3_12_I1_LUT4_O_I0 I1=L3_LUT4_I3_12_I1_LUT4_O_I1 I2=L3_LUT4_I3_12_I1_LUT4_O_I2 I3=L3_LUT4_I3_12_I1_LUT4_O_I3 O=L3_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_12_I1_LUT4_O_I0_LUT4_I2_I1 I2=L3_LUT4_I3_12_I1_LUT4_O_I0 I3=L3_LUT4_I3_24_I1_LUT4_O_I3 O=L3_LUT4_I3_12_I1_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L3_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 I1=L3_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I2=L3_LUT4_I3_3_I2_LUT4_O_I1 I3=L3_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 O=L3_LUT4_I3_12_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L3_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I0 I1=R3_LUT4_I3_47_O_LUT4_I2_O I2=R3_LUT4_I3_46_O_LUT4_I2_O I3=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_2_O I1=L3_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1 I2=R3_LUT4_I3_46_O_LUT4_I2_1_O I3=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_O I1=L3_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I2 I2=L3_LUT4_I3_12_I1_LUT4_O_I2 I3=L3_LUT4_I3_12_I1_LUT4_O_I3 O=L3_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_1_O I1=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_47_O_LUT4_I2_O O=L3_LUT4_I3_12_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=R3_LUT4_I3_46_O_LUT4_I2_O I2=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I1 I3=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I3 O=L3_LUT4_I3_12_I1_LUT4_O_I0_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=L3_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1 I1=R3_LUT4_I3_47_O_LUT4_I2_O I2=R3_LUT4_I3_46_O_LUT4_I2_1_O I3=L3_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_44_O I1=R3_LUT4_I3_45_O I2=R3_LUT4_I3_43_O I3=R3_LUT4_I3_42_O O=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_45_O I1=R3_LUT4_I3_43_O I2=R3_LUT4_I3_44_O I3=R3_LUT4_I3_42_O O=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_2_O I1=L3_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_46_O_LUT4_I2_O I3=L3_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1 O=L3_LUT4_I3_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_45_O I1=R3_LUT4_I3_44_O I2=R3_LUT4_I3_43_O I3=R3_LUT4_I3_42_O O=L3_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L3_LUT4_I1_4_I3_LUT4_O_I2 I1=L3_LUT4_I3_24_I2_LUT4_O_I1 I2=L3_LUT4_I3_24_I2_LUT4_O_I3 I3=L3_LUT4_I3_12_I2_LUT4_O_I3 O=L3_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_47_O_LUT4_I2_O I1=L3_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I0 I2=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_46_O_LUT4_I2_O O=L3_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_2_O I1=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L3_LUT4_I3_24_I2_LUT4_O_I3_LUT4_O_I0 I3=R3_LUT4_I3_46_O_LUT4_I2_1_O O=L3_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_13_I0 I1=L3_LUT4_I3_13_I1 I2=L3_LUT4_I3_13_I2 I3=L3(9) O=R4_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=L3_LUT4_I3_21_I1_LUT4_O_I2 I1=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I2=L3_LUT4_I3_13_I0_LUT4_O_I2 I3=L3_LUT4_I3_13_I0_LUT4_O_I3 O=L3_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R3_LUT4_I3_37_O_LUT4_I2_O I1=L3_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 I2=L3_LUT4_I3_13_I0_LUT4_O_I2 I3=L3_LUT4_I3_13_I0_LUT4_O_I3 O=L3_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_36_O_LUT4_I2_2_O I3=L3_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 O=L3_LUT4_I3_13_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3 I1=R3_LUT4_I3_36_O_LUT4_I2_2_O I2=R3_LUT4_I3_37_O_LUT4_I2_O I3=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_I2 I3=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O O=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 I2=L3_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_36_O_LUT4_I2_1_O O=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_41_O I1=R3_LUT4_I3_38_O I2=R3_LUT4_I3_39_O I3=R3_LUT4_I3_40_O O=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_1_O I1=L3_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_37_O_LUT4_I2_O I3=L3_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_40_O I1=R3_LUT4_I3_39_O I2=R3_LUT4_I3_41_O I3=R3_LUT4_I3_38_O O=L3_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_I2_O I1=L3_LUT4_I3_2_I0_LUT4_O_I3 I2=L3_LUT4_I3_21_I0_LUT4_O_I2 I3=L3_LUT4_I3_21_I0_LUT4_O_I1 O=L3_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_21_I2_LUT4_O_I2 I3=L3_LUT4_I3_2_I1_LUT4_O_I3 O=L3_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L3_LUT4_I3_14_I0 I1=L3_LUT4_I3_14_I1 I2=L3_LUT4_I3_14_I2 I3=L3(13) O=R4_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=L3_LUT4_I3_I0_LUT4_O_I2 I1=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I2=L3_LUT4_I3_I0_LUT4_O_I1 I3=L3_LUT4_I3_14_I0_LUT4_O_I3 O=L3_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_I1_LUT4_O_I1 I2=L3_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L3_LUT4_I3_14_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L3_LUT4_I3_14_I2_LUT4_O_I3 I1=R3_LUT4_I3_22_O_LUT4_I2_2_O I2=L3_LUT4_I3_I2_LUT4_O_I2 I3=L3_LUT4_I3_14_I1_LUT4_O_I3 O=L3_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I3=R3_LUT4_I3_22_O_LUT4_I2_1_O O=L3_LUT4_I3_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_17_I2_LUT4_I3_I1_LUT4_O_I3 I2=R3_LUT4_I3_22_O_LUT4_I2_O I3=L3_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_14_I2_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_14_I2_LUT4_O_I3 O=L3_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_22_O_LUT4_I2_2_O O=L3_LUT4_I3_14_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_17_I2_LUT4_I3_I1_LUT4_O_I1 I2=L3_LUT4_I3_17_I2_LUT4_I3_I2_LUT4_O_I1 I3=R3_LUT4_I3_22_O_LUT4_I2_O O=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_22_O_LUT4_I2_2_O I1=L3_LUT4_I3_17_I2_LUT4_I3_I2_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 O=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I2=L3_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R3_LUT4_I3_22_O_LUT4_I2_O O=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O I2=L3_LUT4_I3_14_I2_LUT4_O_I3 I3=R3_LUT4_I3_23_O_LUT4_I2_O O=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_21_O I1=R3_LUT4_I3_20_O I2=R3_LUT4_I3_19_O I3=R3_LUT4_I3_18_O O=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_21_O I1=R3_LUT4_I3_20_O I2=R3_LUT4_I3_19_O I3=R3_LUT4_I3_18_O O=L3_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=L3_LUT4_I3_5_I1 I2=L3_LUT4_I3_15_I2 I3=L3(14) O=R4_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L3_LUT4_I1_2_I3_LUT4_O_I2 I1=L3_LUT4_I3_15_I2_LUT4_O_I1 I2=L3_LUT4_I3_15_I2_LUT4_O_I2 I3=L3_LUT4_I3_15_I2_LUT4_O_I3 O=L3_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_15_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 I2=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_4_O_LUT4_I2_1_O O=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=R3_LUT4_I3_5_O_LUT4_I2_O I2=R3_LUT4_I3_4_O_LUT4_I2_2_O I3=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_5_O_LUT4_I2_O I1=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R3_LUT4_I3_4_O_LUT4_I2_1_O I3=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=L3_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I3=R3_LUT4_I3_4_O_LUT4_I2_2_O O=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_3_O I1=R3_LUT4_I3_2_O I2=R3_LUT4_I3_1_O I3=R3_LUT4_I3_O O=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_5_O_LUT4_I2_O I1=L3_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 I2=R3_LUT4_I3_4_O_LUT4_I2_1_O I3=L3_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3 I2=R3_LUT4_I3_4_O_LUT4_I2_2_O I3=L3_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_I3_I1 I2=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_I3_I2 I3=L3_LUT4_I3_15_I2_LUT4_O_I2 O=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R3_LUT4_I3_5_O_LUT4_I2_O I3=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3 O=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_O I1=R3_LUT4_I3_2_O I2=R3_LUT4_I3_1_O I3=R3_LUT4_I3_3_O O=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_2_O I1=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_4_O_LUT4_I2_1_O O=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_2_O I1=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_4_O_LUT4_I2_1_O I3=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_1_O I1=R3_LUT4_I3_O I2=R3_LUT4_I3_3_O I3=R3_LUT4_I3_2_O O=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_3_O I1=R3_LUT4_I3_1_O I2=R3_LUT4_I3_O I3=R3_LUT4_I3_2_O O=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_5_O_LUT4_I2_O O=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_2_O I1=R3_LUT4_I3_1_O I2=R3_LUT4_I3_O I3=R3_LUT4_I3_3_O O=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_15_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_5_O_LUT4_I2_O I1=L3_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I3=R3_LUT4_I3_4_O_LUT4_I2_1_O O=L3_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_2_O I1=R3_LUT4_I3_O I2=R3_LUT4_I3_1_O I3=R3_LUT4_I3_3_O O=L3_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 I3=R3_LUT4_I3_4_O_LUT4_I2_2_O O=L3_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_16_I0 I1=L3_LUT4_I3_23_I1 I2=L3_LUT4_I3_16_I2 I3=L3(16) O=R4_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_23_I2 I2=L3_LUT4_I3_1_I0_LUT4_O_I2 I3=L3_LUT4_I3_16_I0_LUT4_O_I3 O=L3_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_34_O_LUT4_I2_1_O I1=R3_LUT4_I3_34_O_LUT4_I2_O I2=L3_LUT4_I3_16_I2_LUT4_O_I2 I3=L3_LUT4_I3_16_I2_LUT4_O_I3 O=L3_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R3_LUT4_I3_34_O_LUT4_I2_2_O I1=L3_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I3 I2=R3_LUT4_I3_34_O_LUT4_I2_1_O I3=L3_LUT4_I3_16_I2_LUT4_O_I2 O=L3_LUT4_I3_16_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_33_O I1=R3_LUT4_I3_32_O I2=R3_LUT4_I3_31_O I3=R3_LUT4_I3_30_O O=L3_LUT4_I3_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R3_LUT4_I3_34_O_LUT4_I2_O I1=L3_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 I2=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_34_O_LUT4_I2_1_O O=L3_LUT4_I3_16_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_17_I0 I1=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I2=L3_LUT4_I3_17_I2 I3=L3(18) O=R4_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_17_I0_LUT4_O_I1 I2=L3_LUT4_I3_14_I1 I3=L3_LUT4_I3_9_I0_LUT4_O_I3 O=L3_LUT4_I3_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_17_I0_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_17_I0_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_17_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_22_O_LUT4_I2_2_O I1=L3_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_22_O_LUT4_I2_1_O O=L3_LUT4_I3_17_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I2=R3_LUT4_I3_22_O_LUT4_I2_O I3=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_17_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_17_I2_LUT4_I3_I1 I2=L3_LUT4_I3_17_I2_LUT4_I3_I2 I3=L3_LUT4_I3_17_I2 O=L3_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_22_O_LUT4_I2_O I1=L3_LUT4_I3_17_I2_LUT4_I3_I1_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_17_I2_LUT4_I3_I1_LUT4_O_I3 O=L3_LUT4_I3_17_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_20_O I1=R3_LUT4_I3_18_O I2=R3_LUT4_I3_19_O I3=R3_LUT4_I3_21_O O=L3_LUT4_I3_17_I2_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_21_O I1=R3_LUT4_I3_20_O I2=R3_LUT4_I3_18_O I3=R3_LUT4_I3_19_O O=L3_LUT4_I3_17_I2_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_17_I2_LUT4_I3_I2_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_2_O I3=L3_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I3_17_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_21_O I1=R3_LUT4_I3_20_O I2=R3_LUT4_I3_19_O I3=R3_LUT4_I3_18_O O=L3_LUT4_I3_17_I2_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_17_I2_LUT4_O_I1 I2=L3_LUT4_I3_17_I2_LUT4_O_I2 I3=L3_LUT4_I3_I1_LUT4_O_I1 O=L3_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_22_O_LUT4_I2_O I1=L3_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_2_O I3=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_17_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_20_O I1=R3_LUT4_I3_19_O I2=R3_LUT4_I3_21_O I3=R3_LUT4_I3_18_O O=L3_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_17_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_19_O I1=R3_LUT4_I3_18_O I2=R3_LUT4_I3_21_O I3=R3_LUT4_I3_20_O O=L3_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I3 I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_20_O I1=R3_LUT4_I3_21_O I2=R3_LUT4_I3_19_O I3=R3_LUT4_I3_18_O O=L3_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L3_LUT4_I3_18_I0 I1=L3_LUT4_I3_18_I1 I2=L3_LUT4_I3_18_I2 I3=L3(19) O=R4_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I1_LUT4_O_I3 I2=L3_LUT4_I1_3_I3 I3=L3_LUT4_I3_18_I0_LUT4_O_I3 O=L3_LUT4_I3_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L3_LUT4_I3_18_I1_LUT4_O_I2 I3=L3_LUT4_I3_18_I0_LUT4_O_I3 O=L3_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_18_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_2_O I1=L3_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R3_LUT4_I3_28_O_LUT4_I2_1_O O=L3_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_29_O_LUT4_I2_O I3=L3_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_18_I2_LUT4_O_I1 I2=L3_LUT4_I1_3_I2_LUT4_O_I2 I3=L3_LUT4_I3_18_I2_LUT4_O_I3 O=L3_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_18_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_2_O I1=L3_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_1_O I3=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0 O=L3_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_26_O I1=R3_LUT4_I3_27_O I2=R3_LUT4_I3_25_O I3=R3_LUT4_I3_24_O O=L3_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R3_LUT4_I3_29_O_LUT4_I2_O O=L3_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_3_I2_LUT4_O_I3 I2=L3_LUT4_I3_10_I2_LUT4_O_I1 I3=L3_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_18_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L3_LUT4_I3_19_I0 I1=L3_LUT4_I3_19_I1 I2=L3_LUT4_I3_19_I2 I3=L3(20) O=R4_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I3=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O O=L3_LUT4_I3_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_19_I1_LUT4_O_I2 I3=L3_LUT4_I1_1_I3_LUT4_O_I2 O=L3_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_19_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_O I1=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_10_O_LUT4_I2_1_O I3=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_O I1=L3_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R3_LUT4_I3_10_O_LUT4_I2_2_O O=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I2=L3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I3=R3_LUT4_I3_10_O_LUT4_I2_1_O O=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=R3_LUT4_I3_11_O_LUT4_I2_O I3=L3_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 O=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_8_O I1=R3_LUT4_I3_7_O I2=R3_LUT4_I3_9_O I3=R3_LUT4_I3_6_O O=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_11_O_LUT4_I2_O I1=L3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I2=R3_LUT4_I3_10_O_LUT4_I2_2_O I3=L3_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_1_I2_LUT4_O_I1 I2=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I2_O I3=L3_LUT4_I3_22_I2 O=L3_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L3_LUT4_I3_1_I0_LUT4_O_I0 I1=L3_LUT4_I3_1_I0_LUT4_O_I1 I2=L3_LUT4_I3_1_I0_LUT4_O_I2 I3=L3_LUT4_I3_4_I0_LUT4_O_I0_LUT4_I3_1_O_LUT4_I3_O O=L3_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_4_I1_LUT4_O_I2 I3=R3_LUT4_I3_34_O_LUT4_I2_O O=L3_LUT4_I3_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_34_O_LUT4_I2_1_O O=L3_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_35_O_LUT4_I2_O I1=L3_LUT4_I3_23_I1_LUT4_O_I3_LUT4_O_I0 I2=R3_LUT4_I3_34_O_LUT4_I2_2_O I3=L3_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_32_O I1=R3_LUT4_I3_30_O I2=R3_LUT4_I3_31_O I3=R3_LUT4_I3_33_O O=L3_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L3_LUT4_I3_1_I2_LUT4_O_I3 I1=R3_LUT4_I3_34_O_LUT4_I2_1_O I2=L3_LUT4_I3_23_I2_LUT4_O_I2 I3=L3_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_34_O_LUT4_I2_O O=L3_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_35_O_LUT4_I2_O I1=L3_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 I2=L3_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_34_O_LUT4_I2_2_O O=L3_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_1_I0_LUT4_O_I1 I1=L3_LUT4_I3_1_I2 I2=L3_LUT4_I3_4_I0_LUT4_O_I0_LUT4_I3_1_O_LUT4_I3_O I3=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O O=L3_LUT4_I3_16_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_1_I2_LUT4_O_I1 I2=R3_LUT4_I3_34_O_LUT4_I2_O I3=L3_LUT4_I3_1_I2_LUT4_O_I3 O=L3_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_34_O_LUT4_I2_1_O I3=L3_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_35_O_LUT4_I2_O I1=L3_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_34_O_LUT4_I2_2_O O=L3_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_31_O I1=R3_LUT4_I3_32_O I2=R3_LUT4_I3_33_O I3=R3_LUT4_I3_30_O O=L3_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_33_O I1=R3_LUT4_I3_32_O I2=R3_LUT4_I3_31_O I3=R3_LUT4_I3_30_O O=L3_LUT4_I3_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L3_LUT4_I3_2_I0 I1=L3_LUT4_I3_2_I1 I2=L3_LUT4_I3_2_I2 I3=L3(17) O=R4_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=L3_LUT4_I3_20_I0 I1=L3_LUT4_I3_20_I1 I2=L3_LUT4_I3_20_I2 I3=L3(21) O=R4_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_6_I1_LUT4_O_I0 I2=L3_LUT4_I2_1_I3_LUT4_O_I0 I3=L3_LUT4_I3_6_I0_LUT4_I0_O O=L3_LUT4_I3_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_6_I0_LUT4_O_I2 I2=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L3_LUT4_I3_6_I0_LUT4_I0_O O=L3_LUT4_I3_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_20_I2_LUT4_O_I1 I2=L3_LUT4_I3_20_I2_LUT4_O_I2 I3=L3_LUT4_I3_6_I2_LUT4_O_I0 O=L3_LUT4_I3_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_O I1=L3_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_16_O_LUT4_I2_2_O I3=L3_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_20_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_17_O_LUT4_I2_O I3=L3_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_17_O_LUT4_I2_O I1=L3_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_16_O_LUT4_I2_2_O I3=L3_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_6_I0_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_15_O I1=R3_LUT4_I3_14_O I2=R3_LUT4_I3_13_O I3=R3_LUT4_I3_12_O O=L3_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_15_O I1=R3_LUT4_I3_14_O I2=R3_LUT4_I3_13_O I3=R3_LUT4_I3_12_O O=L3_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L3_LUT4_I3_21_I0 I1=L3_LUT4_I3_21_I1 I2=L3_LUT4_I3_21_I2 I3=L3(23) O=R4_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_21_I0_LUT4_O_I1 I2=L3_LUT4_I3_21_I0_LUT4_O_I2 I3=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_I2_O O=L3_LUT4_I3_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_36_O_LUT4_I2_1_O O=L3_LUT4_I3_21_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_40_O I1=R3_LUT4_I3_39_O I2=R3_LUT4_I3_38_O I3=R3_LUT4_I3_41_O O=L3_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_39_O I1=R3_LUT4_I3_40_O I2=R3_LUT4_I3_41_O I3=R3_LUT4_I3_38_O O=L3_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_2_O I1=L3_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_37_O_LUT4_I2_O O=L3_LUT4_I3_21_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_39_O I1=R3_LUT4_I3_38_O I2=R3_LUT4_I3_41_O I3=R3_LUT4_I3_40_O O=L3_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_38_O I1=R3_LUT4_I3_40_O I2=R3_LUT4_I3_39_O I3=R3_LUT4_I3_41_O O=L3_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L3_LUT4_I3_8_I1 I1=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I2=L3_LUT4_I3_21_I1_LUT4_O_I2 I3=L3_LUT4_I3_21_I1_LUT4_O_I3 O=L3_LUT4_I3_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_36_O_LUT4_I2_2_O I3=L3_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I0 O=L3_LUT4_I3_21_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 I3=R3_LUT4_I3_36_O_LUT4_I2_O O=L3_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_1_O I1=L3_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_37_O_LUT4_I2_O I3=L3_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_21_I2_LUT4_O_I2 I3=L3_LUT4_I3_2_I1_LUT4_O_I2 O=L3_LUT4_I3_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_21_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_1_O I1=L3_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_37_O_LUT4_I2_O I3=L3_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1 I3=R3_LUT4_I3_36_O_LUT4_I2_2_O O=L3_LUT4_I3_21_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_22_I0 I1=L3_LUT4_I3_22_I1 I2=L3_LUT4_I3_22_I2 I3=L3(26) O=R4_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L3_LUT4_I1_I2_LUT4_O_I2_LUT4_I2_O I1=L3_LUT4_I1_I3_LUT4_O_I2 I2=L3_LUT4_I3_19_I1 I3=L3_LUT4_I3_22_I0_LUT4_O_I3 O=L3_LUT4_I3_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I3=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O O=L3_LUT4_I3_22_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L3_LUT4_I3_22_I1_LUT4_O_I0 I1=L3_LUT4_I3_22_I1_LUT4_O_I1 I2=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I2_O I3=L3_LUT4_I3_22_I1_LUT4_O_I3 O=L3_LUT4_I3_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 I1=L3_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 I2=R3_LUT4_I3_11_O I3=R3_LUT4_I3_10_O O=L3_LUT4_I3_22_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R3_LUT4_I3_9_O I1=R3_LUT4_I3_8_O I2=R3_LUT4_I3_7_O I3=R3_LUT4_I3_6_O O=L3_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_9_O I1=R3_LUT4_I3_8_O I2=R3_LUT4_I3_6_O I3=R3_LUT4_I3_7_O O=L3_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 I1=R3_LUT4_I3_11_O_LUT4_I2_O I2=R3_LUT4_I3_10_O_LUT4_I2_1_O I3=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_22_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_O I1=L3_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 I3=R3_LUT4_I3_10_O_LUT4_I2_2_O O=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I3=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I1 I2=R3_LUT4_I3_10_O_LUT4_I2_1_O I3=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 O=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_11_O_LUT4_I2_O I1=L3_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R3_LUT4_I3_10_O_LUT4_I2_2_O I3=L3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I2=L3_LUT4_I3_22_I1_LUT4_O_I0_LUT4_O_I0 I3=R3_LUT4_I3_10_O_LUT4_I2_O O=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_9_O I1=R3_LUT4_I3_8_O I2=R3_LUT4_I3_7_O I3=R3_LUT4_I3_6_O O=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_1_O I1=L3_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 I2=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 I3=R3_LUT4_I3_11_O_LUT4_I2_O O=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_6_O I1=R3_LUT4_I3_8_O I2=R3_LUT4_I3_7_O I3=R3_LUT4_I3_9_O O=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_22_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_1_O I1=L3_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_10_O_LUT4_I2_2_O I3=L3_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 O=L3_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_10_O_LUT4_I2_O I1=L3_LUT4_I3_22_I1_LUT4_O_I1_LUT4_O_I3 I2=L3_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R3_LUT4_I3_11_O_LUT4_I2_O O=L3_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_8_O I1=R3_LUT4_I3_9_O I2=R3_LUT4_I3_7_O I3=R3_LUT4_I3_6_O O=L3_LUT4_I3_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_22_I2_LUT4_O_I1 I2=L3_LUT4_I3_22_I2_LUT4_O_I2 I3=R3_LUT4_I3_10_O_LUT4_I2_1_O O=L3_LUT4_I3_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_10_O_LUT4_I2_O O=L3_LUT4_I3_22_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_11_O_LUT4_I2_O I1=L3_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_10_O_LUT4_I2_2_O I3=L3_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_9_O I1=R3_LUT4_I3_7_O I2=R3_LUT4_I3_6_O I3=R3_LUT4_I3_8_O O=L3_LUT4_I3_22_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_9_O I1=R3_LUT4_I3_8_O I2=R3_LUT4_I3_7_O I3=R3_LUT4_I3_6_O O=L3_LUT4_I3_22_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_23_I0 I1=L3_LUT4_I3_23_I1 I2=L3_LUT4_I3_23_I2 I3=L3(30) O=R4_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_23_I0_LUT4_O_I2 I3=L3_LUT4_I3_4_I2_LUT4_O_I1 O=L3_LUT4_I3_23_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L3_LUT4_I3_4_I0_LUT4_O_I0_LUT4_I3_1_O_LUT4_I3_O I1=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I2=L3_LUT4_I3_23_I0_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_23_I0_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_23_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R3_LUT4_I3_35_O_LUT4_I2_O I1=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I0 I2=R3_LUT4_I3_34_O_LUT4_I2_2_O I3=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I3 O=L3_LUT4_I3_23_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_34_O_LUT4_I2_O I1=L3_LUT4_I3_23_I1_LUT4_O_I3_LUT4_O_I0 I2=R3_LUT4_I3_34_O_LUT4_I2_1_O I3=L3_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_23_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_23_I1_LUT4_O_I0 I1=L3_LUT4_I3_4_I1 I2=L3_LUT4_I3_23_I1_LUT4_O_I2 I3=L3_LUT4_I3_23_I1_LUT4_O_I3 O=L3_LUT4_I3_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_I3_I2 I3=L3_LUT4_I3_23_I1_LUT4_O_I0 O=L3_LUT4_I3_4_I1_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I0 I1=R3_LUT4_I3_34_O_LUT4_I2_2_O I2=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I2 I3=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I3 O=L3_LUT4_I3_23_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=R3_LUT4_I3_32_O I1=R3_LUT4_I3_31_O I2=R3_LUT4_I3_33_O I3=R3_LUT4_I3_30_O O=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_35_O_LUT4_I2_O O=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_33_O I1=R3_LUT4_I3_32_O I2=R3_LUT4_I3_31_O I3=R3_LUT4_I3_30_O O=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_35_O_LUT4_I2_O I1=L3_LUT4_I3_4_I1_LUT4_O_I2 I2=R3_LUT4_I3_34_O_LUT4_I2_2_O I3=L3_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_23_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_33_O I1=R3_LUT4_I3_31_O I2=R3_LUT4_I3_30_O I3=R3_LUT4_I3_32_O O=L3_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L3_LUT4_I3_23_I1_LUT4_O_I3_LUT4_O_I0 I1=L3_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I3 I2=R3_LUT4_I3_35_O I3=R3_LUT4_I3_34_O O=L3_LUT4_I3_23_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=R3_LUT4_I3_30_O I1=R3_LUT4_I3_32_O I2=R3_LUT4_I3_31_O I3=R3_LUT4_I3_33_O O=L3_LUT4_I3_23_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_23_I2_LUT4_O_I2 I3=L3_LUT4_I3_4_I2_LUT4_O_I2 O=L3_LUT4_I3_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_34_O_LUT4_I2_2_O I1=R3_LUT4_I3_35_O_LUT4_I2_O I2=L3_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_23_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R3_LUT4_I3_34_O_LUT4_I2_2_O I1=L3_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_34_O_LUT4_I2_1_O I3=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I0 O=L3_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_35_O_LUT4_I2_O I1=L3_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_34_O_LUT4_I2_O I3=L3_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L3_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_32_O I1=R3_LUT4_I3_33_O I2=R3_LUT4_I3_31_O I3=R3_LUT4_I3_30_O O=L3_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_35_O_LUT4_I2_O I1=L3_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R3_LUT4_I3_34_O_LUT4_I2_2_O I3=L3_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L3_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_12_I1_LUT4_O_I0_LUT4_I2_O I1=L3_LUT4_I3_24_I1 I2=L3_LUT4_I3_24_I2 I3=L3(32) O=R4_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_3_I2_LUT4_O_I3 I2=L3_LUT4_I3_3_I2_LUT4_O_I2 I3=L3_LUT4_I3_24_I1_LUT4_O_I3 O=L3_LUT4_I3_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I1_4_I2_LUT4_O_I1 I2=L3_LUT4_I3_3_I2_LUT4_O_I2 I3=L3_LUT4_I3_12_I1_LUT4_O_I1 O=L3_LUT4_I3_24_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_24_I2_LUT4_O_I1 I2=L3_LUT4_I3_3_I1_LUT4_O_I3 I3=L3_LUT4_I3_24_I2_LUT4_O_I3 O=L3_LUT4_I3_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_24_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 I3=R3_LUT4_I3_46_O_LUT4_I2_2_O O=L3_LUT4_I3_24_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_24_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=R3_LUT4_I3_46_O_LUT4_I2_1_O O=L3_LUT4_I3_24_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_47_O_LUT4_I2_O I1=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L3_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_46_O_LUT4_I2_O O=L3_LUT4_I3_24_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_24_I2_LUT4_O_I3_LUT4_O_I0 I1=L3_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I0 I2=R3_LUT4_I3_46_O_LUT4_I2_2_O I3=R3_LUT4_I3_46_O_LUT4_I2_1_O O=L3_LUT4_I3_24_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_2_O I1=L3_LUT4_I3_24_I2_LUT4_O_I3_LUT4_O_I0 I2=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_47_O_LUT4_I2_O O=L3_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_45_O I1=R3_LUT4_I3_44_O I2=R3_LUT4_I3_42_O I3=R3_LUT4_I3_43_O O=L3_LUT4_I3_24_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_I2_O I1=L3_LUT4_I3_2_I0_LUT4_O_I1 I2=L3_LUT4_I3_2_I0_LUT4_O_I2 I3=L3_LUT4_I3_2_I0_LUT4_O_I3 O=L3_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L3_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 I1=L3_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_37_O I3=R3_LUT4_I3_36_O O=L3_LUT4_I3_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_36_O_LUT4_I2_2_O O=L3_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_40_O I1=R3_LUT4_I3_38_O I2=R3_LUT4_I3_39_O I3=R3_LUT4_I3_41_O O=L3_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_41_O I1=R3_LUT4_I3_39_O I2=R3_LUT4_I3_40_O I3=R3_LUT4_I3_38_O O=L3_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_2_O I1=L3_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_37_O_LUT4_I2_O O=L3_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_36_O_LUT4_I2_1_O I3=L3_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_2_I1_LUT4_O_I2 I3=L3_LUT4_I3_2_I1_LUT4_O_I3 O=L3_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L3_LUT4_I3_2_I1_LUT4_O_I3 I1=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_I2_I1 I2=L3_LUT4_I3_2_I1_LUT4_O_I2 I3=L3_LUT4_I3_21_I2_LUT4_O_I2 O=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=R3_LUT4_I3_36_O_LUT4_I2_1_O I3=L3_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I0 O=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_1_O I1=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_36_O_LUT4_I2_2_O O=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2 I2=R3_LUT4_I3_37_O_LUT4_I2_O I3=L3_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I0 I3=R3_LUT4_I3_36_O_LUT4_I2_O O=L3_LUT4_I3_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_36_O_LUT4_I2_1_O I3=L3_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L3_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I1 I1=R3_LUT4_I3_36_O_LUT4_I2_2_O I2=R3_LUT4_I3_37_O_LUT4_I2_O I3=L3_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 O=L3_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_2_I2_LUT4_O_I0 I1=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I2=L3_LUT4_I3_2_I2_LUT4_O_I2 I3=L3_LUT4_I3_8_I1_LUT4_O_I1 O=L3_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_1_O I1=L3_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I2 I3=L3_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I3 O=L3_LUT4_I3_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_36_O_LUT4_I2_2_O I3=L3_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_2_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_36_O_LUT4_I2_1_O I3=L3_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_41_O I1=R3_LUT4_I3_40_O I2=R3_LUT4_I3_39_O I3=R3_LUT4_I3_38_O O=L3_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_41_O I1=R3_LUT4_I3_40_O I2=R3_LUT4_I3_39_O I3=R3_LUT4_I3_38_O O=L3_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L3_LUT4_I3_12_I1_LUT4_O_I0_LUT4_I2_O I1=L3_LUT4_I3_3_I1 I2=L3_LUT4_I3_3_I2 I3=L3(22) O=R4_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=L3_LUT4_I3_3_I1_LUT4_O_I0 I1=L3_LUT4_I3_3_I1_LUT4_O_I1 I2=L3_LUT4_I3_3_I1_LUT4_O_I2 I3=L3_LUT4_I3_3_I1_LUT4_O_I3 O=L3_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L3_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I0 I1=L3_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1 I2=R3_LUT4_I3_47_O I3=R3_LUT4_I3_46_O O=L3_LUT4_I3_3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=R3_LUT4_I3_47_O_LUT4_I2_O I1=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_46_O_LUT4_I2_O I3=L3_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I0 O=L3_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_45_O I1=R3_LUT4_I3_44_O I2=R3_LUT4_I3_43_O I3=R3_LUT4_I3_42_O O=L3_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R3_LUT4_I3_43_O I1=R3_LUT4_I3_42_O I2=R3_LUT4_I3_45_O I3=R3_LUT4_I3_44_O O=L3_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_46_O_LUT4_I2_2_O O=L3_LUT4_I3_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_46_O_LUT4_I2_1_O O=L3_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_45_O I1=R3_LUT4_I3_44_O I2=R3_LUT4_I3_43_O I3=R3_LUT4_I3_42_O O=L3_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I0 I1=R3_LUT4_I3_46_O_LUT4_I2_O I2=R3_LUT4_I3_47_O_LUT4_I2_O I3=L3_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_45_O I1=R3_LUT4_I3_43_O I2=R3_LUT4_I3_42_O I3=R3_LUT4_I3_44_O O=L3_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_44_O I1=R3_LUT4_I3_43_O I2=R3_LUT4_I3_42_O I3=R3_LUT4_I3_45_O O=L3_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_12_I2_LUT4_O_I3 O=L3_LUT4_I3_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_2_O I1=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_46_O_LUT4_I2_1_O O=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_44_O I1=R3_LUT4_I3_42_O I2=R3_LUT4_I3_43_O I3=R3_LUT4_I3_45_O O=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_47_O_LUT4_I2_O I1=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_46_O_LUT4_I2_O O=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_45_O I1=R3_LUT4_I3_44_O I2=R3_LUT4_I3_43_O I3=R3_LUT4_I3_42_O O=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_3_I2_LUT4_O_I1 I2=L3_LUT4_I3_3_I2_LUT4_O_I2 I3=L3_LUT4_I3_3_I2_LUT4_O_I3 O=L3_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_1_O I1=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_46_O_LUT4_I2_O I3=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_42_O I1=R3_LUT4_I3_44_O I2=R3_LUT4_I3_43_O I3=R3_LUT4_I3_45_O O=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_2_O I1=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_47_O_LUT4_I2_O O=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_45_O I1=R3_LUT4_I3_42_O I2=R3_LUT4_I3_43_O I3=R3_LUT4_I3_44_O O=L3_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_47_O_LUT4_I2_O I1=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_46_O_LUT4_I2_2_O O=L3_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_46_O_LUT4_I2_1_O I1=L3_LUT4_I3_3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_46_O_LUT4_I2_O I3=L3_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 O=L3_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 I3=R3_LUT4_I3_46_O_LUT4_I2_1_O O=L3_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L3_LUT4_I3_4_I0 I1=L3_LUT4_I3_4_I1 I2=L3_LUT4_I3_4_I2 I3=L3(24) O=R4_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L3_LUT4_I3_4_I0_LUT4_O_I0 I1=R3_LUT4_I3_34_O I2=R3_LUT4_I3_35_O I3=L3_LUT4_I3_4_I0_LUT4_O_I3 O=L3_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100000000 +.subckt LUT4 I0=R3_LUT4_I3_35_O_LUT4_I2_O I1=L3_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I3 I2=R3_LUT4_I3_34_O_LUT4_I2_O I3=L3_LUT4_I3_4_I0_LUT4_O_I0 O=L3_LUT4_I3_4_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_34_O_LUT4_I2_2_O I1=L3_LUT4_I3_23_I1_LUT4_O_I3_LUT4_O_I0 I2=R3_LUT4_I3_34_O_LUT4_I2_1_O I3=L3_LUT4_I3_4_I0_LUT4_O_I0 O=L3_LUT4_I3_4_I0_LUT4_O_I0_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O I3=L3_LUT4_I3_4_I0_LUT4_O_I0_LUT4_I3_1_O O=L3_LUT4_I3_4_I0_LUT4_O_I0_LUT4_I3_1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_34_O_LUT4_I2_2_O I1=L3_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 I2=L3_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 I3=L3_LUT4_I3_4_I0_LUT4_O_I0_LUT4_I3_O O=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R3_LUT4_I3_31_O I1=R3_LUT4_I3_30_O I2=R3_LUT4_I3_33_O I3=R3_LUT4_I3_32_O O=L3_LUT4_I3_4_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_34_O_LUT4_I2_O I1=L3_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_34_O_LUT4_I2_1_O I3=L3_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_33_O I1=R3_LUT4_I3_31_O I2=R3_LUT4_I3_32_O I3=R3_LUT4_I3_30_O O=L3_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_32_O I1=R3_LUT4_I3_31_O I2=R3_LUT4_I3_30_O I3=R3_LUT4_I3_33_O O=L3_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L3_LUT4_I3_4_I1_LUT4_I2_I0 I1=L3_LUT4_I3_4_I2_LUT4_O_I1 I2=L3_LUT4_I3_4_I1 I3=L3_LUT4_I3_23_I1_LUT4_O_I2 O=L3_LUT4_I3_1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_4_I1_LUT4_O_I1 I2=L3_LUT4_I3_4_I1_LUT4_O_I2 I3=R3_LUT4_I3_34_O_LUT4_I2_1_O O=L3_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_34_O_LUT4_I2_2_O O=L3_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_35_O_LUT4_I2_O I1=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I3 I2=L3_LUT4_I3_23_I1_LUT4_O_I0_LUT4_O_I0 I3=R3_LUT4_I3_34_O_LUT4_I2_O O=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_35_O_LUT4_I2_O I1=L3_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_34_O_LUT4_I2_O I3=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 O=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_33_O I1=R3_LUT4_I3_30_O I2=R3_LUT4_I3_31_O I3=R3_LUT4_I3_32_O O=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_33_O I1=R3_LUT4_I3_32_O I2=R3_LUT4_I3_31_O I3=R3_LUT4_I3_30_O O=L3_LUT4_I3_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_4_I2_LUT4_O_I0 I1=L3_LUT4_I3_4_I2_LUT4_O_I1 I2=L3_LUT4_I3_4_I2_LUT4_O_I2 I3=L3_LUT4_I3_16_I2 O=L3_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I2=L3_LUT4_I3_4_I0_LUT4_O_I0_LUT4_I3_1_O_LUT4_I3_O I3=L3_LUT4_I3_1_I0_LUT4_O_I1 O=L3_LUT4_I3_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_1_I2_LUT4_O_I3 I3=R3_LUT4_I3_35_O_LUT4_I2_O O=L3_LUT4_I3_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_16_I2_LUT4_O_I2_LUT4_I3_O I2=R3_LUT4_I3_34_O_LUT4_I2_O I3=L3_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_34_O_LUT4_I2_2_O I3=L3_LUT4_I3_1_I2_LUT4_O_I3 O=L3_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_34_O_LUT4_I2_2_O I1=L3_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_35_O_LUT4_I2_O O=L3_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=R3_LUT4_I3_33_O I1=R3_LUT4_I3_32_O I2=R3_LUT4_I3_31_O I3=R3_LUT4_I3_30_O O=L3_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_33_O I1=R3_LUT4_I3_32_O I2=R3_LUT4_I3_30_O I3=R3_LUT4_I3_31_O O=L3_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L3_LUT4_I3_5_I0 I1=L3_LUT4_I3_5_I1 I2=L3_LUT4_I3_5_I2 I3=L3(25) O=R4_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=L3_LUT4_I1_2_I2_LUT4_O_I3 I2=L3_LUT4_I3_5_I0_LUT4_O_I2 I3=L3_LUT4_I3_5_I0_LUT4_O_I3 O=L3_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I0 I1=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_4_O_LUT4_I2_2_O I3=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_5_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R3_LUT4_I3_3_O I1=R3_LUT4_I3_2_O I2=R3_LUT4_I3_1_O I3=R3_LUT4_I3_O O=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_3_O I1=R3_LUT4_I3_1_O I2=R3_LUT4_I3_2_O I3=R3_LUT4_I3_O O=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_5_O_LUT4_I2_O I3=L3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_2_O I1=R3_LUT4_I3_1_O I2=R3_LUT4_I3_3_O I3=R3_LUT4_I3_O O=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L3_LUT4_I3_5_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_4_O_LUT4_I2_2_O I3=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3 O=L3_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_5_O_LUT4_I2_O I1=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_4_O_LUT4_I2_1_O I3=L3_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_5_I1_LUT4_O_I1 I2=L3_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_4_O_LUT4_I2_O O=L3_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I0 I3=R3_LUT4_I3_5_O_LUT4_I2_O O=L3_LUT4_I3_5_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_2_O I1=L3_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_5_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_4_O_LUT4_I2_1_O O=L3_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_5_I0_LUT4_O_I2 I2=L3_LUT4_I3_5_I2 I3=L3_LUT4_I1_2_I2_LUT4_O_I3 O=L3_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_5_I2_LUT4_O_I2 I3=L3_LUT4_I3_5_I2_LUT4_O_I3 O=L3_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_5_O_LUT4_I2_O I1=L3_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_4_O_LUT4_I2_2_O O=L3_LUT4_I3_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_3_O I1=R3_LUT4_I3_2_O I2=R3_LUT4_I3_O I3=R3_LUT4_I3_1_O O=L3_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_1_O I1=R3_LUT4_I3_2_O I2=R3_LUT4_I3_3_O I3=R3_LUT4_I3_O O=L3_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_4_O_LUT4_I2_O I1=L3_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_4_O_LUT4_I2_1_O I3=L3_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_3_O I1=R3_LUT4_I3_2_O I2=R3_LUT4_I3_1_O I3=R3_LUT4_I3_O O=L3_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_3_O I1=R3_LUT4_I3_O I2=R3_LUT4_I3_1_O I3=R3_LUT4_I3_2_O O=L3_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L3_LUT4_I3_6_I0 I1=L3_LUT4_I3_6_I1 I2=L3_LUT4_I3_6_I2 I3=L3(27) O=R4_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L3_LUT4_I3_6_I0 I1=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I2=L3_LUT4_I3_6_I1_LUT4_O_I3 I3=L3_LUT4_I3_6_I1_LUT4_O_I1 O=L3_LUT4_I3_6_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_6_I1_LUT4_O_I3 I1=L3_LUT4_I3_6_I0 I2=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L3_LUT4_I3_6_I0_LUT4_I1_I3 O=L3_LUT4_I3_11_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_6_I0_LUT4_I1_I3_LUT4_O_I2 I3=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O O=L3_LUT4_I3_6_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_6_I0_LUT4_O_I2 I3=L3_LUT4_I3_6_I0_LUT4_O_I3 O=L3_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_O I1=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I2=R3_LUT4_I3_16_O_LUT4_I2_2_O I3=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I0 O=L3_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_17_O_LUT4_I2_O I3=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_13_O I1=R3_LUT4_I3_14_O I2=R3_LUT4_I3_15_O I3=R3_LUT4_I3_12_O O=L3_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I0 I2=R3_LUT4_I3_16_O_LUT4_I2_O I3=L3_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_17_O_LUT4_I2_O I1=L3_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 I2=R3_LUT4_I3_16_O_LUT4_I2_2_O I3=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_6_I1_LUT4_O_I0 I1=L3_LUT4_I3_6_I1_LUT4_O_I1 I2=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L3_LUT4_I3_6_I1_LUT4_O_I3 O=L3_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2 I3=L3_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I3 O=L3_LUT4_I3_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_16_O_LUT4_I2_O O=L3_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_17_O_LUT4_I2_O I1=L3_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_16_O_LUT4_I2_2_O I3=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 O=L3_LUT4_I3_6_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I0 I1=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_16_O_LUT4_I2_O I3=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R3_LUT4_I3_12_O I1=R3_LUT4_I3_14_O I2=R3_LUT4_I3_13_O I3=R3_LUT4_I3_15_O O=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_14_O I1=R3_LUT4_I3_13_O I2=R3_LUT4_I3_15_O I3=R3_LUT4_I3_12_O O=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L3_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 I1=R3_LUT4_I3_16_O_LUT4_I2_2_O I2=R3_LUT4_I3_17_O_LUT4_I2_O I3=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I1=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_16_O_LUT4_I2_2_O I3=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R3_LUT4_I3_13_O I1=R3_LUT4_I3_12_O I2=R3_LUT4_I3_15_O I3=R3_LUT4_I3_14_O O=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_14_O I1=R3_LUT4_I3_13_O I2=R3_LUT4_I3_12_O I3=R3_LUT4_I3_15_O O=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L3_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=R3_LUT4_I3_16_O_LUT4_I2_O I2=R3_LUT4_I3_16_O_LUT4_I2_1_O I3=L3_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=L3_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_6_I2_LUT4_O_I0 I1=L3_LUT4_I3_6_I2_LUT4_O_I1 I2=L3_LUT4_I3_6_I2_LUT4_O_I2 I3=L3_LUT4_I3_6_I2_LUT4_O_I3 O=L3_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_11_I2_LUT4_O_I3 I1=R3_LUT4_I3_16_O_LUT4_I2_O I2=L3_LUT4_I3_11_I1_LUT4_O_I0 I3=L3_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 O=L3_LUT4_I3_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_16_O_LUT4_I2_2_O O=L3_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 I2=R3_LUT4_I3_17_O_LUT4_I2_O I3=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_I3 O=L3_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 I2=L3_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_16_O_LUT4_I2_O O=L3_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_14_O I1=R3_LUT4_I3_15_O I2=R3_LUT4_I3_13_O I3=R3_LUT4_I3_12_O O=L3_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L3_LUT4_I3_11_I2_LUT4_O_I3_LUT4_I1_I3 I1=R3_LUT4_I3_16_O_LUT4_I2_2_O I2=R3_LUT4_I3_17_O_LUT4_I2_O I3=L3_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L3_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_6_I2_LUT4_O_I2 I1=L3_LUT4_I3_6_I2_LUT4_O_I3 I2=L3_LUT4_I3_20_I2_LUT4_O_I2 I3=L3_LUT4_I3_20_I2_LUT4_O_I1 O=L3_LUT4_I3_11_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R3_LUT4_I3_17_O_LUT4_I2_O I1=L3_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_16_O_LUT4_I2_2_O I3=L3_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_15_O I1=R3_LUT4_I3_14_O I2=R3_LUT4_I3_13_O I3=R3_LUT4_I3_12_O O=L3_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_15_O I1=R3_LUT4_I3_14_O I2=R3_LUT4_I3_12_O I3=R3_LUT4_I3_13_O O=L3_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_16_O_LUT4_I2_1_O I1=L3_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_16_O_LUT4_I2_O I3=L3_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_15_O I1=R3_LUT4_I3_13_O I2=R3_LUT4_I3_12_O I3=R3_LUT4_I3_14_O O=L3_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_15_O I1=R3_LUT4_I3_14_O I2=R3_LUT4_I3_13_O I3=R3_LUT4_I3_12_O O=L3_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L3_LUT4_I3_7_I1 I2=L3_LUT4_I3_7_I2 I3=L3(29) O=R4_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L3_LUT4_I3_7_I1_LUT4_O_I0 I1=L3_LUT4_I3_7_I1_LUT4_O_I1 I2=L3_LUT4_I3_7_I1_LUT4_O_I2 I3=L3_LUT4_I3_7_I1_LUT4_O_I3 O=L3_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_2_O I3=L3_LUT4_I3_7_I2_LUT4_O_I3 O=L3_LUT4_I3_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 I3=R3_LUT4_I3_29_O_LUT4_I2_O O=L3_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R3_LUT4_I3_28_O_LUT4_I2_1_O O=L3_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_28_O_LUT4_I2_O O=L3_LUT4_I3_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_28_O_LUT4_I2_1_O O=L3_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_29_O_LUT4_I2_O I1=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_2_O I3=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_27_O I1=R3_LUT4_I3_26_O I2=R3_LUT4_I3_25_O I3=R3_LUT4_I3_24_O O=L3_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=L3_LUT4_I1_3_I2_LUT4_O_I1 I3=L3_LUT4_I1_3_I3_LUT4_O_I2 O=L3_LUT4_I3_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0 I1=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_O I3=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_2_O I1=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0 I2=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_28_O_LUT4_I2_1_O O=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I2=L3_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_29_O_LUT4_I2_O O=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_O I2=L3_LUT4_I3_7_I2_LUT4_O_I3 I3=R3_LUT4_I3_28_O_LUT4_I2_O O=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_26_O I1=R3_LUT4_I3_25_O I2=R3_LUT4_I3_27_O I3=R3_LUT4_I3_24_O O=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_27_O I1=R3_LUT4_I3_25_O I2=R3_LUT4_I3_26_O I3=R3_LUT4_I3_24_O O=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=R3_LUT4_I3_28_O_LUT4_I2_1_O I2=L3_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=L3_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L3_LUT4_I3_7_I1_LUT4_O_I0 I2=L3_LUT4_I3_7_I2 I3=L3_LUT4_I3_7_I1_LUT4_O_I1 O=L3_LUT4_I3_18_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I2_LUT4_O_I1 I2=R3_LUT4_I3_29_O_LUT4_I2_O I3=L3_LUT4_I3_7_I2_LUT4_O_I3 O=L3_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_28_O_LUT4_I2_2_O O=L3_LUT4_I3_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_28_O_LUT4_I2_O I1=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_28_O_LUT4_I2_1_O I3=L3_LUT4_I1_3_I2_LUT4_O_I2_LUT4_I2_I1 O=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_27_O I1=R3_LUT4_I3_26_O I2=R3_LUT4_I3_25_O I3=R3_LUT4_I3_24_O O=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_27_O I1=R3_LUT4_I3_26_O I2=R3_LUT4_I3_25_O I3=R3_LUT4_I3_24_O O=L3_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_27_O I1=R3_LUT4_I3_26_O I2=R3_LUT4_I3_25_O I3=R3_LUT4_I3_24_O O=L3_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_8_I0 I1=L3_LUT4_I3_8_I1 I2=L3_LUT4_I3_8_I2 I3=L3(31) O=R4_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L3_LUT4_I3_2_I1_LUT4_O_I2_LUT4_I2_O I1=L3_LUT4_I3_8_I0_LUT4_O_I1 I2=L3_LUT4_I3_8_I0_LUT4_O_I2 I3=L3_LUT4_I3_2_I1_LUT4_O_I3 O=L3_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=L3_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 I1=L3_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_37_O I3=R3_LUT4_I3_36_O O=L3_LUT4_I3_8_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_37_O_LUT4_I2_O I3=L3_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_40_O I1=R3_LUT4_I3_41_O I2=R3_LUT4_I3_39_O I3=R3_LUT4_I3_38_O O=L3_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_41_O I1=R3_LUT4_I3_39_O I2=R3_LUT4_I3_38_O I3=R3_LUT4_I3_40_O O=L3_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_8_I1_LUT4_O_I1 I2=L3_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I3=L3_LUT4_I3_8_I1_LUT4_O_I3 O=L3_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L3_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I0 I1=R3_LUT4_I3_37_O_LUT4_I2_O I2=R3_LUT4_I3_36_O_LUT4_I2_2_O I3=L3_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_41_O I1=R3_LUT4_I3_40_O I2=R3_LUT4_I3_39_O I3=R3_LUT4_I3_38_O O=L3_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R3_LUT4_I3_41_O I1=R3_LUT4_I3_40_O I2=R3_LUT4_I3_39_O I3=R3_LUT4_I3_38_O O=L3_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_2_I2_LUT4_O_I2 O=L3_LUT4_I3_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_1_O I1=L3_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_36_O_LUT4_I2_2_O I3=L3_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I1 I3=R3_LUT4_I3_37_O_LUT4_I2_O O=L3_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_8_I2 I2=L3_LUT4_I3_2_I2_LUT4_O_I0 I3=L3_LUT4_I3_21_I1_LUT4_O_I3 O=L3_LUT4_I3_21_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_8_I2_LUT4_O_I2 I3=L3_LUT4_I3_8_I2_LUT4_O_I3 O=L3_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3 I2=R3_LUT4_I3_36_O_LUT4_I2_1_O I3=L3_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 I2=L3_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_37_O_LUT4_I2_O O=L3_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_O I1=L3_LUT4_I3_21_I0_LUT4_O_I2_LUT4_O_I2 I2=L3_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_36_O_LUT4_I2_2_O O=L3_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_41_O I1=R3_LUT4_I3_40_O I2=R3_LUT4_I3_39_O I3=R3_LUT4_I3_38_O O=L3_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R3_LUT4_I3_36_O_LUT4_I2_2_O I1=L3_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 I3=R3_LUT4_I3_37_O_LUT4_I2_O O=L3_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_41_O I1=R3_LUT4_I3_40_O I2=R3_LUT4_I3_38_O I3=R3_LUT4_I3_39_O O=L3_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L3_LUT4_I3_9_I0 I1=L3_LUT4_I3_I0 I2=L3_LUT4_I3_9_I2 I3=L3(28) O=R4_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_14_I2 I2=L3_LUT4_I3_I2_LUT4_O_I2 I3=L3_LUT4_I3_9_I0_LUT4_O_I3 O=L3_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_I2_LUT4_O_I1 O=L3_LUT4_I3_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_17_I2_LUT4_I3_I1_LUT4_O_I3 I3=R3_LUT4_I3_22_O_LUT4_I2_2_O O=L3_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_21_O I1=R3_LUT4_I3_18_O I2=R3_LUT4_I3_19_O I3=R3_LUT4_I3_20_O O=L3_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R3_LUT4_I3_22_O_LUT4_I2_O I1=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2 I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 O=L3_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_9_I2_LUT4_O_I1 I2=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L3_LUT4_I3_I0_LUT4_O_I2 O=L3_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_23_O_LUT4_I2_O O=L3_LUT4_I3_9_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_22_O_LUT4_I2_O O=L3_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L3_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=R3_LUT4_I3_22_O_LUT4_I2_2_O I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_19_O I1=R3_LUT4_I3_20_O I2=R3_LUT4_I3_21_O I3=R3_LUT4_I3_18_O O=L3_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I1=L3_LUT4_I3_I0_LUT4_O_I1 I2=L3_LUT4_I3_I0_LUT4_O_I2 I3=L3_LUT4_I3_I0_LUT4_O_I3 O=L3_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_9_I2_LUT4_O_I1 O=L3_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=L3_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_22_O_LUT4_I2_O I1=L3_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=L3_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 I3=R3_LUT4_I3_22_O_LUT4_I2_1_O O=L3_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R3_LUT4_I3_22_O_LUT4_I2_2_O I3=L3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I3=L3_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_22_O_LUT4_I2_2_O I1=L3_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_17_I2_LUT4_I3_I2_LUT4_O_I1 O=L3_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R3_LUT4_I3_22_O_LUT4_I2_O I3=L3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L3_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I1=L3_LUT4_I3_I1_LUT4_O_I1 I2=L3_LUT4_I3_I0_LUT4_O_I1 I3=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L3_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=L3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=L3_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_O I3=L3_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_20_O I1=R3_LUT4_I3_19_O I2=R3_LUT4_I3_18_O I3=R3_LUT4_I3_21_O O=L3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_22_O_LUT4_I2_2_O I1=L3_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_17_I2_LUT4_I3_I1_LUT4_O_I1 O=L3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L3_LUT4_I3_I2_LUT4_O_I0 I1=L3_LUT4_I3_I2_LUT4_O_I1 I2=L3_LUT4_I3_I2_LUT4_O_I2 I3=L3_LUT4_I3_I2_LUT4_O_I3 O=L3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I1=L3_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=R3_LUT4_I3_23_O I3=R3_LUT4_I3_22_O O=L3_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R3_LUT4_I3_21_O I1=R3_LUT4_I3_19_O I2=R3_LUT4_I3_20_O I3=R3_LUT4_I3_18_O O=L3_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R3_LUT4_I3_22_O_LUT4_I2_2_O O=L3_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L3_LUT4_I3_17_I2_LUT4_I3_I1_LUT4_O_I3 I3=R3_LUT4_I3_22_O_LUT4_I2_O O=L3_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_21_O I1=R3_LUT4_I3_20_O I2=R3_LUT4_I3_19_O I3=R3_LUT4_I3_18_O O=L3_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L3_LUT4_I3_14_I2_LUT4_O_I3 I1=R3_LUT4_I3_22_O_LUT4_I2_O I2=L3_LUT4_I3_17_I0_LUT4_O_I1 I3=L3_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=L3_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L3_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=L3_LUT4_I3_17_I2_LUT4_I3_I1_LUT4_O_I1 I3=R3_LUT4_I3_22_O_LUT4_I2_2_O O=L3_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_18_O I1=R3_LUT4_I3_20_O I2=R3_LUT4_I3_19_O I3=R3_LUT4_I3_21_O O=L3_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R3_LUT4_I3_22_O_LUT4_I2_2_O O=L3_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_21_O I1=R3_LUT4_I3_19_O I2=R3_LUT4_I3_18_O I3=R3_LUT4_I3_20_O O=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R3_LUT4_I3_22_O_LUT4_I2_O I1=L3_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_1_O I3=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 O=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1 I2=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=L3_LUT4_I3_14_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R3_LUT4_I3_23_O_LUT4_I2_O I1=L3_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 I2=R3_LUT4_I3_22_O_LUT4_I2_2_O I3=L3_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R3_LUT4_I3_21_O I1=R3_LUT4_I3_20_O I2=R3_LUT4_I3_19_O I3=R3_LUT4_I3_18_O O=L3_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=L3(1) D=R2(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(2) D=R2(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(11) D=R2(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(12) D=R2(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(13) D=R2(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(14) D=R2(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(15) D=R2(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(16) D=R2(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(17) D=R2(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(18) D=R2(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(19) D=R2(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(20) D=R2(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(3) D=R2(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(21) D=R2(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(22) D=R2(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(23) D=R2(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(24) D=R2(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(25) D=R2(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(26) D=R2(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(27) D=R2(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(28) D=R2(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(29) D=R2(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(30) D=R2(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(4) D=R2(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(31) D=R2(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(32) D=R2(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(5) D=R2(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(6) D=R2(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(7) D=R2(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(8) D=R2(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(9) D=R2(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L3(10) D=R2(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:131.1-132.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L4(2) I2=L4_LUT4_I1_I2 I3=L4_LUT4_I1_I3 O=R5_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L4(10) I2=L4_LUT4_I1_1_I2 I3=L4_LUT4_I1_1_I3 O=R5_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I1_O_LUT4_I1_O I1=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L4_LUT4_I1_1_I2_LUT4_O_I2 I3=L4_LUT4_I1_1_I2_LUT4_O_I3 O=L4_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I1_O_LUT4_I1_O I1=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L4_LUT4_I1_1_I2_LUT4_O_I2 I3=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3 O=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=L4_LUT4_I3_17_I1_LUT4_O_I0_LUT4_O_I0 I2=R4_LUT4_I3_6_O_LUT4_I2_1_O I3=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_O I1=L4_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_17_I1_LUT4_O_I0_LUT4_O_I1 I3=R4_LUT4_I3_7_O_LUT4_I2_O O=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_17_I2_LUT4_O_I2 I3=R4_LUT4_I3_6_O_LUT4_I2_O O=L4_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_6_O_LUT4_I2_1_O O=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_7_O_LUT4_I2_O I1=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_6_O_LUT4_I2_2_O I3=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_10_O I1=R4_LUT4_I3_11_O I2=R4_LUT4_I3_9_O I3=R4_LUT4_I3_8_O O=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_O I1=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_6_O_LUT4_I2_1_O I3=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_9_O I1=R4_LUT4_I3_10_O I2=R4_LUT4_I3_11_O I3=R4_LUT4_I3_8_O O=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_10_O I1=R4_LUT4_I3_9_O I2=R4_LUT4_I3_8_O I3=R4_LUT4_I3_11_O O=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_7_O_LUT4_I2_O I1=L4_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 I2=L4_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I3=R4_LUT4_I3_6_O_LUT4_I2_2_O O=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O I1=L4_LUT4_I1_1_I3_LUT4_O_I1 I2=L4_LUT4_I1_1_I3_LUT4_O_I2 I3=L4_LUT4_I1_1_I3_LUT4_O_I3 O=L4_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L4_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I1=L4_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_7_O I3=R4_LUT4_I3_6_O O=L4_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R4_LUT4_I3_11_O I1=R4_LUT4_I3_10_O I2=R4_LUT4_I3_9_O I3=R4_LUT4_I3_8_O O=L4_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_11_O I1=R4_LUT4_I3_10_O I2=R4_LUT4_I3_9_O I3=R4_LUT4_I3_8_O O=L4_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I1_3_I2_LUT4_O_I2 I1=L4_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_13_I1_LUT4_O_I2 I3=L4_LUT4_I1_1_I2_LUT4_O_I3 O=L4_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_17_I2_LUT4_O_I2 I3=R4_LUT4_I3_6_O_LUT4_I2_1_O O=L4_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_6_O_LUT4_I2_2_O I3=L4_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_O I1=L4_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I2=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=R4_LUT4_I3_7_O_LUT4_I2_O O=L4_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I1=L4_LUT4_I3_17_I1_LUT4_O_I3 I2=L4_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I1_3_I3_LUT4_O_I0 O=L4_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_O I1=L4_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 I2=L4_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_7_O_LUT4_I2_O O=L4_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4(12) I2=L4_LUT4_I1_2_I2 I3=L4_LUT4_I1_2_I3 O=R5_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_5_I1 I2=L4_LUT4_I3_5_I0_LUT4_O_I3 I3=L4_LUT4_I3_3_I1 O=L4_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L4_LUT4_I1_2_I3_LUT4_O_I0 I1=L4_LUT4_I3_3_I2 I2=L4_LUT4_I3_6_I0_LUT4_O_I3 I3=L4_LUT4_I1_2_I3_LUT4_O_I3 O=L4_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_6_I2_LUT4_O_I1 I2=L4_LUT4_I3_5_I2_LUT4_O_I3 I3=L4_LUT4_I3_5_I2_LUT4_O_I2 O=L4_LUT4_I1_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=L4(1) I2=L4_LUT4_I1_3_I2 I3=L4_LUT4_I1_3_I3 O=R5_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I1_O_LUT4_I1_O I2=L4_LUT4_I1_3_I2_LUT4_O_I2 I3=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O O=L4_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_17_I2_LUT4_O_I2 I3=R4_LUT4_I3_7_O_LUT4_I2_O O=L4_LUT4_I1_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_6_O_LUT4_I2_O O=L4_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_2_O I1=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_6_O_LUT4_I2_1_O I3=L4_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 O=L4_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_11_O I1=R4_LUT4_I3_9_O I2=R4_LUT4_I3_10_O I3=R4_LUT4_I3_8_O O=L4_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I1_3_I3_LUT4_O_I0 I1=L4_LUT4_I1_3_I3_LUT4_O_I1 I2=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I3=L4_LUT4_I3_17_I1 O=L4_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2 I3=L4_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3 O=L4_LUT4_I1_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_7_O_LUT4_I2_O I1=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_6_O_LUT4_I2_1_O I3=L4_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_10_O I1=R4_LUT4_I3_8_O I2=R4_LUT4_I3_9_O I3=R4_LUT4_I3_11_O O=L4_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_O I1=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_6_O_LUT4_I2_2_O I3=L4_LUT4_I3_17_I1_LUT4_O_I0_LUT4_O_I1 O=L4_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I1_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_7_O_LUT4_I2_O I1=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_6_O_LUT4_I2_2_O O=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_11_O I1=R4_LUT4_I3_9_O I2=R4_LUT4_I3_8_O I3=R4_LUT4_I3_10_O O=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_O I1=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_17_I1_LUT4_O_I0_LUT4_O_I1 I3=R4_LUT4_I3_6_O_LUT4_I2_1_O O=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_9_O I1=R4_LUT4_I3_8_O I2=R4_LUT4_I3_11_O I3=R4_LUT4_I3_10_O O=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L4(3) I2=L4_LUT4_I1_4_I2 I3=L4_LUT4_I1_4_I3 O=R5_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_4_I2_LUT4_O_I1 I2=L4_LUT4_I1_5_I2_LUT4_O_I3 I3=L4_LUT4_I1_4_I2_LUT4_O_I3 O=L4_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I1_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_5_O_LUT4_I2_O I1=L4_LUT4_I3_10_I0_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_4_O_LUT4_I2_2_O I3=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=L4_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I2 I2=R4_LUT4_I3_4_O_LUT4_I2_O I3=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_5_O_LUT4_I2_O O=L4_LUT4_I1_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_10_I2_LUT4_O_I1 I3=R4_LUT4_I3_4_O_LUT4_I2_O O=L4_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R4_LUT4_I3_4_O_LUT4_I2_2_O I3=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_1_O I1=R4_LUT4_I3_2_O I2=R4_LUT4_I3_3_O I3=R4_LUT4_I3_O O=L4_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L4_LUT4_I2_I3_LUT4_O_I2 I1=L4_LUT4_I1_5_I3_LUT4_O_I1 I2=L4_LUT4_I3_10_I2 I3=L4_LUT4_I1_4_I3_LUT4_O_I3 O=L4_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I0 I1=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I3_10_I2_LUT4_O_I1 I2=R4_LUT4_I3_5_O_LUT4_I2_O I3=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_3_O I1=R4_LUT4_I3_2_O I2=R4_LUT4_I3_1_O I3=R4_LUT4_I3_O O=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=R4_LUT4_I3_4_O_LUT4_I2_2_O I2=R4_LUT4_I3_4_O_LUT4_I2_O I3=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_5_O_LUT4_I2_O I1=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_4_O_LUT4_I2_O I3=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_4_O_LUT4_I2_2_O I3=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_3_O I1=R4_LUT4_I3_O I2=R4_LUT4_I3_1_O I3=R4_LUT4_I3_2_O O=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L4(25) I2=L4_LUT4_I1_5_I2 I3=L4_LUT4_I1_5_I3 O=R5_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_10_I0 I2=L4_LUT4_I1_5_I2_LUT4_O_I2 I3=L4_LUT4_I1_5_I2_LUT4_O_I3 O=L4_LUT4_I1_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_4_O_LUT4_I2_2_O I3=L4_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_3_O I1=R4_LUT4_I3_1_O I2=R4_LUT4_I3_O I3=R4_LUT4_I3_2_O O=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=R4_LUT4_I3_4_O_LUT4_I2_O I2=R4_LUT4_I3_5_O_LUT4_I2_O I3=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_1_O I1=R4_LUT4_I3_O I2=R4_LUT4_I3_3_O I3=R4_LUT4_I3_2_O O=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I3_10_I0_LUT4_O_I2 I1=L4_LUT4_I3_10_I0_LUT4_O_I1 I2=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R4_LUT4_I3_5_O_LUT4_I2_O I1=L4_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I2 I2=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_4_O_LUT4_I2_O O=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_2_O I1=R4_LUT4_I3_1_O I2=R4_LUT4_I3_3_O I3=R4_LUT4_I3_O O=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_4_O_LUT4_I2_2_O I3=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_2_O I1=R4_LUT4_I3_3_O I2=R4_LUT4_I3_1_O I3=R4_LUT4_I3_O O=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_3_O I1=R4_LUT4_I3_2_O I2=R4_LUT4_I3_1_O I3=R4_LUT4_I3_O O=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_5_I3_LUT4_O_I1 I2=L4_LUT4_I1_5_I3_LUT4_O_I2 I3=L4_LUT4_I2_I3_LUT4_O_I2 O=L4_LUT4_I1_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_10_I1_LUT4_O_I2 O=L4_LUT4_I1_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_4_O_LUT4_I2_O I3=L4_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I2 O=L4_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_5_O_LUT4_I2_O I1=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R4_LUT4_I3_4_O_LUT4_I2_2_O I3=L4_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_2_O I1=R4_LUT4_I3_1_O I2=R4_LUT4_I3_O I3=R4_LUT4_I3_3_O O=L4_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_4_O_LUT4_I2_O O=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_3_O I1=R4_LUT4_I3_2_O I2=R4_LUT4_I3_O I3=R4_LUT4_I3_1_O O=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_2_O I1=R4_LUT4_I3_O I2=R4_LUT4_I3_1_O I3=R4_LUT4_I3_3_O O=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_5_O_LUT4_I2_O I1=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_4_O_LUT4_I2_2_O I3=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_O I1=R4_LUT4_I3_2_O I2=R4_LUT4_I3_1_O I3=R4_LUT4_I3_3_O O=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_O I1=L4_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_4_O_LUT4_I2_2_O I3=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=R4_LUT4_I3_5_O_LUT4_I2_O I3=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4(30) I2=L4_LUT4_I1_6_I2 I3=L4_LUT4_I1_6_I3 O=R5_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_6_I2_LUT4_O_I2 I3=L4_LUT4_I3_16_I0 O=L4_LUT4_I1_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=R4_LUT4_I3_35_O_LUT4_I2_O I1=R4_LUT4_I3_34_O_LUT4_I2_1_O I2=L4_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=L4_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 I1=R4_LUT4_I3_35_O_LUT4_I2_O I2=L4_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_34_O_LUT4_I2_2_O O=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_30_O I1=R4_LUT4_I3_32_O I2=R4_LUT4_I3_31_O I3=R4_LUT4_I3_33_O O=L4_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_34_O_LUT4_I2_1_O I1=L4_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_35_O_LUT4_I2_O I3=L4_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_33_O I1=R4_LUT4_I3_32_O I2=R4_LUT4_I3_30_O I3=R4_LUT4_I3_31_O O=L4_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_6_I3_LUT4_O_I1 I2=L4_LUT4_I1_6_I3_LUT4_O_I2 I3=L4_LUT4_I1_6_I3_LUT4_O_I3 O=L4_LUT4_I1_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I0 I1=L4_LUT4_I3_2_I2_LUT4_O_I2 I2=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I1_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_34_O_LUT4_I2_1_O I1=L4_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_34_O_LUT4_I2_O I3=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_34_O_LUT4_I2_1_O I1=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_34_O_LUT4_I2_O I3=L4_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 O=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_35_O_LUT4_I2_O I1=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I0 I2=L4_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_34_O_LUT4_I2_2_O O=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_34_O_LUT4_I2_1_O O=L4_LUT4_I1_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I0 I3=R4_LUT4_I3_34_O_LUT4_I2_2_O O=L4_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_31_O I1=R4_LUT4_I3_32_O I2=R4_LUT4_I3_33_O I3=R4_LUT4_I3_30_O O=L4_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L4_LUT4_I3_2_I0_LUT4_O_I2 I1=L4_LUT4_I3_2_I0_LUT4_O_I0 I2=L4_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=L4_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 I1=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I0 I2=R4_LUT4_I3_35_O I3=R4_LUT4_I3_34_O O=L4_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=L4_LUT4_I1_I2_LUT4_O_I0 I1=L4_LUT4_I1_I2_LUT4_O_I1 I2=R4_LUT4_I3_22_O I3=R4_LUT4_I3_23_O O=L4_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R4_LUT4_I3_21_O I1=R4_LUT4_I3_20_O I2=R4_LUT4_I3_19_O I3=R4_LUT4_I3_18_O O=L4_LUT4_I1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R4_LUT4_I3_19_O I1=R4_LUT4_I3_18_O I2=R4_LUT4_I3_21_O I3=R4_LUT4_I3_20_O O=L4_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I1_I3_LUT4_O_I0 I1=L4_LUT4_I1_I3_LUT4_O_I1 I2=L4_LUT4_I1_I3_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I3 O=L4_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 I2=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3 O=L4_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I0 I2=R4_LUT4_I3_23_O_LUT4_I2_O I3=L4_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_1_O I1=L4_LUT4_I3_9_I2_LUT4_I1_I3_LUT4_O_I1 I2=R4_LUT4_I3_22_O_LUT4_I2_O I3=L4_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_1_O I1=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_9_I2_LUT4_I1_I3_LUT4_O_I1 I3=R4_LUT4_I3_22_O_LUT4_I2_O O=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_23_O_LUT4_I2_O I3=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=R4_LUT4_I3_22_O_LUT4_I2_2_O I2=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R4_LUT4_I3_21_O I1=R4_LUT4_I3_20_O I2=R4_LUT4_I3_18_O I3=R4_LUT4_I3_19_O O=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_20_O I1=R4_LUT4_I3_21_O I2=R4_LUT4_I3_19_O I3=R4_LUT4_I3_18_O O=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L4_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I0 I1=R4_LUT4_I3_23_O_LUT4_I2_O I2=R4_LUT4_I3_22_O_LUT4_I2_1_O I3=L4_LUT4_I1_I2_LUT4_O_I1 O=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_1_O I1=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 I3=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R4_LUT4_I3_18_O I1=R4_LUT4_I3_20_O I2=R4_LUT4_I3_19_O I3=R4_LUT4_I3_21_O O=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_9_I2_LUT4_I1_I3_LUT4_O_I1 I3=R4_LUT4_I3_22_O_LUT4_I2_2_O O=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 I1=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=R4_LUT4_I3_22_O_LUT4_I2_O I3=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_21_O I1=R4_LUT4_I3_20_O I2=R4_LUT4_I3_19_O I3=R4_LUT4_I3_18_O O=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_1_O I1=L4_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_23_O_LUT4_I2_O I3=L4_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3 I2=L4_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I0 I3=R4_LUT4_I3_22_O_LUT4_I2_1_O O=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I1=L4_LUT4_I3_9_I1_LUT4_O_I1 I2=L4_LUT4_I3_9_I2_LUT4_I1_I0 I3=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_22_O_LUT4_I2_1_O O=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_20_O I1=R4_LUT4_I3_19_O I2=R4_LUT4_I3_18_O I3=R4_LUT4_I3_21_O O=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_23_O_LUT4_I2_O I1=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R4_LUT4_I3_22_O_LUT4_I2_O I3=L4_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_21_O I1=R4_LUT4_I3_20_O I2=R4_LUT4_I3_19_O I3=R4_LUT4_I3_18_O O=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4(8) I3=L4_LUT4_I2_I3 O=R5_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4(15) I3=L4_LUT4_I2_1_I3 O=R5_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L4_LUT4_I2_1_I3_LUT4_O_I0 I1=L4_LUT4_I3_4_I0_LUT4_I0_O I2=L4_LUT4_I2_1_I3_LUT4_O_I2 I3=L4_LUT4_I2_1_I3_LUT4_O_I3 O=L4_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 I3=L4_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 O=L4_LUT4_I2_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_1_O I1=L4_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_O I3=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 O=L4_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_17_O_LUT4_I2_O I1=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I2=R4_LUT4_I3_16_O_LUT4_I2_2_O I3=L4_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_4_I0_LUT4_O_I3 I3=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O O=L4_LUT4_I2_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4(17) I3=L4_LUT4_I2_2_I3 O=R5_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I2_2_I3_LUT4_O_I1 I2=L4_LUT4_I2_2_I3_LUT4_O_I2 I3=L4_LUT4_I3_7_I1_LUT4_O_I0 O=L4_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I2 I1=R4_LUT4_I3_41_O_LUT4_I2_O I2=L4_LUT4_I3_7_I2_LUT4_O_I1 I3=L4_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I2_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_40_O_LUT4_I2_O O=L4_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_19_I2_LUT4_I1_I2 I3=L4_LUT4_I3_19_I1_LUT4_O_I3 O=L4_LUT4_I2_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4(18) I3=L4_LUT4_I2_3_I3 O=R5_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L4_LUT4_I2_3_I3_LUT4_O_I0 I1=L4_LUT4_I3_9_I1 I2=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L4_LUT4_I2_3_I3_LUT4_O_I3 O=L4_LUT4_I2_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_9_I2_LUT4_I1_I3 I2=L4_LUT4_I3_9_I2_LUT4_I1_I2 I3=L4_LUT4_I3_9_I2_LUT4_I1_I0 O=L4_LUT4_I2_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3 I3=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I2_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4(28) I3=L4_LUT4_I2_4_I3 O=R5_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L4_LUT4_I2_4_I3_LUT4_O_I0 I1=L4_LUT4_I2_4_I3_LUT4_O_I1 I2=L4_LUT4_I2_4_I3_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I1 O=L4_LUT4_I2_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I2_4_I3_LUT4_O_I0_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I2_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I2_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I2_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I2_4_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_1_O I1=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_22_O_LUT4_I2_O I3=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I2_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I1_I2_LUT4_O_I0 I2=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=R4_LUT4_I3_23_O_LUT4_I2_O O=L4_LUT4_I2_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_9_I1_LUT4_O_I1 I3=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L4_LUT4_I2_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L4_LUT4_I2_I3_LUT4_O_I0 I1=L4_LUT4_I3_10_I2 I2=L4_LUT4_I2_I3_LUT4_O_I2 I3=L4_LUT4_I2_I3_LUT4_O_I3 O=L4_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=L4_LUT4_I3_10_I1_LUT4_O_I1 I1=L4_LUT4_I1_4_I3_LUT4_O_I3 I2=L4_LUT4_I1_5_I3_LUT4_O_I2 I3=L4_LUT4_I3_10_I1_LUT4_O_I3 O=L4_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L4_LUT4_I3_10_I0_LUT4_O_I3 I1=L4_LUT4_I1_4_I2_LUT4_O_I3 I2=L4_LUT4_I1_5_I2_LUT4_O_I2 I3=L4_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_2_O I1=L4_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 I2=L4_LUT4_I3_10_I0_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=L4_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_5_O_LUT4_I2_O O=L4_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_4_I2_LUT4_O_I1 I2=L4_LUT4_I1_5_I2_LUT4_O_I2 I3=L4_LUT4_I1_4_I2_LUT4_O_I3 O=L4_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L4_LUT4_I3_I0 I1=L4_LUT4_I3_I1 I2=L4_LUT4_I3_I2 I3=L4(4) O=R5_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L4_LUT4_I3_1_I0 I1=L4_LUT4_I3_1_I1 I2=L4_LUT4_I3_1_I2 I3=L4(5) O=R5_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L4_LUT4_I3_10_I0 I1=L4_LUT4_I3_10_I1 I2=L4_LUT4_I3_10_I2 I3=L4(14) O=R5_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_10_I0_LUT4_O_I1 I2=L4_LUT4_I3_10_I0_LUT4_O_I2 I3=L4_LUT4_I3_10_I0_LUT4_O_I3 O=L4_LUT4_I3_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 I2=L4_LUT4_I3_10_I0_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_4_O_LUT4_I2_O O=L4_LUT4_I3_10_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_3_O I1=R4_LUT4_I3_2_O I2=R4_LUT4_I3_1_O I3=R4_LUT4_I3_O O=L4_LUT4_I3_10_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_5_O_LUT4_I2_O I1=L4_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_4_O_LUT4_I2_2_O I3=L4_LUT4_I3_10_I2_LUT4_O_I1 O=L4_LUT4_I3_10_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_3_O I1=R4_LUT4_I3_1_O I2=R4_LUT4_I3_2_O I3=R4_LUT4_I3_O O=L4_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_2_O I1=L4_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 I2=L4_LUT4_I1_5_I2_LUT4_O_I3 I3=L4_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_10_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_5_O_LUT4_I2_O O=L4_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R4_LUT4_I3_4_O_LUT4_I2_O O=L4_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_10_I1_LUT4_O_I1 I2=L4_LUT4_I3_10_I1_LUT4_O_I2 I3=L4_LUT4_I3_10_I1_LUT4_O_I3 O=L4_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_10_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R4_LUT4_I3_4_O_LUT4_I2_O I3=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=R4_LUT4_I3_5_O_LUT4_I2_O I2=R4_LUT4_I3_4_O_LUT4_I2_2_O I3=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L4_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_10_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I3_10_I0_LUT4_O_I1_LUT4_O_I2 I2=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R4_LUT4_I3_4_O_LUT4_I2_2_O O=L4_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_5_O_LUT4_I2_O I1=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_4_O_LUT4_I2_O I3=L4_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I0 I3=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_5_O_LUT4_I2_O I1=L4_LUT4_I3_10_I2_LUT4_O_I1 I2=L4_LUT4_I1_4_I2_LUT4_O_I1 I3=L4_LUT4_I3_10_I2_LUT4_O_I3 O=L4_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R4_LUT4_I3_3_O I1=R4_LUT4_I3_2_O I2=R4_LUT4_I3_1_O I3=R4_LUT4_I3_O O=L4_LUT4_I3_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_4_O_LUT4_I2_2_O O=L4_LUT4_I3_10_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_4_O_LUT4_I2_1_O I1=L4_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_4_O_LUT4_I2_O I3=L4_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_3_O I1=R4_LUT4_I3_2_O I2=R4_LUT4_I3_1_O I3=R4_LUT4_I3_O O=L4_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L4_LUT4_I3_2_I1 I1=L4_LUT4_I1_6_I2 I2=L4_LUT4_I3_11_I2 I3=L4(16) O=R5_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_11_I2_LUT4_O_I2 I3=L4_LUT4_I1_6_I3_LUT4_O_I3 O=L4_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_34_O_LUT4_I2_2_O I1=R4_LUT4_I3_34_O_LUT4_I2_O I2=L4_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R4_LUT4_I3_35_O_LUT4_I2_O I1=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I0 I2=R4_LUT4_I3_34_O_LUT4_I2_O I3=L4_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 O=L4_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_33_O I1=R4_LUT4_I3_32_O I2=R4_LUT4_I3_31_O I3=R4_LUT4_I3_30_O O=L4_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R4_LUT4_I3_34_O_LUT4_I2_O I1=L4_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_34_O_LUT4_I2_2_O I3=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 O=L4_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_I0 I1=L4_LUT4_I3_12_I1 I2=L4_LUT4_I3_12_I2 I3=L4(19) O=R5_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_12_I1_LUT4_O_I1 I2=L4_LUT4_I3_12_I1_LUT4_O_I2 I3=L4_LUT4_I3_I0_LUT4_O_I3 O=L4_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_8_I0_LUT4_O_I0 I3=R4_LUT4_I3_28_O_LUT4_I2_O O=L4_LUT4_I3_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 I3=R4_LUT4_I3_28_O_LUT4_I2_1_O O=L4_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_12_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_O I1=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_28_O_LUT4_I2_2_O I3=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_1_O I1=L4_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 I2=R4_LUT4_I3_29_O_LUT4_I2_O I3=L4_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_I2_LUT4_O_I0 I1=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O I2=L4_LUT4_I3_12_I2_LUT4_O_I2 I3=L4_LUT4_I3_8_I1_LUT4_O_I2 O=L4_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_O I1=L4_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 I2=L4_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_28_O_LUT4_I2_1_O O=L4_LUT4_I3_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_13_I0 I1=L4_LUT4_I3_13_I1 I2=L4_LUT4_I3_13_I2 I3=L4(20) O=R5_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O O=L4_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_13_I1_LUT4_O_I2 I3=L4_LUT4_I1_3_I2_LUT4_O_I2 O=L4_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_13_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_O I1=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_6_O_LUT4_I2_2_O I3=L4_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_2_O I1=L4_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_6_O_LUT4_I2_1_O I3=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_6_O_LUT4_I2_O O=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I2=R4_LUT4_I3_7_O_LUT4_I2_O I3=L4_LUT4_I3_17_I1_LUT4_O_I0_LUT4_O_I0 O=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_10_O I1=R4_LUT4_I3_9_O I2=R4_LUT4_I3_11_O I3=R4_LUT4_I3_8_O O=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_7_O_LUT4_I2_O I1=L4_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_6_O_LUT4_I2_1_O I3=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I1_3_I3_LUT4_O_I1 I2=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I3=L4_LUT4_I3_17_I2 O=L4_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L4_LUT4_I3_14_I0 I1=L4_LUT4_I3_14_I1 I2=L4_LUT4_I3_14_I2 I3=L4(21) O=R5_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_1_I0_LUT4_O_I1 I2=L4_LUT4_I2_1_I3_LUT4_O_I0 I3=L4_LUT4_I3_4_I0_LUT4_I0_O O=L4_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_4_I0_LUT4_O_I2 I2=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O I3=L4_LUT4_I3_4_I0_LUT4_I0_O O=L4_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_4_I2_LUT4_O_I2 I2=L4_LUT4_I3_14_I2_LUT4_O_I2 I3=L4_LUT4_I3_14_I2_LUT4_O_I3 O=L4_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I2 I3=R4_LUT4_I3_16_O_LUT4_I2_O O=L4_LUT4_I3_14_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_16_O_LUT4_I2_1_O O=L4_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_O I3=L4_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 I3=R4_LUT4_I3_16_O_LUT4_I2_1_O O=L4_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L4_LUT4_I3_15_I0 I1=L4_LUT4_I3_15_I1 I2=L4_LUT4_I3_15_I2 I3=L4(23) O=R5_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L4_LUT4_I3_19_I1 I1=L4_LUT4_I3_7_I0_LUT4_O_I2 I2=L4_LUT4_I3_7_I0_LUT4_O_I3 I3=L4_LUT4_I3_15_I0_LUT4_O_I3 O=L4_LUT4_I3_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_15_I0_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_40_O_LUT4_I2_O O=L4_LUT4_I3_15_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_15_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_40_O_LUT4_I2_2_O I3=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I2 O=L4_LUT4_I3_15_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_1_O I1=L4_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R4_LUT4_I3_41_O_LUT4_I2_O I3=L4_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_15_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_7_I1_LUT4_O_I3 I2=L4_LUT4_I3_7_I1_LUT4_O_I2 I3=L4_LUT4_I3_7_I1_LUT4_O_I1 O=L4_LUT4_I3_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_7_I2_LUT4_O_I1 I3=L4_LUT4_I3_15_I2_LUT4_O_I3 O=L4_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_15_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_O I1=L4_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_40_O_LUT4_I2_2_O O=L4_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_1_O I1=L4_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_41_O_LUT4_I2_O O=L4_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_16_I0 I1=L4_LUT4_I3_16_I1 I2=L4_LUT4_I3_16_I2 I3=L4(24) O=R5_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_16_I0_LUT4_O_I2 I3=L4_LUT4_I3_16_I0_LUT4_O_I3 O=L4_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=R4_LUT4_I3_35_O_LUT4_I2_O I1=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_34_O_LUT4_I2_2_O I3=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I0 O=L4_LUT4_I3_16_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I0 I1=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_34_O_LUT4_I2_1_O O=L4_LUT4_I3_16_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=R4_LUT4_I3_32_O I1=R4_LUT4_I3_33_O I2=R4_LUT4_I3_31_O I3=R4_LUT4_I3_30_O O=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_32_O I1=R4_LUT4_I3_30_O I2=R4_LUT4_I3_31_O I3=R4_LUT4_I3_33_O O=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_35_O_LUT4_I2_O O=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_16_I1_LUT4_O_I1 I2=L4_LUT4_I3_2_I0_LUT4_O_I0 I3=L4_LUT4_I3_16_I1_LUT4_O_I3 O=L4_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_34_O_LUT4_I2_2_O O=L4_LUT4_I3_16_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_34_O_LUT4_I2_2_O I1=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 I3=R4_LUT4_I3_34_O_LUT4_I2_O O=L4_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=R4_LUT4_I3_32_O I1=R4_LUT4_I3_31_O I2=R4_LUT4_I3_33_O I3=R4_LUT4_I3_30_O O=L4_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_11_I2_LUT4_O_I2 I2=L4_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I0 I3=L4_LUT4_I1_6_I3_LUT4_O_I2 O=L4_LUT4_I3_16_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_16_I2_LUT4_O_I1 I2=L4_LUT4_I3_16_I2_LUT4_O_I2 I3=R4_LUT4_I3_34_O_LUT4_I2_2_O O=L4_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_35_O_LUT4_I2_O O=L4_LUT4_I3_16_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_34_O_LUT4_I2_1_O I1=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_34_O_LUT4_I2_O I3=L4_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_33_O I1=R4_LUT4_I3_32_O I2=R4_LUT4_I3_31_O I3=R4_LUT4_I3_30_O O=L4_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_35_O_LUT4_I2_O I1=L4_LUT4_I3_16_I2_LUT4_O_I2 I2=R4_LUT4_I3_34_O_LUT4_I2_2_O I3=L4_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 O=L4_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_33_O I1=R4_LUT4_I3_32_O I2=R4_LUT4_I3_31_O I3=R4_LUT4_I3_30_O O=L4_LUT4_I3_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L4_LUT4_I3_17_I0 I1=L4_LUT4_I3_17_I1 I2=L4_LUT4_I3_17_I2 I3=L4(26) O=R5_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O I1=L4_LUT4_I1_1_I3_LUT4_O_I2 I2=L4_LUT4_I3_13_I1 I3=L4_LUT4_I3_17_I0_LUT4_O_I3 O=L4_LUT4_I3_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I1_O_LUT4_I1_O O=L4_LUT4_I3_17_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L4_LUT4_I3_17_I1_LUT4_O_I0 I1=L4_LUT4_I3_17_I1_LUT4_O_I1 I2=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I3=L4_LUT4_I3_17_I1_LUT4_O_I3 O=L4_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L4_LUT4_I3_17_I1_LUT4_O_I0_LUT4_O_I0 I1=L4_LUT4_I3_17_I1_LUT4_O_I0_LUT4_O_I1 I2=R4_LUT4_I3_7_O I3=R4_LUT4_I3_6_O O=L4_LUT4_I3_17_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R4_LUT4_I3_11_O I1=R4_LUT4_I3_10_O I2=R4_LUT4_I3_9_O I3=R4_LUT4_I3_8_O O=L4_LUT4_I3_17_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_11_O I1=R4_LUT4_I3_10_O I2=R4_LUT4_I3_8_O I3=R4_LUT4_I3_9_O O=L4_LUT4_I3_17_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_7_O_LUT4_I2_O I1=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_6_O_LUT4_I2_2_O I3=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_17_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 I1=R4_LUT4_I3_6_O_LUT4_I2_2_O I2=R4_LUT4_I3_6_O_LUT4_I2_1_O I3=L4_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I2=L4_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=R4_LUT4_I3_7_O_LUT4_I2_O O=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I1_O I2=R4_LUT4_I3_6_O_LUT4_I2_O I3=L4_LUT4_I3_17_I1_LUT4_O_I0_LUT4_O_I0 O=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_11_O I1=R4_LUT4_I3_10_O I2=R4_LUT4_I3_9_O I3=R4_LUT4_I3_8_O O=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R4_LUT4_I3_7_O_LUT4_I2_O I1=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3 I2=R4_LUT4_I3_6_O_LUT4_I2_1_O I3=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 O=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I3_I2 I3=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O O=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_O I1=L4_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_6_O_LUT4_I2_2_O I3=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_8_O I1=R4_LUT4_I3_10_O I2=R4_LUT4_I3_9_O I3=R4_LUT4_I3_11_O O=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_17_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_O I1=L4_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I3 I2=L4_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_6_O_LUT4_I2_2_O O=L4_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_7_O_LUT4_I2_O I1=L4_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_6_O_LUT4_I2_1_O I3=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_17_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_17_I2_LUT4_O_I1 I2=L4_LUT4_I3_17_I2_LUT4_O_I2 I3=R4_LUT4_I3_6_O_LUT4_I2_2_O O=L4_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_6_O_LUT4_I2_1_O O=L4_LUT4_I3_17_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_6_O_LUT4_I2_O I1=L4_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I3=R4_LUT4_I3_7_O_LUT4_I2_O O=L4_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_11_O I1=R4_LUT4_I3_8_O I2=R4_LUT4_I3_9_O I3=R4_LUT4_I3_10_O O=L4_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_11_O I1=R4_LUT4_I3_10_O I2=R4_LUT4_I3_9_O I3=R4_LUT4_I3_8_O O=L4_LUT4_I3_17_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L4_LUT4_I3_I0 I1=L4_LUT4_I3_18_I1 I2=L4_LUT4_I3_18_I2 I3=L4(29) O=R5_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L4_LUT4_I3_8_I1 I1=L4_LUT4_I3_18_I1_LUT4_O_I1 I2=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O I3=L4_LUT4_I3_18_I1_LUT4_O_I3 O=L4_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_28_O_LUT4_I2_1_O O=L4_LUT4_I3_18_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I0 I1=L4_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_28_O I3=R4_LUT4_I3_29_O O=L4_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=L4_LUT4_I3_I2_LUT4_O_I2 I1=L4_LUT4_I3_8_I2_LUT4_O_I2 I2=L4_LUT4_I3_I2_LUT4_O_I1 I3=L4_LUT4_I3_8_I2_LUT4_O_I3 O=L4_LUT4_I3_18_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_8_I0_LUT4_O_I2 I3=L4_LUT4_I3_12_I1_LUT4_O_I1 O=L4_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L4_LUT4_I3_19_I0 I1=L4_LUT4_I3_19_I1 I2=L4_LUT4_I3_19_I2 I3=L4(31) O=R5_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_7_I2_LUT4_O_I3 I2=L4_LUT4_I3_19_I0_LUT4_O_I2 I3=L4_LUT4_I3_7_I1_LUT4_O_I1 O=L4_LUT4_I3_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_19_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_O I1=L4_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I3 I2=L4_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 I3=R4_LUT4_I3_40_O_LUT4_I2_2_O O=L4_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_1_O I1=L4_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_41_O_LUT4_I2_O I3=L4_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_39_O I1=R4_LUT4_I3_38_O I2=R4_LUT4_I3_37_O I3=R4_LUT4_I3_36_O O=L4_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_19_I1_LUT4_O_I1 I2=L4_LUT4_I3_19_I1_LUT4_O_I2 I3=L4_LUT4_I3_19_I1_LUT4_O_I3 O=L4_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_O I1=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_40_O_LUT4_I2_1_O O=L4_LUT4_I3_19_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_41_O_LUT4_I2_O I1=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_40_O_LUT4_I2_2_O O=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_39_O I1=R4_LUT4_I3_38_O I2=R4_LUT4_I3_36_O I3=R4_LUT4_I3_37_O O=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_38_O I1=R4_LUT4_I3_37_O I2=R4_LUT4_I3_39_O I3=R4_LUT4_I3_36_O O=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_41_O_LUT4_I2_O I1=L4_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_40_O_LUT4_I2_2_O I3=L4_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_19_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_38_O I1=R4_LUT4_I3_36_O I2=R4_LUT4_I3_37_O I3=R4_LUT4_I3_39_O O=L4_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_38_O I1=R4_LUT4_I3_39_O I2=R4_LUT4_I3_37_O I3=R4_LUT4_I3_36_O O=L4_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I2 I1=R4_LUT4_I3_40_O_LUT4_I2_1_O I2=L4_LUT4_I3_7_I0_LUT4_O_I2 I3=L4_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_19_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_40_O_LUT4_I2_2_O O=L4_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_O I1=L4_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R4_LUT4_I3_41_O_LUT4_I2_O I3=L4_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_19_I2 I2=L4_LUT4_I3_19_I2_LUT4_I1_I2 I3=L4_LUT4_I3_15_I0_LUT4_O_I3 O=L4_LUT4_I3_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_19_I2_LUT4_O_I2 I3=L4_LUT4_I3_19_I2_LUT4_O_I3 O=L4_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_O I1=L4_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_41_O_LUT4_I2_O I3=L4_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_39_O I1=R4_LUT4_I3_37_O I2=R4_LUT4_I3_36_O I3=R4_LUT4_I3_38_O O=L4_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_1_O I1=L4_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 I2=L4_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_40_O_LUT4_I2_2_O O=L4_LUT4_I2_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_39_O I1=R4_LUT4_I3_38_O I2=R4_LUT4_I3_37_O I3=R4_LUT4_I3_36_O O=L4_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_1_O I1=L4_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_40_O_LUT4_I2_2_O I3=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I1 O=L4_LUT4_I3_19_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_39_O I1=R4_LUT4_I3_38_O I2=R4_LUT4_I3_37_O I3=R4_LUT4_I3_36_O O=L4_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I2_1_I3_LUT4_O_I0 I1=L4_LUT4_I3_1_I0_LUT4_O_I1 I2=L4_LUT4_I3_4_I0_LUT4_I0_O I3=L4_LUT4_I3_1_I0_LUT4_O_I3 O=L4_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_O I1=L4_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_2_O I3=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 O=L4_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_1_O I1=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_17_O_LUT4_I2_O O=L4_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_15_O I1=R4_LUT4_I3_14_O I2=R4_LUT4_I3_13_O I3=R4_LUT4_I3_12_O O=L4_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L4_LUT4_I3_1_I1_LUT4_O_I0 I1=L4_LUT4_I3_1_I1_LUT4_O_I1 I2=L4_LUT4_I3_1_I1_LUT4_O_I2 I3=L4_LUT4_I3_1_I1_LUT4_O_I3 O=L4_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I1=L4_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 I2=R4_LUT4_I3_17_O I3=R4_LUT4_I3_16_O O=L4_LUT4_I3_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R4_LUT4_I3_14_O I1=R4_LUT4_I3_12_O I2=R4_LUT4_I3_13_O I3=R4_LUT4_I3_15_O O=L4_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_1_O I1=L4_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 I3=R4_LUT4_I3_16_O_LUT4_I2_O O=L4_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_1_I2_LUT4_O_I1 I1=R4_LUT4_I3_16_O_LUT4_I2_2_O I2=R4_LUT4_I3_17_O_LUT4_I2_O I3=L4_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_1_O I1=L4_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I2 I2=R4_LUT4_I3_16_O_LUT4_I2_O I3=L4_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_17_O_LUT4_I2_O I1=L4_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 I2=L4_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 I3=R4_LUT4_I3_16_O_LUT4_I2_2_O O=L4_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_1_I2_LUT4_O_I1 I1=R4_LUT4_I3_17_O_LUT4_I2_O I2=R4_LUT4_I3_16_O_LUT4_I2_2_O I3=L4_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_15_O I1=R4_LUT4_I3_14_O I2=R4_LUT4_I3_13_O I3=R4_LUT4_I3_12_O O=L4_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_1_O I1=L4_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_17_O_LUT4_I2_O I3=L4_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_15_O I1=R4_LUT4_I3_13_O I2=R4_LUT4_I3_14_O I3=R4_LUT4_I3_12_O O=L4_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_15_O I1=R4_LUT4_I3_13_O I2=R4_LUT4_I3_12_O I3=R4_LUT4_I3_14_O O=L4_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L4_LUT4_I3_4_I2_LUT4_O_I0 I1=L4_LUT4_I3_1_I2 I2=L4_LUT4_I3_1_I1_LUT4_O_I2 I3=L4_LUT4_I3_14_I2_LUT4_O_I2 O=L4_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_1_O I1=L4_LUT4_I3_1_I2_LUT4_O_I1 I2=L4_LUT4_I3_1_I2_LUT4_O_I2 I3=L4_LUT4_I3_1_I2_LUT4_O_I3 O=L4_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R4_LUT4_I3_15_O I1=R4_LUT4_I3_12_O I2=R4_LUT4_I3_13_O I3=R4_LUT4_I3_14_O O=L4_LUT4_I3_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_4_I2_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_2_O I3=L4_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L4_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 I1=R4_LUT4_I3_16_O_LUT4_I2_1_O I2=R4_LUT4_I3_16_O_LUT4_I2_O I3=L4_LUT4_I3_1_I2_LUT4_O_I1 O=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_15_O I1=R4_LUT4_I3_14_O I2=R4_LUT4_I3_13_O I3=R4_LUT4_I3_12_O O=L4_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R4_LUT4_I3_17_O_LUT4_I2_O I1=L4_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_2_O I3=L4_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_15_O I1=R4_LUT4_I3_14_O I2=R4_LUT4_I3_12_O I3=R4_LUT4_I3_13_O O=L4_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_14_O I1=R4_LUT4_I3_15_O I2=R4_LUT4_I3_13_O I3=R4_LUT4_I3_12_O O=L4_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L4_LUT4_I3_2_I0 I1=L4_LUT4_I3_2_I1 I2=L4_LUT4_I3_2_I2 I3=L4(6) O=R5_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=L4_LUT4_I3_2_I0_LUT4_O_I0 I1=L4_LUT4_I3_2_I0_LUT4_O_I1 I2=L4_LUT4_I3_2_I0_LUT4_O_I2 I3=L4_LUT4_I1_6_I3_LUT4_O_I2 O=L4_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 I2=L4_LUT4_I3_16_I2_LUT4_O_I2 I3=R4_LUT4_I3_34_O_LUT4_I2_O O=L4_LUT4_I3_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_34_O_LUT4_I2_1_O O=L4_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_33_O I1=R4_LUT4_I3_32_O I2=R4_LUT4_I3_31_O I3=R4_LUT4_I3_30_O O=L4_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I0 I1=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_34_O_LUT4_I2_1_O I3=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R4_LUT4_I3_33_O I1=R4_LUT4_I3_32_O I2=R4_LUT4_I3_31_O I3=R4_LUT4_I3_30_O O=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_33_O I1=R4_LUT4_I3_31_O I2=R4_LUT4_I3_30_O I3=R4_LUT4_I3_32_O O=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_34_O_LUT4_I2_2_O I1=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_35_O_LUT4_I2_O I3=L4_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 O=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_33_O I1=R4_LUT4_I3_31_O I2=R4_LUT4_I3_32_O I3=R4_LUT4_I3_30_O O=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I0 I1=R4_LUT4_I3_34_O_LUT4_I2_1_O I2=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=R4_LUT4_I3_31_O I1=R4_LUT4_I3_30_O I2=R4_LUT4_I3_33_O I3=R4_LUT4_I3_32_O O=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I0 I3=R4_LUT4_I3_35_O_LUT4_I2_O O=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_35_O_LUT4_I2_O I1=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 I2=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I0 I3=R4_LUT4_I3_34_O_LUT4_I2_2_O O=L4_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_32_O I1=R4_LUT4_I3_31_O I2=R4_LUT4_I3_30_O I3=R4_LUT4_I3_33_O O=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_16_I2 I2=L4_LUT4_I3_2_I1_LUT4_O_I2 I3=L4_LUT4_I3_2_I1_LUT4_O_I3 O=L4_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_16_I0_LUT4_O_I2 I2=L4_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_16_I0_LUT4_O_I3 O=L4_LUT4_I3_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_34_O_LUT4_I2_1_O I1=L4_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_34_O_LUT4_I2_O O=L4_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_33_O I1=R4_LUT4_I3_30_O I2=R4_LUT4_I3_31_O I3=R4_LUT4_I3_32_O O=L4_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I0 I1=L4_LUT4_I1_6_I2_LUT4_O_I2 I2=L4_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R4_LUT4_I3_34_O_LUT4_I2_1_O I1=L4_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_35_O_LUT4_I2_O I3=L4_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I1 O=L4_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=R4_LUT4_I3_34_O_LUT4_I2_2_O I2=L4_LUT4_I3_16_I0_LUT4_O_I3_LUT4_O_I0 I3=R4_LUT4_I3_34_O_LUT4_I2_O O=L4_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_2_I2_LUT4_O_I2 I3=L4_LUT4_I3_2_I1_LUT4_O_I2 O=L4_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_2_I2_LUT4_O_I2 I3=L4_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I0 O=L4_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L4_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 I1=R4_LUT4_I3_34_O_LUT4_I2_1_O I2=R4_LUT4_I3_34_O_LUT4_I2_2_O I3=L4_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=L4_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_35_O_LUT4_I2_O I1=L4_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 I2=L4_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I0 I3=R4_LUT4_I3_34_O_LUT4_I2_O O=L4_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_3_I0 I1=L4_LUT4_I3_3_I1 I2=L4_LUT4_I3_3_I2 I3=L4(22) O=R5_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L4_LUT4_I3_5_I1 I1=L4_LUT4_I3_6_I0_LUT4_O_I3 I2=L4_LUT4_I3_3_I0_LUT4_O_I2 I3=L4_LUT4_I3_5_I1_LUT4_O_I3 O=L4_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_3_I1_LUT4_O_I1 I2=L4_LUT4_I3_3_I2_LUT4_O_I1 I3=R4_LUT4_I3_46_O_LUT4_I2_O O=L4_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_46_O_LUT4_I2_1_O O=L4_LUT4_I3_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2 I2=R4_LUT4_I3_46_O_LUT4_I2_2_O I3=L4_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 O=L4_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_46_O_LUT4_I2_1_O I1=L4_LUT4_I3_3_I2_LUT4_O_I1 I2=L4_LUT4_I3_3_I2_LUT4_O_I2 I3=L4_LUT4_I3_3_I2_LUT4_O_I3 O=L4_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R4_LUT4_I3_43_O I1=R4_LUT4_I3_44_O I2=R4_LUT4_I3_45_O I3=R4_LUT4_I3_42_O O=L4_LUT4_I3_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_46_O_LUT4_I2_2_O I1=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=R4_LUT4_I3_46_O_LUT4_I2_O I3=L4_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2 O=L4_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_6_I1_LUT4_I3_I1_LUT4_O_I0 I2=R4_LUT4_I3_46_O_LUT4_I2_1_O I3=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I0 O=L4_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_5_I1_LUT4_O_I1 I3=R4_LUT4_I3_47_O_LUT4_I2_O O=L4_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_46_O_LUT4_I2_2_O I1=L4_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I0 I2=R4_LUT4_I3_46_O_LUT4_I2_O I3=L4_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_4_I0 I1=L4_LUT4_I3_4_I1 I2=L4_LUT4_I3_4_I2 I3=L4(27) O=R5_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L4_LUT4_I3_4_I0 I1=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O I2=L4_LUT4_I3_4_I1_LUT4_O_I3 I3=L4_LUT4_I3_4_I1_LUT4_O_I1 O=L4_LUT4_I3_4_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L4_LUT4_I3_4_I1_LUT4_O_I3 I1=L4_LUT4_I3_4_I0 I2=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O I3=L4_LUT4_I3_4_I0_LUT4_I1_I3 O=L4_LUT4_I3_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 I3=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3 O=L4_LUT4_I3_4_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_17_O_LUT4_I2_O I1=L4_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 I2=R4_LUT4_I3_16_O_LUT4_I2_2_O I3=L4_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3 I1=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 I2=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_I2 I3=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_I3 O=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R4_LUT4_I3_17_O_LUT4_I2_O I1=L4_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_2_O I3=L4_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_1_O I1=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I2=R4_LUT4_I3_16_O_LUT4_I2_O I3=L4_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 O=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_4_I0_LUT4_O_I2 I3=L4_LUT4_I3_4_I0_LUT4_O_I3 O=L4_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_1_O I1=L4_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_O I3=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 O=L4_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_13_O I1=R4_LUT4_I3_14_O I2=R4_LUT4_I3_15_O I3=R4_LUT4_I3_12_O O=L4_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_17_O_LUT4_I2_O I1=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_2_O I3=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 O=L4_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_1_O I1=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I2=R4_LUT4_I3_16_O_LUT4_I2_O I3=L4_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_17_O_LUT4_I2_O I1=L4_LUT4_I3_1_I1_LUT4_O_I0_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_2_O I3=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 O=L4_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_1_I0_LUT4_O_I1 I1=L4_LUT4_I3_4_I1_LUT4_O_I1 I2=L4_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O I3=L4_LUT4_I3_4_I1_LUT4_O_I3 O=L4_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I1=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_O I3=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R4_LUT4_I3_12_O I1=R4_LUT4_I3_14_O I2=R4_LUT4_I3_13_O I3=R4_LUT4_I3_15_O O=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_14_O I1=R4_LUT4_I3_13_O I2=R4_LUT4_I3_15_O I3=R4_LUT4_I3_12_O O=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I1=R4_LUT4_I3_16_O_LUT4_I2_2_O I2=R4_LUT4_I3_17_O_LUT4_I2_O I3=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I1=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_16_O_LUT4_I2_2_O I3=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R4_LUT4_I3_13_O I1=R4_LUT4_I3_12_O I2=R4_LUT4_I3_15_O I3=R4_LUT4_I3_14_O O=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_14_O I1=R4_LUT4_I3_13_O I2=R4_LUT4_I3_12_O I3=R4_LUT4_I3_15_O O=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L4_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=R4_LUT4_I3_16_O_LUT4_I2_O I2=R4_LUT4_I3_16_O_LUT4_I2_1_O I3=L4_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_4_I2_LUT4_O_I0 I1=L4_LUT4_I3_4_I2_LUT4_O_I1 I2=L4_LUT4_I3_4_I2_LUT4_O_I2 I3=L4_LUT4_I3_4_I2_LUT4_O_I3 O=L4_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1 I2=L4_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I2 I3=R4_LUT4_I3_17_O_LUT4_I2_O O=L4_LUT4_I3_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L4_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I1=R4_LUT4_I3_16_O_LUT4_I2_1_O I2=L4_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100001101 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 I3=R4_LUT4_I3_16_O_LUT4_I2_O O=L4_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_15_O I1=R4_LUT4_I3_14_O I2=R4_LUT4_I3_13_O I3=R4_LUT4_I3_12_O O=L4_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_16_O_LUT4_I2_O I1=L4_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_17_O_LUT4_I2_O I3=L4_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_15_O I1=R4_LUT4_I3_14_O I2=R4_LUT4_I3_13_O I3=R4_LUT4_I3_12_O O=L4_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_1_I1_LUT4_O_I2 I3=L4_LUT4_I3_1_I2_LUT4_O_I3 O=L4_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_1_I1_LUT4_O_I1 I3=L4_LUT4_I3_14_I2_LUT4_O_I3 O=L4_LUT4_I3_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L4_LUT4_I3_5_I0 I1=L4_LUT4_I3_5_I1 I2=L4_LUT4_I3_5_I2 I3=L4(32) O=R5_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L4_LUT4_I3_5_I0_LUT4_O_I0 I1=L4_LUT4_I3_3_I1 I2=L4_LUT4_I3_6_I0_LUT4_O_I2 I3=L4_LUT4_I3_5_I0_LUT4_O_I3 O=L4_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I0 I1=R4_LUT4_I3_47_O_LUT4_I2_O I2=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2 I3=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3 O=L4_LUT4_I3_5_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R4_LUT4_I3_44_O I1=R4_LUT4_I3_45_O I2=R4_LUT4_I3_43_O I3=R4_LUT4_I3_42_O O=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_46_O_LUT4_I2_2_O I1=L4_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_46_O_LUT4_I2_O I3=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2 O=L4_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_45_O I1=R4_LUT4_I3_44_O I2=R4_LUT4_I3_43_O I3=R4_LUT4_I3_42_O O=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I3_6_I1_LUT4_I3_I1_LUT4_O_I0 I1=R4_LUT4_I3_46_O_LUT4_I2_O I2=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_46_O_LUT4_I2_1_O O=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_45_O I1=R4_LUT4_I3_44_O I2=R4_LUT4_I3_43_O I3=R4_LUT4_I3_42_O O=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_3_I2_LUT4_O_I1 I3=R4_LUT4_I3_47_O_LUT4_I2_O O=L4_LUT4_I3_5_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_46_O_LUT4_I2_1_O O=L4_LUT4_I3_5_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_46_O_LUT4_I2_1_O I1=L4_LUT4_I3_5_I1_LUT4_O_I1 I2=L4_LUT4_I3_5_I1_LUT4_O_I2 I3=L4_LUT4_I3_5_I1_LUT4_O_I3 O=L4_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R4_LUT4_I3_45_O I1=R4_LUT4_I3_44_O I2=R4_LUT4_I3_43_O I3=R4_LUT4_I3_42_O O=L4_LUT4_I3_5_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_46_O_LUT4_I2_2_O O=L4_LUT4_I3_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I2=L4_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_46_O_LUT4_I2_O O=L4_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_45_O I1=R4_LUT4_I3_43_O I2=R4_LUT4_I3_44_O I3=R4_LUT4_I3_42_O O=L4_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_5_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 I2=L4_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_46_O_LUT4_I2_1_O O=L4_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_46_O_LUT4_I2_2_O I1=L4_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_46_O_LUT4_I2_O I3=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=L4_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_5_I2_LUT4_O_I1 I2=L4_LUT4_I3_5_I2_LUT4_O_I2 I3=L4_LUT4_I3_5_I2_LUT4_O_I3 O=L4_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_3_I2_LUT4_O_I1 I3=R4_LUT4_I3_46_O_LUT4_I2_2_O O=L4_LUT4_I3_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_46_O_LUT4_I2_1_O O=L4_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=R4_LUT4_I3_46_O_LUT4_I2_O I3=L4_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 O=L4_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_6_I2_LUT4_O_I1 O=L4_LUT4_I3_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_46_O_LUT4_I2_2_O I3=L4_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_46_O_LUT4_I2_1_O I1=L4_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_46_O_LUT4_I2_O I3=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I0 O=L4_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I0 I1=L4_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_46_O_LUT4_I2_1_O I3=R4_LUT4_I3_46_O_LUT4_I2_2_O O=L4_LUT4_I3_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=R4_LUT4_I3_45_O I1=R4_LUT4_I3_44_O I2=R4_LUT4_I3_42_O I3=R4_LUT4_I3_43_O O=L4_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_45_O I1=R4_LUT4_I3_43_O I2=R4_LUT4_I3_42_O I3=R4_LUT4_I3_44_O O=L4_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L4_LUT4_I3_6_I0 I1=L4_LUT4_I3_6_I1 I2=L4_LUT4_I3_6_I2 I3=L4(7) O=R5_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_3_I2_LUT4_O_I2 I2=L4_LUT4_I3_6_I0_LUT4_O_I2 I3=L4_LUT4_I3_6_I0_LUT4_O_I3 O=L4_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_46_O_LUT4_I2_1_O I1=L4_LUT4_I3_5_I0_LUT4_O_I0_LUT4_O_I2 I2=R4_LUT4_I3_46_O_LUT4_I2_O I3=L4_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_46_O_LUT4_I2_2_O I3=L4_LUT4_I3_6_I1_LUT4_I3_I1_LUT4_O_I0 O=L4_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_44_O I1=R4_LUT4_I3_43_O I2=R4_LUT4_I3_45_O I3=R4_LUT4_I3_42_O O=L4_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I3_3_I1 I1=L4_LUT4_I3_5_I0_LUT4_O_I3 I2=L4_LUT4_I3_6_I0_LUT4_O_I2 I3=L4_LUT4_I3_5_I0_LUT4_O_I0 O=L4_LUT4_I3_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_6_I1 I3=L4_LUT4_I3_5_I2_LUT4_O_I1 O=L4_LUT4_I1_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L4_LUT4_I3_5_I2_LUT4_O_I2 I1=L4_LUT4_I3_6_I1_LUT4_I3_I1 I2=L4_LUT4_I3_6_I1_LUT4_I3_I2 I3=L4_LUT4_I3_6_I1 O=L4_LUT4_I3_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L4_LUT4_I3_6_I1_LUT4_I3_I1_LUT4_O_I0 I1=R4_LUT4_I3_46_O_LUT4_I2_1_O I2=R4_LUT4_I3_46_O_LUT4_I2_O I3=L4_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 O=L4_LUT4_I3_6_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_43_O I1=R4_LUT4_I3_42_O I2=R4_LUT4_I3_45_O I3=R4_LUT4_I3_44_O O=L4_LUT4_I3_6_I1_LUT4_I3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_46_O_LUT4_I2_2_O I3=L4_LUT4_I3_6_I1_LUT4_I3_I2_LUT4_O_I3 O=L4_LUT4_I3_6_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_45_O I1=R4_LUT4_I3_44_O I2=R4_LUT4_I3_43_O I3=R4_LUT4_I3_42_O O=L4_LUT4_I3_6_I1_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_6_I1_LUT4_O_I1 I2=L4_LUT4_I3_5_I1_LUT4_O_I1 I3=R4_LUT4_I3_46_O_LUT4_I2_2_O O=L4_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_46_O_LUT4_I2_1_O O=L4_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_6_I1_LUT4_I3_I2_LUT4_O_I3 I2=L4_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_46_O_LUT4_I2_O O=L4_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_44_O I1=R4_LUT4_I3_43_O I2=R4_LUT4_I3_42_O I3=R4_LUT4_I3_45_O O=L4_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L4_LUT4_I3_5_I2_LUT4_O_I3 I1=L4_LUT4_I3_6_I2_LUT4_O_I1 I2=L4_LUT4_I3_6_I2_LUT4_O_I2 I3=L4_LUT4_I3_6_I2_LUT4_O_I3 O=L4_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_46_O_LUT4_I2_O I3=L4_LUT4_I3_6_I1_LUT4_I3_I2_LUT4_O_I3 O=L4_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_46_O_LUT4_I2_1_O I1=L4_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I0 I2=R4_LUT4_I3_46_O_LUT4_I2_2_O I3=L4_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 O=L4_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_46_O_LUT4_I2_2_O I1=L4_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_46_O_LUT4_I2_O I3=L4_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_45_O I1=R4_LUT4_I3_44_O I2=R4_LUT4_I3_43_O I3=R4_LUT4_I3_42_O O=L4_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_45_O I1=R4_LUT4_I3_42_O I2=R4_LUT4_I3_43_O I3=R4_LUT4_I3_44_O O=L4_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_47_O_LUT4_I2_O I1=L4_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_46_O_LUT4_I2_1_O O=L4_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_44_O I1=R4_LUT4_I3_42_O I2=R4_LUT4_I3_43_O I3=R4_LUT4_I3_45_O O=L4_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_42_O I1=R4_LUT4_I3_44_O I2=R4_LUT4_I3_43_O I3=R4_LUT4_I3_45_O O=L4_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L4_LUT4_I3_7_I0 I1=L4_LUT4_I3_7_I1 I2=L4_LUT4_I3_7_I2 I3=L4(9) O=R5_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_7_I0_LUT4_O_I1 I2=L4_LUT4_I3_7_I0_LUT4_O_I2 I3=L4_LUT4_I3_7_I0_LUT4_O_I3 O=L4_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_1_O I1=L4_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_7_I0_LUT4_O_I1_LUT4_I3_I2 I3=L4_LUT4_I3_7_I0_LUT4_O_I1 O=L4_LUT4_I3_19_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_40_O_LUT4_I2_O O=L4_LUT4_I3_7_I0_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_7_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_O I1=L4_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_40_O_LUT4_I2_2_O I3=L4_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 O=L4_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_1_O I1=L4_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 I2=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_41_O_LUT4_I2_O O=L4_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_O I1=L4_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_40_O_LUT4_I2_2_O I3=L4_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_1_O I1=L4_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_41_O_LUT4_I2_O I3=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=L4_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_39_O I1=R4_LUT4_I3_36_O I2=R4_LUT4_I3_37_O I3=R4_LUT4_I3_38_O O=L4_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I3_7_I1_LUT4_O_I0 I1=L4_LUT4_I3_7_I1_LUT4_O_I1 I2=L4_LUT4_I3_7_I1_LUT4_O_I2 I3=L4_LUT4_I3_7_I1_LUT4_O_I3 O=L4_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L4_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I0 I1=L4_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I1 I2=L4_LUT4_I3_7_I2_LUT4_O_I2 I3=L4_LUT4_I3_19_I0_LUT4_O_I2 O=L4_LUT4_I3_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=R4_LUT4_I3_41_O_LUT4_I2_O I1=L4_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 I2=L4_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_40_O_LUT4_I2_2_O O=L4_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_O I1=L4_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_40_O_LUT4_I2_1_O I3=L4_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_15_I2_LUT4_O_I3 I2=L4_LUT4_I2_2_I3_LUT4_O_I1 I3=L4_LUT4_I3_7_I2_LUT4_O_I3 O=L4_LUT4_I3_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_O I1=L4_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_40_O_LUT4_I2_1_O O=L4_LUT4_I3_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_38_O I1=R4_LUT4_I3_37_O I2=R4_LUT4_I3_36_O I3=R4_LUT4_I3_39_O O=L4_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_36_O I1=R4_LUT4_I3_38_O I2=R4_LUT4_I3_37_O I3=R4_LUT4_I3_39_O O=L4_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_41_O_LUT4_I2_O I1=L4_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_40_O_LUT4_I2_2_O I3=L4_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_37_O I1=R4_LUT4_I3_38_O I2=R4_LUT4_I3_39_O I3=R4_LUT4_I3_36_O O=L4_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_37_O I1=R4_LUT4_I3_36_O I2=R4_LUT4_I3_39_O I3=R4_LUT4_I3_38_O O=L4_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_7_I2_LUT4_O_I1 I2=L4_LUT4_I3_7_I2_LUT4_O_I2 I3=L4_LUT4_I3_7_I2_LUT4_O_I3 O=L4_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_O I1=L4_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 I2=L4_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_40_O_LUT4_I2_2_O O=L4_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_1_O I1=L4_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_41_O_LUT4_I2_O O=L4_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_41_O_LUT4_I2_O I1=L4_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_19_I0_LUT4_O_I2 I3=L4_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R4_LUT4_I3_39_O I1=R4_LUT4_I3_38_O I2=R4_LUT4_I3_37_O I3=R4_LUT4_I3_36_O O=L4_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_40_O_LUT4_I2_O O=L4_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_40_O_LUT4_I2_1_O I1=L4_LUT4_I3_19_I1_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_40_O_LUT4_I2_2_O I3=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=L4_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_40_O_LUT4_I2_O O=L4_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_40_O_LUT4_I2_1_O O=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_41_O_LUT4_I2_O I1=L4_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_40_O_LUT4_I2_2_O I3=L4_LUT4_I3_19_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_39_O I1=R4_LUT4_I3_37_O I2=R4_LUT4_I3_38_O I3=R4_LUT4_I3_36_O O=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_39_O I1=R4_LUT4_I3_38_O I2=R4_LUT4_I3_37_O I3=R4_LUT4_I3_36_O O=L4_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L4_LUT4_I3_8_I0 I1=L4_LUT4_I3_8_I1 I2=L4_LUT4_I3_8_I2 I3=L4(11) O=R5_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L4_LUT4_I3_8_I0_LUT4_O_I0 I1=R4_LUT4_I3_28_O_LUT4_I2_2_O I2=L4_LUT4_I3_8_I0_LUT4_O_I2 I3=L4_LUT4_I3_8_I0_LUT4_O_I3 O=L4_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R4_LUT4_I3_27_O I1=R4_LUT4_I3_26_O I2=R4_LUT4_I3_25_O I3=R4_LUT4_I3_24_O O=L4_LUT4_I3_8_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_I1_LUT4_O_I2 I3=L4_LUT4_I3_12_I1_LUT4_O_I2 O=L4_LUT4_I3_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_29_O_LUT4_I2_O I3=L4_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_8_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_O I1=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L4_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_28_O_LUT4_I2_1_O O=L4_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_24_O I1=R4_LUT4_I3_26_O I2=R4_LUT4_I3_25_O I3=R4_LUT4_I3_27_O O=L4_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_8_I1_LUT4_O_I1 I2=L4_LUT4_I3_8_I1_LUT4_O_I2 I3=L4_LUT4_I3_8_I1_LUT4_O_I3 O=L4_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_1_O I1=L4_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_28_O_LUT4_I2_2_O O=L4_LUT4_I3_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_27_O I1=R4_LUT4_I3_25_O I2=R4_LUT4_I3_24_O I3=R4_LUT4_I3_26_O O=L4_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_29_O_LUT4_I2_O I1=L4_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_28_O_LUT4_I2_2_O I3=L4_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_29_O_LUT4_I2_O I1=L4_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 I2=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_28_O_LUT4_I2_2_O O=L4_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_26_O I1=R4_LUT4_I3_25_O I2=R4_LUT4_I3_27_O I3=R4_LUT4_I3_24_O O=L4_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 I1=L4_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_29_O_LUT4_I2_O I3=L4_LUT4_I3_12_I2_LUT4_O_I2 O=L4_LUT4_I3_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=L4_LUT4_I3_8_I2_LUT4_O_I0 I1=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O I2=L4_LUT4_I3_8_I2_LUT4_O_I2 I3=L4_LUT4_I3_8_I2_LUT4_O_I3 O=L4_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I1 I2=R4_LUT4_I3_28_O_LUT4_I2_1_O I3=L4_LUT4_I3_8_I0_LUT4_O_I0 O=L4_LUT4_I3_8_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R4_LUT4_I3_28_O_LUT4_I2_O O=L4_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_29_O_LUT4_I2_O I1=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_28_O_LUT4_I2_2_O I3=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I0 O=L4_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_1_O I1=L4_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I3=R4_LUT4_I3_28_O_LUT4_I2_2_O O=L4_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_1_O I1=L4_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_28_O_LUT4_I2_2_O I3=L4_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_27_O I1=R4_LUT4_I3_26_O I2=R4_LUT4_I3_25_O I3=R4_LUT4_I3_24_O O=L4_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_O I1=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I0 I2=R4_LUT4_I3_29_O_LUT4_I2_O I3=L4_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_27_O I1=R4_LUT4_I3_26_O I2=R4_LUT4_I3_24_O I3=R4_LUT4_I3_25_O O=L4_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L4_LUT4_I3_9_I0 I1=L4_LUT4_I3_9_I1 I2=L4_LUT4_I3_9_I2 I3=L4(13) O=R5_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_9_I0_LUT4_O_I1 I2=L4_LUT4_I1_I3_LUT4_O_I2 I3=L4_LUT4_I1_I3_LUT4_O_I0 O=L4_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I2_4_I3_LUT4_O_I0_LUT4_O_I2 I3=L4_LUT4_I3_9_I0_LUT4_O_I1 O=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_23_O_LUT4_I2_O I1=L4_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_22_O_LUT4_I2_O I3=L4_LUT4_I1_I2_LUT4_O_I0 O=L4_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_20_O I1=R4_LUT4_I3_18_O I2=R4_LUT4_I3_19_O I3=R4_LUT4_I3_21_O O=L4_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_22_O_LUT4_I2_1_O I3=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=L4_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I1=L4_LUT4_I3_9_I1_LUT4_O_I1 I2=L4_LUT4_I3_9_I1_LUT4_O_I2 I3=L4_LUT4_I3_9_I1_LUT4_O_I3 O=L4_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_9_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L4_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3 I1=R4_LUT4_I3_22_O_LUT4_I2_O I2=R4_LUT4_I3_23_O_LUT4_I2_O I3=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L4_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I1_I2_LUT4_O_I1 I2=R4_LUT4_I3_22_O_LUT4_I2_1_O I3=L4_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 O=L4_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_22_O_LUT4_I2_1_O I3=L4_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_21_O I1=R4_LUT4_I3_20_O I2=R4_LUT4_I3_19_O I3=R4_LUT4_I3_18_O O=L4_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_23_O_LUT4_I2_O I1=L4_LUT4_I1_I2_LUT4_O_I1 I2=R4_LUT4_I3_22_O_LUT4_I2_O I3=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R4_LUT4_I3_22_O_LUT4_I2_1_O I3=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_22_O_LUT4_I2_O O=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O I2=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_23_O_LUT4_I2_O O=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_20_O I1=R4_LUT4_I3_19_O I2=R4_LUT4_I3_21_O I3=R4_LUT4_I3_18_O O=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L4_LUT4_I3_9_I2_LUT4_I1_I0 I1=L4_LUT4_I3_9_I2 I2=L4_LUT4_I3_9_I2_LUT4_I1_I2 I3=L4_LUT4_I3_9_I2_LUT4_I1_I3 O=L4_LUT4_I2_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_9_I2_LUT4_I1_I0_LUT4_O_I1 I2=L4_LUT4_I1_I2_LUT4_O_I0 I3=R4_LUT4_I3_22_O_LUT4_I2_1_O O=L4_LUT4_I3_9_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_9_I2_LUT4_I1_I0_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 I3=R4_LUT4_I3_22_O_LUT4_I2_O O=L4_LUT4_I3_9_I2_LUT4_I1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L4_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_23_O_LUT4_I2_O O=L4_LUT4_I3_9_I2_LUT4_I1_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 I2=R4_LUT4_I3_22_O_LUT4_I2_1_O I3=L4_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_9_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_23_O_LUT4_I2_O I1=L4_LUT4_I3_9_I2_LUT4_I1_I3_LUT4_O_I1 I2=R4_LUT4_I3_22_O_LUT4_I2_O I3=L4_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 O=L4_LUT4_I3_9_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_21_O I1=R4_LUT4_I3_18_O I2=R4_LUT4_I3_19_O I3=R4_LUT4_I3_20_O O=L4_LUT4_I3_9_I2_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_9_I2_LUT4_O_I2 I3=L4_LUT4_I3_9_I2_LUT4_O_I3 O=L4_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L4_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I0 I1=R4_LUT4_I3_22_O_LUT4_I2_O I2=L4_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_22_O_LUT4_I2_1_O O=L4_LUT4_I3_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_21_O I1=R4_LUT4_I3_19_O I2=R4_LUT4_I3_20_O I3=R4_LUT4_I3_18_O O=L4_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_23_O_LUT4_I2_O I1=L4_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I2=R4_LUT4_I3_22_O_LUT4_I2_O I3=L4_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L4_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_21_O I1=R4_LUT4_I3_19_O I2=R4_LUT4_I3_18_O I3=R4_LUT4_I3_20_O O=L4_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_22_O_LUT4_I2_2_O I1=L4_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_23_O_LUT4_I2_O I3=L4_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_21_O I1=R4_LUT4_I3_20_O I2=R4_LUT4_I3_19_O I3=R4_LUT4_I3_18_O O=L4_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_19_O I1=R4_LUT4_I3_20_O I2=R4_LUT4_I3_21_O I3=R4_LUT4_I3_18_O O=L4_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_I0_LUT4_O_I1 I2=L4_LUT4_I3_8_I0 I3=L4_LUT4_I3_I0_LUT4_O_I3 O=L4_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_1_O I1=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R4_LUT4_I3_29_O_LUT4_I2_O O=L4_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_O I1=L4_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_28_O_LUT4_I2_2_O I3=L4_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_12_I1_LUT4_O_I1 I1=L4_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I3=L4_LUT4_I3_I1_LUT4_O_I1 O=L4_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L4_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I1=L4_LUT4_I3_8_I0_LUT4_O_I0 I2=R4_LUT4_I3_28_O I3=R4_LUT4_I3_29_O O=L4_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_O I1=L4_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=R4_LUT4_I3_28_O_LUT4_I2_1_O I3=L4_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_I1_LUT4_O_I1 I2=L4_LUT4_I3_I1_LUT4_O_I2 I3=L4_LUT4_I3_I0_LUT4_O_I1 O=L4_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=L4_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_O I1=L4_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 I2=R4_LUT4_I3_28_O_LUT4_I2_2_O I3=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_26_O I1=R4_LUT4_I3_25_O I2=R4_LUT4_I3_24_O I3=R4_LUT4_I3_27_O O=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_1_O I1=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R4_LUT4_I3_29_O_LUT4_I2_O I3=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_26_O I1=R4_LUT4_I3_24_O I2=R4_LUT4_I3_25_O I3=R4_LUT4_I3_27_O O=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_25_O I1=R4_LUT4_I3_24_O I2=R4_LUT4_I3_27_O I3=R4_LUT4_I3_26_O O=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L4_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 I3=L4_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 O=L4_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_O I1=L4_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R4_LUT4_I3_29_O_LUT4_I2_O I3=L4_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 O=L4_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_26_O I1=R4_LUT4_I3_27_O I2=R4_LUT4_I3_25_O I3=R4_LUT4_I3_24_O O=L4_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_1_O I1=L4_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R4_LUT4_I3_28_O_LUT4_I2_2_O I3=L4_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 O=L4_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L4_LUT4_I3_I2_LUT4_O_I0 I1=L4_LUT4_I3_I2_LUT4_O_I1 I2=L4_LUT4_I3_I2_LUT4_O_I2 I3=L4_LUT4_I3_I2_LUT4_O_I3 O=L4_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_18_I1_LUT4_O_I1 I2=L4_LUT4_I3_18_I1_LUT4_O_I3 I3=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O O=L4_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_1_O I1=L4_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=L4_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R4_LUT4_I3_28_O_LUT4_I2_2_O O=L4_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_27_O I1=R4_LUT4_I3_26_O I2=R4_LUT4_I3_25_O I3=R4_LUT4_I3_24_O O=L4_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_25_O I1=R4_LUT4_I3_26_O I2=R4_LUT4_I3_27_O I3=R4_LUT4_I3_24_O O=L4_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_O I1=L4_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I2=L4_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_29_O_LUT4_I2_O O=L4_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R4_LUT4_I3_27_O I1=R4_LUT4_I3_24_O I2=R4_LUT4_I3_25_O I3=R4_LUT4_I3_26_O O=L4_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_27_O I1=R4_LUT4_I3_26_O I2=R4_LUT4_I3_25_O I3=R4_LUT4_I3_24_O O=L4_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I0 I1=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_28_O_LUT4_I2_2_O O=L4_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101000100 +.subckt LUT4 I0=R4_LUT4_I3_27_O I1=R4_LUT4_I3_25_O I2=R4_LUT4_I3_26_O I3=R4_LUT4_I3_24_O O=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R4_LUT4_I3_28_O_LUT4_I2_O I1=L4_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=R4_LUT4_I3_29_O_LUT4_I2_O I3=L4_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 O=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R4_LUT4_I3_29_O_LUT4_I2_O O=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=L4_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I3=R4_LUT4_I3_28_O_LUT4_I2_O O=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R4_LUT4_I3_27_O I1=R4_LUT4_I3_26_O I2=R4_LUT4_I3_25_O I3=R4_LUT4_I3_24_O O=L4_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=L4(1) D=R3(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(2) D=R3(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(11) D=R3(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(12) D=R3(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(13) D=R3(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(14) D=R3(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(15) D=R3(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(16) D=R3(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(17) D=R3(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(18) D=R3(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(19) D=R3(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(20) D=R3(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(3) D=R3(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(21) D=R3(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(22) D=R3(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(23) D=R3(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(24) D=R3(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(25) D=R3(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(26) D=R3(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(27) D=R3(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(28) D=R3(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(29) D=R3(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(30) D=R3(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(4) D=R3(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(31) D=R3(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(32) D=R3(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(5) D=R3(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(6) D=R3(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(7) D=R3(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(8) D=R3(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(9) D=R3(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L4(10) D=R3(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:137.1-138.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L5(3) I2=L5_LUT4_I1_I2 I3=L5_LUT4_I1_I3 O=R6_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L5(10) I2=L5_LUT4_I1_1_I2 I3=L5_LUT4_I1_1_I3 O=R6_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I1=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I2=L5_LUT4_I1_1_I2_LUT4_O_I2 I3=L5_LUT4_I1_1_I2_LUT4_O_I3 O=L5_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I1=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I2=L5_LUT4_I1_1_I2_LUT4_O_I2 I3=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3 O=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I0 I2=R5_LUT4_I3_10_O_LUT4_I2_2_O I3=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I2=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_11_O_LUT4_I2_O O=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_19_I2_LUT4_O_I2 I3=R5_LUT4_I3_10_O_LUT4_I2_O O=L5_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_10_O_LUT4_I2_1_O O=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_11_O_LUT4_I2_O I1=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_10_O_LUT4_I2_2_O O=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_8_O I1=R5_LUT4_I3_7_O I2=R5_LUT4_I3_6_O I3=R5_LUT4_I3_9_O O=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I1_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_10_O_LUT4_I2_2_O O=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_7_O I1=R5_LUT4_I3_8_O I2=R5_LUT4_I3_9_O I3=R5_LUT4_I3_6_O O=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_11_O_LUT4_I2_O I1=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I3=R5_LUT4_I3_10_O_LUT4_I2_1_O O=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_9_O I1=R5_LUT4_I3_6_O I2=R5_LUT4_I3_7_O I3=R5_LUT4_I3_8_O O=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O I1=L5_LUT4_I1_1_I3_LUT4_O_I1 I2=L5_LUT4_I1_1_I3_LUT4_O_I2 I3=L5_LUT4_I1_1_I3_LUT4_O_I3 O=L5_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L5_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I1=L5_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_11_O I3=R5_LUT4_I3_10_O O=L5_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R5_LUT4_I3_9_O I1=R5_LUT4_I3_8_O I2=R5_LUT4_I3_7_O I3=R5_LUT4_I3_6_O O=L5_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_9_O I1=R5_LUT4_I3_7_O I2=R5_LUT4_I3_8_O I3=R5_LUT4_I3_6_O O=L5_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I1_4_I3_LUT4_O_I2 I1=L5_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_16_I1_LUT4_O_I2 I3=L5_LUT4_I1_1_I2_LUT4_O_I3 O=L5_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_19_I2_LUT4_O_I2 I3=R5_LUT4_I3_10_O_LUT4_I2_2_O O=L5_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_10_O_LUT4_I2_1_O I3=L5_LUT4_I1_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=L5_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_11_O_LUT4_I2_O O=L5_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I1=L5_LUT4_I3_19_I1_LUT4_O_I1 I2=L5_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I1_4_I2_LUT4_O_I0 O=L5_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_10_O_LUT4_I2_1_O O=L5_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_9_O I1=R5_LUT4_I3_8_O I2=R5_LUT4_I3_7_O I3=R5_LUT4_I3_6_O O=L5_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L5(12) I2=L5_LUT4_I1_2_I2 I3=L5_LUT4_I1_2_I3 O=R6_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_7_I1 I2=L5_LUT4_I3_7_I0_LUT4_O_I3 I3=L5_LUT4_I3_2_I1 O=L5_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L5_LUT4_I1_2_I3_LUT4_O_I0 I1=L5_LUT4_I3_2_I2 I2=L5_LUT4_I3_2_I0_LUT4_O_I1 I3=L5_LUT4_I1_2_I3_LUT4_O_I3 O=L5_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_11_I2_LUT4_O_I1 I2=L5_LUT4_I3_7_I2_LUT4_O_I3 I3=L5_LUT4_I3_7_I2_LUT4_O_I1 O=L5_LUT4_I1_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=L5(17) I2=L5_LUT4_I1_3_I2 I3=L5_LUT4_I1_3_I3 O=R6_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=L5_LUT4_I1_3_I2_LUT4_O_I0 I1=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I2=L5_LUT4_I1_3_I2_LUT4_O_I2 I3=L5_LUT4_I3_6_I1_LUT4_O_I1 O=L5_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_2_O I1=L5_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2 I3=L5_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I3 O=L5_LUT4_I1_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R5_LUT4_I3_41_O_LUT4_I2_O I1=L5_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 I2=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3 I3=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 O=L5_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_40_O_LUT4_I2_1_O I3=L5_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I1_3_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_40_O_LUT4_I2_2_O I3=L5_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I1_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_39_O I1=R5_LUT4_I3_38_O I2=R5_LUT4_I3_37_O I3=R5_LUT4_I3_36_O O=L5_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_39_O I1=R5_LUT4_I3_38_O I2=R5_LUT4_I3_37_O I3=R5_LUT4_I3_36_O O=L5_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I1_3_I3_LUT4_O_I0 I1=L5_LUT4_I1_3_I3_LUT4_O_I1 I2=L5_LUT4_I1_8_I2_LUT4_O_I3 I3=L5_LUT4_I1_3_I3_LUT4_O_I3 O=L5_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 I1=L5_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I1 I2=R5_LUT4_I3_41_O I3=R5_LUT4_I3_40_O O=L5_LUT4_I1_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R5_LUT4_I3_38_O I1=R5_LUT4_I3_36_O I2=R5_LUT4_I3_37_O I3=R5_LUT4_I3_39_O O=L5_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I0 I1=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I1_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R5_LUT4_I3_40_O_LUT4_I2_2_O I3=L5_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 O=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_36_O I1=R5_LUT4_I3_38_O I2=R5_LUT4_I3_37_O I3=R5_LUT4_I3_39_O O=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_1_O I1=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_41_O_LUT4_I2_O I3=L5_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 O=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_37_O I1=R5_LUT4_I3_38_O I2=R5_LUT4_I3_39_O I3=R5_LUT4_I3_36_O O=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_2_O I1=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R5_LUT4_I3_41_O_LUT4_I2_O I3=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_38_O I1=R5_LUT4_I3_37_O I2=R5_LUT4_I3_36_O I3=R5_LUT4_I3_39_O O=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I1 I3=R5_LUT4_I3_40_O_LUT4_I2_1_O O=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_37_O I1=R5_LUT4_I3_36_O I2=R5_LUT4_I3_39_O I3=R5_LUT4_I3_38_O O=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_1_O I1=L5_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_41_O_LUT4_I2_O I3=L5_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I1_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_39_O I1=R5_LUT4_I3_37_O I2=R5_LUT4_I3_38_O I3=R5_LUT4_I3_36_O O=L5_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L5(1) I2=L5_LUT4_I1_4_I2 I3=L5_LUT4_I1_4_I3 O=R6_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=L5_LUT4_I1_4_I2_LUT4_O_I0 I1=L5_LUT4_I1_4_I2_LUT4_O_I1 I2=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I3=L5_LUT4_I3_19_I1 O=L5_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_4_I2_LUT4_O_I0_LUT4_O_I2 I3=L5_LUT4_I1_4_I2_LUT4_O_I0_LUT4_O_I3 O=L5_LUT4_I1_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L5_LUT4_I1_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=R5_LUT4_I3_10_O_LUT4_I2_2_O I2=R5_LUT4_I3_10_O_LUT4_I2_1_O I3=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=L5_LUT4_I1_4_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_8_O I1=R5_LUT4_I3_6_O I2=R5_LUT4_I3_7_O I3=R5_LUT4_I3_9_O O=L5_LUT4_I1_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R5_LUT4_I3_11_O_LUT4_I2_O I3=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I1_4_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I1_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_10_O_LUT4_I2_2_O O=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_7_O I1=R5_LUT4_I3_6_O I2=R5_LUT4_I3_9_O I3=R5_LUT4_I3_8_O O=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_9_O I1=R5_LUT4_I3_8_O I2=R5_LUT4_I3_6_O I3=R5_LUT4_I3_7_O O=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_11_O_LUT4_I2_O I1=L5_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2 I2=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_10_O_LUT4_I2_1_O O=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I2=L5_LUT4_I1_4_I3_LUT4_O_I2 I3=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O O=L5_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_19_I2_LUT4_O_I2 I3=R5_LUT4_I3_11_O_LUT4_I2_O O=L5_LUT4_I1_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I3=R5_LUT4_I3_10_O_LUT4_I2_O O=L5_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_2_O I1=L5_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=L5_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_10_O_LUT4_I2_1_O O=L5_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5(8) I2=L5_LUT4_I1_5_I2 I3=L5_LUT4_I1_5_I3 O=R6_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_7_I2_LUT4_O_I2 I2=L5_LUT4_I3_3_I2 I3=L5_LUT4_I1_5_I2_LUT4_O_I3 O=L5_LUT4_I1_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_4_O_LUT4_I2_2_O I3=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 O=L5_LUT4_I1_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_4_O_LUT4_I2_1_O I3=L5_LUT4_I1_7_I2_LUT4_O_I0 O=L5_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I2=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=R5_LUT4_I3_5_O_LUT4_I2_O O=L5_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I1_5_I3_LUT4_O_I0 I1=L5_LUT4_I1_I2_LUT4_O_I1 I2=L5_LUT4_I1_7_I3_LUT4_O_I3 I3=L5_LUT4_I1_7_I2 O=L5_LUT4_I1_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1 I1=L5_LUT4_I1_7_I2_LUT4_I2_I1 I2=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I1_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L5(9) I2=L5_LUT4_I1_6_I2 I3=L5_LUT4_I1_6_I3 O=R6_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_8_I2_LUT4_O_I0 I3=L5_LUT4_I1_8_I2_LUT4_O_I2 O=L5_LUT4_I1_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I1=L5_LUT4_I1_8_I3_LUT4_O_I1 I2=L5_LUT4_I1_6_I3_LUT4_O_I2 I3=L5_LUT4_I1_8_I3_LUT4_O_I3 O=L5_LUT4_I1_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I1_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_2_O I1=L5_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R5_LUT4_I3_41_O_LUT4_I2_O I3=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_40_O_LUT4_I2_1_O I3=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_1_O I1=L5_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_40_O_LUT4_I2_2_O O=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I3=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I3 O=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_41_O_LUT4_I2_O I3=L5_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I1 O=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_2_O I1=L5_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_41_O_LUT4_I2_O I3=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_I2 I3=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O O=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 I2=L5_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3 I3=R5_LUT4_I3_40_O_LUT4_I2_1_O O=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_39_O I1=R5_LUT4_I3_36_O I2=R5_LUT4_I3_37_O I3=R5_LUT4_I3_38_O O=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L5(14) I2=L5_LUT4_I1_7_I2 I3=L5_LUT4_I1_7_I3 O=R6_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_7_I2_LUT4_I2_I1 I2=L5_LUT4_I1_7_I2 I3=L5_LUT4_I1_7_I2_LUT4_I2_I3 O=L5_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I0 I1=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I1 I2=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I2 I3=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I3 O=L5_LUT4_I1_7_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I1_7_I2_LUT4_O_I0 I1=R5_LUT4_I3_5_O_LUT4_I2_O I2=R5_LUT4_I3_4_O_LUT4_I2_2_O I3=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3 O=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_3_O I1=R5_LUT4_I3_2_O I2=R5_LUT4_I3_1_O I3=R5_LUT4_I3_O O=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 I2=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=R5_LUT4_I3_4_O_LUT4_I2_1_O O=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_5_O_LUT4_I2_O I1=L5_LUT4_I1_7_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_4_O_LUT4_I2_2_O O=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3 I3=R5_LUT4_I3_4_O_LUT4_I2_1_O O=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_2_O I1=R5_LUT4_I3_O I2=R5_LUT4_I3_1_O I3=R5_LUT4_I3_3_O O=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_7_I2_LUT4_I2_I3_LUT4_O_I1 I2=L5_LUT4_I1_7_I2_LUT4_I2_I3_LUT4_O_I2 I3=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2 O=L5_LUT4_I1_7_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I1_7_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_5_O_LUT4_I2_O I3=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I1_7_I2_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_3_O I1=R5_LUT4_I3_1_O I2=R5_LUT4_I3_O I3=R5_LUT4_I3_2_O O=L5_LUT4_I1_7_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_2_O I1=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_4_O_LUT4_I2_1_O O=L5_LUT4_I1_7_I2_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I1_7_I2_LUT4_O_I0 I1=R5_LUT4_I3_4_O_LUT4_I2_2_O I2=L5_LUT4_I1_7_I2_LUT4_O_I2 I3=L5_LUT4_I1_7_I2_LUT4_O_I3 O=L5_LUT4_I1_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R5_LUT4_I3_3_O I1=R5_LUT4_I3_2_O I2=R5_LUT4_I3_1_O I3=R5_LUT4_I3_O O=L5_LUT4_I1_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I1_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_5_O_LUT4_I2_O I1=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I2 I2=L5_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I0 I3=R5_LUT4_I3_4_O_LUT4_I2_2_O O=L5_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=R5_LUT4_I3_4_O_LUT4_I2_1_O I3=L5_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 O=L5_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_4_O_LUT4_I2_O O=L5_LUT4_I1_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_5_O_LUT4_I2_O I1=L5_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_4_O_LUT4_I2_1_O I3=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_O I1=R5_LUT4_I3_2_O I2=R5_LUT4_I3_1_O I3=R5_LUT4_I3_3_O O=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_3_O I1=R5_LUT4_I3_2_O I2=R5_LUT4_I3_1_O I3=R5_LUT4_I3_O O=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_7_I3_LUT4_O_I1 I2=L5_LUT4_I1_I3 I3=L5_LUT4_I1_7_I3_LUT4_O_I3 O=L5_LUT4_I1_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I1_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R5_LUT4_I3_5_O_LUT4_I2_O I3=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_2_O I1=L5_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 I2=L5_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I3=R5_LUT4_I3_4_O_LUT4_I2_1_O O=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=R5_LUT4_I3_4_O_LUT4_I2_1_O I3=L5_LUT4_I1_7_I2_LUT4_I2_I3_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_5_O_LUT4_I2_O I1=L5_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I0 I2=R5_LUT4_I3_4_O_LUT4_I2_2_O I3=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_1_O I1=R5_LUT4_I3_O I2=R5_LUT4_I3_3_O I3=R5_LUT4_I3_2_O O=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I1 I2=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I0 I3=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L5_LUT4_I1_I3 I1=L5_LUT4_I1_I2_LUT4_O_I0 I2=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 I3=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I1_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L5(23) I2=L5_LUT4_I1_8_I2 I3=L5_LUT4_I1_8_I3 O=R6_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=L5_LUT4_I1_8_I2_LUT4_O_I0 I1=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O I2=L5_LUT4_I1_8_I2_LUT4_O_I2 I3=L5_LUT4_I1_8_I2_LUT4_O_I3 O=L5_LUT4_I1_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=L5_LUT4_I3_6_I0_LUT4_O_I3 I1=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O I2=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I0 I3=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I1_8_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_3_I3_LUT4_O_I1 I3=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O O=L5_LUT4_I1_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_8_I2_LUT4_O_I3_LUT4_I3_I1 I2=L5_LUT4_I1_8_I2_LUT4_O_I3_LUT4_I3_I2 I3=L5_LUT4_I1_8_I2_LUT4_O_I3 O=L5_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_1_O I1=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=R5_LUT4_I3_41_O_LUT4_I2_O O=L5_LUT4_I1_8_I2_LUT4_O_I3_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R5_LUT4_I3_40_O_LUT4_I2_2_O O=L5_LUT4_I1_8_I2_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I1_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R5_LUT4_I3_41_O_LUT4_I2_O O=L5_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_1_O I1=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R5_LUT4_I3_40_O_LUT4_I2_2_O I3=L5_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I1_8_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I1_8_I3_LUT4_O_I0 I1=L5_LUT4_I1_8_I3_LUT4_O_I1 I2=L5_LUT4_I1_8_I3_LUT4_O_I2 I3=L5_LUT4_I1_8_I3_LUT4_O_I3 O=L5_LUT4_I1_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_8_I3_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 I3=R5_LUT4_I3_40_O_LUT4_I2_O O=L5_LUT4_I1_8_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_40_O_LUT4_I2_1_O I3=L5_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 O=L5_LUT4_I1_8_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L5_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I1=R5_LUT4_I3_41_O_LUT4_I2_O I2=R5_LUT4_I3_40_O_LUT4_I2_2_O I3=L5_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I1_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_6_I0_LUT4_O_I3 I1=L5_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O I3=L5_LUT4_I1_3_I3_LUT4_O_I1 O=L5_LUT4_I1_8_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I1_I2_LUT4_O_I0 I1=L5_LUT4_I1_I2_LUT4_O_I1 I2=L5_LUT4_I1_I2_LUT4_O_I2 I3=L5_LUT4_I1_I2_LUT4_O_I3 O=L5_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I2=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R5_LUT4_I3_4_O_LUT4_I2_O O=L5_LUT4_I1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_4_O_LUT4_I2_1_O O=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_5_O_LUT4_I2_O I1=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3 I2=L5_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I3=R5_LUT4_I3_4_O_LUT4_I2_2_O O=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_2_O I1=R5_LUT4_I3_1_O I2=R5_LUT4_I3_O I3=R5_LUT4_I3_3_O O=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_3_O I1=R5_LUT4_I3_2_O I2=R5_LUT4_I3_1_O I3=R5_LUT4_I3_O O=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 I1=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I1_5_I2_LUT4_O_I3 I3=L5_LUT4_I1_7_I2_LUT4_O_I2 O=L5_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_2_O I1=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I2 I2=R5_LUT4_I3_4_O_LUT4_I2_1_O I3=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_3_O I1=R5_LUT4_I3_1_O I2=R5_LUT4_I3_2_O I3=R5_LUT4_I3_O O=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_5_O_LUT4_I2_O O=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_2_O I1=R5_LUT4_I3_3_O I2=R5_LUT4_I3_1_O I3=R5_LUT4_I3_O O=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_I3_LUT4_O_I1 I2=L5_LUT4_I1_7_I2_LUT4_O_I0 I3=R5_LUT4_I3_4_O_LUT4_I2_O O=L5_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R5_LUT4_I3_5_O_LUT4_I2_O O=L5_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_2_O I1=L5_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I0 I3=R5_LUT4_I3_4_O_LUT4_I2_1_O O=L5_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5(15) I3=L5_LUT4_I2_I3 O=R6_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5(28) I3=L5_LUT4_I2_1_I3 O=R6_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L5_LUT4_I2_1_I3_LUT4_O_I0 I1=L5_LUT4_I2_1_I3_LUT4_O_I1 I2=L5_LUT4_I3_13_I1 I3=L5_LUT4_I3_I0_LUT4_O_I1 O=L5_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000001111111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_I2_LUT4_I1_O O=L5_LUT4_I2_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 I2=L5_LUT4_I3_I2_LUT4_O_I2 I3=R5_LUT4_I3_22_O_LUT4_I2_2_O O=L5_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_1_O I1=L5_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=R5_LUT4_I3_23_O_LUT4_I2_O I3=L5_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=L5_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5(30) I3=L5_LUT4_I2_2_I3 O=R6_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_I3_O I1=L5_LUT4_I3_14_I1 I2=L5_LUT4_I2_2_I3_LUT4_O_I2 I3=L5_LUT4_I2_2_I3_LUT4_O_I3 O=L5_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_35_O_LUT4_I2_O O=L5_LUT4_I2_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_31_O I1=R5_LUT4_I3_32_O I2=R5_LUT4_I3_33_O I3=R5_LUT4_I3_30_O O=L5_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L5_LUT4_I2_I3_LUT4_O_I0 I1=L5_LUT4_I3_4_I0_LUT4_I0_O I2=L5_LUT4_I2_I3_LUT4_O_I2 I3=L5_LUT4_I2_I3_LUT4_O_I3 O=L5_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L5_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L5_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 I2=R5_LUT4_I3_16_O_LUT4_I2_O I3=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_17_O_LUT4_I2_O I1=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_4_I0_LUT4_O_I3 I3=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O O=L5_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L5_LUT4_I3_I0 I1=L5_LUT4_I3_I1 I2=L5_LUT4_I3_I2 I3=L5(2) O=R6_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L5_LUT4_I3_1_I0 I1=L5_LUT4_I3_1_I1 I2=L5_LUT4_I3_1_I2 I3=L5(18) O=R6_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=L5_LUT4_I3_10_I0 I1=L5_LUT4_I3_10_I1 I2=L5_LUT4_I3_10_I2 I3=L5(6) O=R6_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_14_I0_LUT4_O_I2 I3=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_I3_O O=L5_LUT4_I3_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L5_LUT4_I3_18_I1_LUT4_O_I0 I1=L5_LUT4_I3_10_I1_LUT4_O_I1 I2=L5_LUT4_I2_2_I3_LUT4_O_I2 I3=L5_LUT4_I3_18_I1_LUT4_O_I1 O=L5_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 I2=L5_LUT4_I3_14_I1_LUT4_O_I3 I3=L5_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_10_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_34_O_LUT4_I2_O O=L5_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_18_I2_LUT4_O_I2_LUT4_I1_I2 I2=L5_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I3 I3=R5_LUT4_I3_35_O_LUT4_I2_O O=L5_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_10_I2_LUT4_O_I1 I2=L5_LUT4_I3_10_I2_LUT4_O_I2 I3=L5_LUT4_I3_18_I0_LUT4_O_I3 O=L5_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_I3_I1 I2=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_I3_I2 I3=L5_LUT4_I3_10_I2_LUT4_O_I1 O=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L5_LUT4_I3_18_I0_LUT4_O_I2_LUT4_O_I1 I1=R5_LUT4_I3_34_O_LUT4_I2_O I2=R5_LUT4_I3_34_O_LUT4_I2_2_O I3=L5_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_18_I2_LUT4_I3_I2_LUT4_O_I2 I1=R5_LUT4_I3_34_O_LUT4_I2_1_O I2=R5_LUT4_I3_35_O_LUT4_I2_O I3=L5_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_2_O I1=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_34_O_LUT4_I2_O I3=L5_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_31_O I1=R5_LUT4_I3_30_O I2=R5_LUT4_I3_33_O I3=R5_LUT4_I3_32_O O=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I3_18_I2_LUT4_I3_I2_LUT4_O_I2 I1=R5_LUT4_I3_35_O_LUT4_I2_O I2=R5_LUT4_I3_34_O_LUT4_I2_1_O I3=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_33_O I1=R5_LUT4_I3_31_O I2=R5_LUT4_I3_32_O I3=R5_LUT4_I3_30_O O=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_10_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_34_O_LUT4_I2_2_O I3=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_35_O_LUT4_I2_O I1=L5_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I2=R5_LUT4_I3_34_O_LUT4_I2_O I3=L5_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_32_O I1=R5_LUT4_I3_33_O I2=R5_LUT4_I3_31_O I3=R5_LUT4_I3_30_O O=L5_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L5_LUT4_I3_11_I0 I1=L5_LUT4_I3_11_I1 I2=L5_LUT4_I3_11_I2 I3=L5(7) O=R6_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_2_I2_LUT4_O_I2 I2=L5_LUT4_I3_7_I0_LUT4_O_I2 I3=L5_LUT4_I3_2_I0_LUT4_O_I1 O=L5_LUT4_I3_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_11_I1 I3=L5_LUT4_I3_7_I2_LUT4_O_I2 O=L5_LUT4_I1_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L5_LUT4_I3_11_I1_LUT4_I3_I0 I1=L5_LUT4_I3_11_I1_LUT4_I3_I1 I2=L5_LUT4_I3_7_I2_LUT4_O_I1 I3=L5_LUT4_I3_11_I1 O=L5_LUT4_I3_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111110000 +.subckt LUT4 I0=L5_LUT4_I3_11_I1_LUT4_I3_I0_LUT4_O_I0 I1=R5_LUT4_I3_42_O_LUT4_I2_1_O I2=R5_LUT4_I3_42_O_LUT4_I2_O I3=L5_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 O=L5_LUT4_I3_11_I1_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_46_O I1=R5_LUT4_I3_44_O I2=R5_LUT4_I3_45_O I3=R5_LUT4_I3_47_O O=L5_LUT4_I3_11_I1_LUT4_I3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_11_I1_LUT4_I3_I1_LUT4_O_I1 I2=R5_LUT4_I3_42_O_LUT4_I2_2_O I3=L5_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_11_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_47_O I1=R5_LUT4_I3_46_O I2=R5_LUT4_I3_44_O I3=R5_LUT4_I3_45_O O=L5_LUT4_I3_11_I1_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_11_I1_LUT4_O_I1 I2=L5_LUT4_I3_2_I2_LUT4_O_I1 I3=R5_LUT4_I3_42_O_LUT4_I2_O O=L5_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_42_O_LUT4_I2_2_O O=L5_LUT4_I3_11_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_11_I1_LUT4_I3_I1_LUT4_O_I1 I3=R5_LUT4_I3_42_O_LUT4_I2_1_O O=L5_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_47_O I1=R5_LUT4_I3_46_O I2=R5_LUT4_I3_45_O I3=R5_LUT4_I3_44_O O=L5_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L5_LUT4_I3_7_I2_LUT4_O_I3 I1=L5_LUT4_I3_11_I2_LUT4_O_I1 I2=L5_LUT4_I3_11_I2_LUT4_O_I2 I3=L5_LUT4_I3_11_I2_LUT4_O_I3 O=L5_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_11_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 I2=L5_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_42_O_LUT4_I2_2_O O=L5_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_42_O_LUT4_I2_1_O I1=L5_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I0 I2=R5_LUT4_I3_42_O_LUT4_I2_O I3=L5_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_42_O_LUT4_I2_2_O I1=L5_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_42_O_LUT4_I2_O O=L5_LUT4_I3_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_47_O I1=R5_LUT4_I3_46_O I2=R5_LUT4_I3_45_O I3=R5_LUT4_I3_44_O O=L5_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_45_O I1=R5_LUT4_I3_46_O I2=R5_LUT4_I3_47_O I3=R5_LUT4_I3_44_O O=L5_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_42_O_LUT4_I2_1_O I3=L5_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_11_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_46_O I1=R5_LUT4_I3_45_O I2=R5_LUT4_I3_47_O I3=R5_LUT4_I3_44_O O=L5_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_46_O I1=R5_LUT4_I3_47_O I2=R5_LUT4_I3_45_O I3=R5_LUT4_I3_44_O O=L5_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L5_LUT4_I3_12_I0 I1=L5_LUT4_I3_12_I1 I2=L5_LUT4_I3_12_I2 I3=L5(11) O=R6_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_12_I0_LUT4_O_I2 I3=L5_LUT4_I3_12_I0_LUT4_O_I3 O=L5_LUT4_I3_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_12_I0_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_28_O_LUT4_I2_1_O I3=L5_LUT4_I3_5_I2_LUT4_O_I3 O=L5_LUT4_I3_12_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_12_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_28_O_LUT4_I2_2_O I3=L5_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_12_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 I2=L5_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3 I3=R5_LUT4_I3_29_O_LUT4_I2_O O=L5_LUT4_I3_12_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_8_I1_LUT4_O_I1 I3=L5_LUT4_I3_15_I1_LUT4_O_I2 O=L5_LUT4_I3_12_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_15_I2_LUT4_O_I1 I2=L5_LUT4_I3_12_I1_LUT4_O_I2 I3=L5_LUT4_I3_5_I2 O=L5_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_12_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_1_O I1=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_29_O_LUT4_I2_O O=L5_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_28_O_LUT4_I2_2_O I3=L5_LUT4_I3_12_I2_LUT4_O_I0_LUT4_O_I1 O=L5_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_12_I2 I2=L5_LUT4_I3_12_I0_LUT4_O_I2 I3=L5_LUT4_I3_12_I2_LUT4_I1_I3 O=L5_LUT4_I3_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3 I3=L5_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I3 O=L5_LUT4_I3_12_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L5_LUT4_I3_12_I2_LUT4_O_I0 I1=L5_LUT4_I3_12_I2_LUT4_O_I1 I2=L5_LUT4_I3_12_I2_LUT4_O_I2 I3=L5_LUT4_I3_12_I2_LUT4_O_I3 O=L5_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_12_I2_LUT4_O_I0_LUT4_O_I1 I2=L5_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_29_O_LUT4_I2_O O=L5_LUT4_I3_12_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_27_O I1=R5_LUT4_I3_26_O I2=R5_LUT4_I3_25_O I3=R5_LUT4_I3_24_O O=L5_LUT4_I3_12_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_1_O I1=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0 I2=R5_LUT4_I3_28_O_LUT4_I2_2_O I3=L5_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_12_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_24_O I1=R5_LUT4_I3_26_O I2=R5_LUT4_I3_25_O I3=R5_LUT4_I3_27_O O=L5_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_1_O I1=L5_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 I2=R5_LUT4_I3_28_O_LUT4_I2_2_O I3=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_29_O_LUT4_I2_O I3=L5_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_27_O I1=R5_LUT4_I3_26_O I2=R5_LUT4_I3_24_O I3=R5_LUT4_I3_25_O O=L5_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_27_O I1=R5_LUT4_I3_25_O I2=R5_LUT4_I3_24_O I3=R5_LUT4_I3_26_O O=L5_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L5_LUT4_I3_13_I0 I1=L5_LUT4_I3_13_I1 I2=L5_LUT4_I3_13_I2 I3=L5(13) O=R6_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_13_I0_LUT4_O_I1 I2=L5_LUT4_I3_I0_LUT4_O_I0 I3=L5_LUT4_I3_I0_LUT4_O_I2 O=L5_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_13_I0_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_13_I0_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_13_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_1_I1_LUT4_I3_I1_LUT4_O_I1 I2=R5_LUT4_I3_22_O_LUT4_I2_2_O I3=L5_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_13_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_1_O I1=L5_LUT4_I3_I1_LUT4_O_I2 I2=L5_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0 I3=R5_LUT4_I3_23_O_LUT4_I2_O O=L5_LUT4_I3_13_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_1_I1_LUT4_O_I2 I1=R5_LUT4_I3_23_O_LUT4_I2_O I2=L5_LUT4_I3_I0_LUT4_O_I3 I3=L5_LUT4_I3_13_I1_LUT4_O_I3 O=L5_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_22_O_LUT4_I2_1_O O=L5_LUT4_I3_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I1 I2=L5_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=R5_LUT4_I3_22_O_LUT4_I2_2_O O=L5_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_21_O I1=R5_LUT4_I3_20_O I2=R5_LUT4_I3_19_O I3=R5_LUT4_I3_18_O O=L5_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_13_I2_LUT4_O_I1 I2=R5_LUT4_I3_22_O_LUT4_I2_2_O I3=L5_LUT4_I3_1_I1_LUT4_O_I2 O=L5_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_22_O_LUT4_I2_1_O O=L5_LUT4_I3_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_I2_LUT4_O_I2 I2=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_23_O_LUT4_I2_O O=L5_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_21_O I1=R5_LUT4_I3_19_O I2=R5_LUT4_I3_20_O I3=R5_LUT4_I3_18_O O=L5_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I3_14_I0 I1=L5_LUT4_I3_14_I1 I2=L5_LUT4_I3_14_I2 I3=L5(16) O=R6_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_I3_O I1=L5_LUT4_I3_18_I0_LUT4_O_I3 I2=L5_LUT4_I3_14_I0_LUT4_O_I2 I3=L5_LUT4_I2_2_I3_LUT4_O_I3 O=L5_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_14_I1_LUT4_O_I2 I3=L5_LUT4_I3_14_I1_LUT4_O_I3 O=L5_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_14_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L5_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 I1=R5_LUT4_I3_34_O_LUT4_I2_O I2=R5_LUT4_I3_34_O_LUT4_I2_2_O I3=L5_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_35_O_LUT4_I2_O I1=R5_LUT4_I3_34_O_LUT4_I2_1_O I2=L5_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I2=R5_LUT4_I3_34_O_LUT4_I2_O I3=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_18_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_33_O I1=R5_LUT4_I3_31_O I2=R5_LUT4_I3_30_O I3=R5_LUT4_I3_32_O O=L5_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I3_18_I2_LUT4_O_I2_LUT4_I1_I2 I2=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R5_LUT4_I3_35_O_LUT4_I2_O O=L5_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_14_I2 I2=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_I3_O I3=L5_LUT4_I2_2_I3_LUT4_O_I2 O=L5_LUT4_I3_18_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_O I1=R5_LUT4_I3_34_O_LUT4_I2_2_O I2=L5_LUT4_I3_14_I2_LUT4_O_I2 I3=L5_LUT4_I3_14_I2_LUT4_O_I3 O=L5_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_14_I2_LUT4_O_I2_LUT4_I2_I1 I2=L5_LUT4_I3_14_I2_LUT4_O_I2 I3=R5_LUT4_I3_34_O_LUT4_I2_2_O O=L5_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I3_18_I0_LUT4_O_I1_LUT4_O_I2 I2=R5_LUT4_I3_34_O_LUT4_I2_O I3=L5_LUT4_I3_18_I2_LUT4_O_I2_LUT4_I1_I2 O=L5_LUT4_I3_14_I2_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_33_O I1=R5_LUT4_I3_32_O I2=R5_LUT4_I3_31_O I3=R5_LUT4_I3_30_O O=L5_LUT4_I3_14_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_2_O I1=L5_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_34_O_LUT4_I2_O I3=L5_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_33_O I1=R5_LUT4_I3_32_O I2=R5_LUT4_I3_31_O I3=R5_LUT4_I3_30_O O=L5_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_32_O I1=R5_LUT4_I3_31_O I2=R5_LUT4_I3_30_O I3=R5_LUT4_I3_33_O O=L5_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L5_LUT4_I3_8_I0 I1=L5_LUT4_I3_15_I1 I2=L5_LUT4_I3_15_I2 I3=L5(19) O=R6_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L5_LUT4_I3_15_I1_LUT4_O_I2 I3=L5_LUT4_I3_8_I0_LUT4_O_I3 O=L5_LUT4_I3_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_15_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_1_O I1=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_28_O_LUT4_I2_2_O I3=L5_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_29_O_LUT4_I2_O I3=L5_LUT4_I3_12_I2_LUT4_O_I0_LUT4_O_I1 O=L5_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_8_I2_LUT4_O_I0 I1=L5_LUT4_I3_15_I2_LUT4_O_I1 I2=L5_LUT4_I3_12_I2_LUT4_O_I0 I3=L5_LUT4_I3_12_I2_LUT4_O_I1 O=L5_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_15_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_2_O I1=L5_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O O=L5_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_1_O I1=L5_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R5_LUT4_I3_29_O_LUT4_I2_O O=L5_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I2=R5_LUT4_I3_28_O_LUT4_I2_2_O I3=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 O=L5_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_16_I0 I1=L5_LUT4_I3_16_I1 I2=L5_LUT4_I3_16_I2 I3=L5(20) O=R6_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I3=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O O=L5_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_16_I1_LUT4_O_I2 I3=L5_LUT4_I1_4_I3_LUT4_O_I2 O=L5_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_16_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_10_O_LUT4_I2_1_O I3=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R5_LUT4_I3_10_O_LUT4_I2_2_O O=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I2=R5_LUT4_I3_10_O_LUT4_I2_1_O I3=L5_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=R5_LUT4_I3_11_O_LUT4_I2_O I3=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I0 O=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_8_O I1=R5_LUT4_I3_7_O I2=R5_LUT4_I3_9_O I3=R5_LUT4_I3_6_O O=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_11_O_LUT4_I2_O I1=L5_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I2=R5_LUT4_I3_10_O_LUT4_I2_2_O I3=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I1_4_I2_LUT4_O_I1 I2=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I3=L5_LUT4_I3_19_I2 O=L5_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L5_LUT4_I3_17_I0 I1=L5_LUT4_I3_17_I1 I2=L5_LUT4_I3_17_I2 I3=L5(21) O=R6_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_9_I0_LUT4_O_I1 I2=L5_LUT4_I2_I3_LUT4_O_I0 I3=L5_LUT4_I3_4_I0_LUT4_I0_O O=L5_LUT4_I3_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_4_I0_LUT4_O_I2 I2=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L5_LUT4_I3_4_I0_LUT4_I0_O O=L5_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_17_I2_LUT4_O_I1 I2=L5_LUT4_I3_17_I2_LUT4_O_I2 I3=L5_LUT4_I3_4_I2_LUT4_O_I0 O=L5_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R5_LUT4_I3_17_O_LUT4_I2_O I1=L5_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_17_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_15_O I1=R5_LUT4_I3_14_O I2=R5_LUT4_I3_13_O I3=R5_LUT4_I3_12_O O=L5_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_16_O_LUT4_I2_O I3=L5_LUT4_I3_9_I1_LUT4_O_I0_LUT4_O_I2 O=L5_LUT4_I3_17_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_17_O_LUT4_I2_O I1=L5_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_15_O I1=R5_LUT4_I3_14_O I2=R5_LUT4_I3_12_O I3=R5_LUT4_I3_13_O O=L5_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L5_LUT4_I3_18_I0 I1=L5_LUT4_I3_18_I1 I2=L5_LUT4_I3_18_I2 I3=L5(24) O=R6_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_10_I2_LUT4_O_I2 I2=L5_LUT4_I3_18_I2_LUT4_I3_I2 I3=L5_LUT4_I3_18_I0 O=L5_LUT4_I2_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_18_I0_LUT4_O_I1 I2=L5_LUT4_I3_18_I0_LUT4_O_I2 I3=L5_LUT4_I3_18_I0_LUT4_O_I3 O=L5_LUT4_I3_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I3_18_I0_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_18_I0_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_34_O_LUT4_I2_O O=L5_LUT4_I3_18_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_33_O I1=R5_LUT4_I3_30_O I2=R5_LUT4_I3_31_O I3=R5_LUT4_I3_32_O O=L5_LUT4_I3_18_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_33_O I1=R5_LUT4_I3_32_O I2=R5_LUT4_I3_31_O I3=R5_LUT4_I3_30_O O=L5_LUT4_I3_18_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_35_O_LUT4_I2_O I1=L5_LUT4_I3_18_I0_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_34_O_LUT4_I2_2_O O=L5_LUT4_I3_18_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_32_O I1=R5_LUT4_I3_30_O I2=R5_LUT4_I3_31_O I3=R5_LUT4_I3_33_O O=L5_LUT4_I3_18_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I0 I1=L5_LUT4_I3_18_I0_LUT4_O_I2 I2=L5_LUT4_I3_18_I0_LUT4_O_I1 I3=L5_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_18_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_18_I0_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_35_O_LUT4_I2_O O=L5_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I3_18_I2_LUT4_I3_I1_LUT4_O_I1 I2=R5_LUT4_I3_35_O_LUT4_I2_O I3=L5_LUT4_I3_18_I0_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=L5_LUT4_I3_18_I1_LUT4_O_I0 I1=L5_LUT4_I3_18_I1_LUT4_O_I1 I2=L5_LUT4_I3_14_I1_LUT4_O_I2 I3=L5_LUT4_I3_18_I1_LUT4_O_I3 O=L5_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_18_I1_LUT4_O_I0_LUT4_O_I1 I2=L5_LUT4_I3_18_I2_LUT4_O_I2 I3=R5_LUT4_I3_34_O_LUT4_I2_2_O O=L5_LUT4_I3_18_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_18_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_35_O_LUT4_I2_O O=L5_LUT4_I3_18_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_2_O I1=L5_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I3 I2=L5_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 I3=L5_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_18_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_2_O I1=L5_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R5_LUT4_I3_34_O_LUT4_I2_O O=L5_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=R5_LUT4_I3_32_O I1=R5_LUT4_I3_31_O I2=R5_LUT4_I3_33_O I3=R5_LUT4_I3_30_O O=L5_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_18_I2_LUT4_I3_I1 I2=L5_LUT4_I3_18_I2_LUT4_I3_I2 I3=L5_LUT4_I3_18_I2 O=L5_LUT4_I3_14_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L5_LUT4_I3_18_I0_LUT4_O_I1_LUT4_O_I2 I1=L5_LUT4_I3_18_I2_LUT4_I3_I1_LUT4_O_I1 I2=R5_LUT4_I3_34_O_LUT4_I2_2_O I3=L5_LUT4_I3_18_I2_LUT4_I3_I1_LUT4_O_I3 O=L5_LUT4_I3_18_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R5_LUT4_I3_33_O I1=R5_LUT4_I3_32_O I2=R5_LUT4_I3_30_O I3=R5_LUT4_I3_31_O O=L5_LUT4_I3_18_I2_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I3 I2=L5_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R5_LUT4_I3_35_O_LUT4_I2_O O=L5_LUT4_I3_18_I2_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_35_O_LUT4_I2_O I1=R5_LUT4_I3_34_O_LUT4_I2_1_O I2=L5_LUT4_I3_18_I2_LUT4_I3_I2_LUT4_O_I2 I3=L5_LUT4_I3_18_I2_LUT4_I3_I2_LUT4_O_I3 O=L5_LUT4_I3_18_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R5_LUT4_I3_30_O I1=R5_LUT4_I3_32_O I2=R5_LUT4_I3_31_O I3=R5_LUT4_I3_33_O O=L5_LUT4_I3_18_I2_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I3_18_I0_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_35_O_LUT4_I2_O I3=L5_LUT4_I3_18_I2_LUT4_I3_I1_LUT4_O_I1 O=L5_LUT4_I3_18_I2_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_18_I2_LUT4_O_I1 I2=L5_LUT4_I3_18_I2_LUT4_O_I2 I3=R5_LUT4_I3_34_O_LUT4_I2_O O=L5_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_34_O_LUT4_I2_2_O I3=L5_LUT4_I3_18_I0_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_18_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L5_LUT4_I3_18_I0_LUT4_O_I1_LUT4_O_I1 I3=R5_LUT4_I3_35_O_LUT4_I2_O O=L5_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_34_O_LUT4_I2_1_O I1=L5_LUT4_I3_18_I2_LUT4_O_I2 I2=L5_LUT4_I3_18_I2_LUT4_O_I2_LUT4_I1_I2 I3=R5_LUT4_I3_35_O_LUT4_I2_O O=L5_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_33_O I1=R5_LUT4_I3_32_O I2=R5_LUT4_I3_31_O I3=R5_LUT4_I3_30_O O=L5_LUT4_I3_18_I2_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_33_O I1=R5_LUT4_I3_32_O I2=R5_LUT4_I3_31_O I3=R5_LUT4_I3_30_O O=L5_LUT4_I3_18_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_19_I0 I1=L5_LUT4_I3_19_I1 I2=L5_LUT4_I3_19_I2 I3=L5(26) O=R6_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L5_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O I1=L5_LUT4_I1_1_I3_LUT4_O_I2 I2=L5_LUT4_I3_16_I1 I3=L5_LUT4_I3_19_I0_LUT4_O_I3 O=L5_LUT4_I3_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O I3=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O O=L5_LUT4_I3_19_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_19_I1_LUT4_O_I1 I2=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I3=L5_LUT4_I3_19_I1_LUT4_O_I3 O=L5_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_19_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2 I2=L5_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R5_LUT4_I3_10_O_LUT4_I2_1_O O=L5_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_11_O_LUT4_I2_O I1=L5_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_10_O_LUT4_I2_2_O I3=L5_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2 O=L5_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_8_O I1=R5_LUT4_I3_9_O I2=R5_LUT4_I3_7_O I3=R5_LUT4_I3_6_O O=L5_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I0 I1=R5_LUT4_I3_10_O_LUT4_I2_2_O I2=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_19_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R5_LUT4_I3_9_O I1=R5_LUT4_I3_8_O I2=R5_LUT4_I3_7_O I3=R5_LUT4_I3_6_O O=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I1_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I2=R5_LUT4_I3_11_O_LUT4_I2_O I3=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2 O=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_6_O I1=R5_LUT4_I3_8_O I2=R5_LUT4_I3_7_O I3=R5_LUT4_I3_9_O O=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_O I1=L5_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_11_O_LUT4_I2_O O=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_2_O I1=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R5_LUT4_I3_10_O_LUT4_I2_1_O I3=L5_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2 O=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_10_O_LUT4_I2_2_O I1=L5_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_10_O_LUT4_I2_1_O O=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=L5_LUT4_I1_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=R5_LUT4_I3_11_O_LUT4_I2_O O=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O I2=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I0 I3=R5_LUT4_I3_10_O_LUT4_I2_O O=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_9_O I1=R5_LUT4_I3_8_O I2=R5_LUT4_I3_7_O I3=R5_LUT4_I3_6_O O=L5_LUT4_I3_19_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_19_I2_LUT4_O_I1 I2=L5_LUT4_I3_19_I2_LUT4_O_I2 I3=R5_LUT4_I3_10_O_LUT4_I2_1_O O=L5_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_10_O_LUT4_I2_O O=L5_LUT4_I3_19_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_11_O_LUT4_I2_O I1=L5_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=R5_LUT4_I3_10_O_LUT4_I2_2_O I3=L5_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_9_O I1=R5_LUT4_I3_7_O I2=R5_LUT4_I3_6_O I3=R5_LUT4_I3_8_O O=L5_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_9_O I1=R5_LUT4_I3_8_O I2=R5_LUT4_I3_7_O I3=R5_LUT4_I3_6_O O=L5_LUT4_I3_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_13_I2 I1=L5_LUT4_I2_1_I3_LUT4_O_I1 I2=L5_LUT4_I3_I0_LUT4_O_I3 I3=L5_LUT4_I3_1_I0_LUT4_O_I3 O=L5_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=R5_LUT4_I3_23_O_LUT4_I2_O I3=L5_LUT4_I3_1_I1_LUT4_I3_I1_LUT4_O_I1 O=L5_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_1_O I1=L5_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=R5_LUT4_I3_22_O_LUT4_I2_2_O I3=L5_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 O=L5_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_1_I1 I1=L5_LUT4_I3_1_I2_LUT4_O_I1 I2=L5_LUT4_I3_1_I1_LUT4_I0_I2 I3=L5_LUT4_I3_1_I1_LUT4_I0_I3 O=L5_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_1_I1_LUT4_I3_I2 I1=L5_LUT4_I3_13_I0_LUT4_O_I1_LUT4_O_I3 I2=L5_LUT4_I3_13_I0_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_1_I1_LUT4_I3_I1 O=L5_LUT4_I3_1_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0 I1=R5_LUT4_I3_22_O_LUT4_I2_O I2=L5_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1 I3=L5_LUT4_I3_1_I1_LUT4_I0_I3_LUT4_O_I3 O=L5_LUT4_I3_1_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_2_O I1=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I2=R5_LUT4_I3_23_O_LUT4_I2_O I3=L5_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 O=L5_LUT4_I3_1_I1_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_1_I1_LUT4_I3_I1 I2=L5_LUT4_I3_1_I1_LUT4_I3_I2 I3=L5_LUT4_I3_1_I1 O=L5_LUT4_I2_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_1_O I1=L5_LUT4_I3_1_I1_LUT4_I3_I1_LUT4_O_I1 I2=R5_LUT4_I3_23_O_LUT4_I2_O I3=L5_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_1_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_18_O I1=R5_LUT4_I3_20_O I2=R5_LUT4_I3_19_O I3=R5_LUT4_I3_21_O O=L5_LUT4_I3_1_I1_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_I1_LUT4_O_I2 I2=R5_LUT4_I3_22_O_LUT4_I2_2_O I3=L5_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0 O=L5_LUT4_I3_1_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_1_I1_LUT4_O_I1 I2=L5_LUT4_I3_1_I1_LUT4_O_I2 I3=R5_LUT4_I3_22_O_LUT4_I2_O O=L5_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0 I3=R5_LUT4_I3_22_O_LUT4_I2_1_O O=L5_LUT4_I3_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_2_O I1=L5_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 I2=R5_LUT4_I3_23_O_LUT4_I2_O I3=L5_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_21_O I1=R5_LUT4_I3_20_O I2=R5_LUT4_I3_18_O I3=R5_LUT4_I3_19_O O=L5_LUT4_I3_1_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_21_O I1=R5_LUT4_I3_20_O I2=R5_LUT4_I3_19_O I3=R5_LUT4_I3_18_O O=L5_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L5_LUT4_I3_1_I2_LUT4_O_I0 I1=L5_LUT4_I3_1_I2_LUT4_O_I1 I2=L5_LUT4_I3_1_I2_LUT4_O_I2 I3=L5_LUT4_I3_1_I2_LUT4_O_I3 O=L5_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0 I1=L5_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I1 I2=R5_LUT4_I3_22_O I3=R5_LUT4_I3_23_O O=L5_LUT4_I3_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R5_LUT4_I3_19_O I1=R5_LUT4_I3_18_O I2=R5_LUT4_I3_21_O I3=R5_LUT4_I3_20_O O=L5_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_20_O I1=R5_LUT4_I3_19_O I2=R5_LUT4_I3_21_O I3=R5_LUT4_I3_18_O O=L5_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=L5_LUT4_I3_1_I1_LUT4_I3_I1_LUT4_O_I1 I3=R5_LUT4_I3_22_O_LUT4_I2_2_O O=L5_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_1_O I1=L5_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0 I2=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_23_O_LUT4_I2_O O=L5_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_22_O_LUT4_I2_1_O I3=L5_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I3_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_20_O I1=R5_LUT4_I3_19_O I2=R5_LUT4_I3_18_O I3=R5_LUT4_I3_21_O O=L5_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I0 I2=R5_LUT4_I3_23_O_LUT4_I2_O I3=L5_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_1_O I1=L5_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=R5_LUT4_I3_22_O_LUT4_I2_2_O I3=L5_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 O=L5_LUT4_I3_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_2_I0 I1=L5_LUT4_I3_2_I1 I2=L5_LUT4_I3_2_I2 I3=L5(22) O=R6_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L5_LUT4_I3_2_I0_LUT4_O_I0 I1=L5_LUT4_I3_2_I0_LUT4_O_I1 I2=L5_LUT4_I3_7_I1 I3=L5_LUT4_I3_7_I1_LUT4_O_I3 O=L5_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=L5_LUT4_I3_2_I1 I1=L5_LUT4_I3_7_I0_LUT4_O_I3 I2=L5_LUT4_I3_7_I0_LUT4_O_I2 I3=L5_LUT4_I3_7_I0_LUT4_O_I0 O=L5_LUT4_I3_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_2_I1_LUT4_O_I1 I2=L5_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_43_O_LUT4_I2_O O=L5_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_11_I1_LUT4_I3_I1_LUT4_O_I1 I3=R5_LUT4_I3_42_O_LUT4_I2_O O=L5_LUT4_I3_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L5_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3 I1=R5_LUT4_I3_42_O_LUT4_I2_2_O I2=R5_LUT4_I3_42_O_LUT4_I2_1_O I3=L5_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 O=L5_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_42_O_LUT4_I2_2_O I1=L5_LUT4_I3_2_I2_LUT4_O_I1 I2=L5_LUT4_I3_2_I2_LUT4_O_I2 I3=L5_LUT4_I3_2_I2_LUT4_O_I3 O=L5_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R5_LUT4_I3_47_O I1=R5_LUT4_I3_46_O I2=R5_LUT4_I3_45_O I3=R5_LUT4_I3_44_O O=L5_LUT4_I3_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_42_O_LUT4_I2_1_O I1=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=R5_LUT4_I3_42_O_LUT4_I2_O I3=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3 I2=R5_LUT4_I3_42_O_LUT4_I2_2_O I3=L5_LUT4_I3_11_I1_LUT4_I3_I0_LUT4_O_I0 O=L5_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_42_O_LUT4_I2_1_O O=L5_LUT4_I3_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I0 I3=R5_LUT4_I3_42_O_LUT4_I2_O O=L5_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_3_I0 I1=L5_LUT4_I1_I3 I2=L5_LUT4_I3_3_I2 I3=L5(25) O=R6_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L5_LUT4_I1_7_I3_LUT4_O_I3 I1=L5_LUT4_I1_5_I2_LUT4_O_I3 I2=L5_LUT4_I3_3_I0_LUT4_O_I2 I3=L5_LUT4_I3_3_I0_LUT4_O_I3 O=L5_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L5_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I0 I1=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I2=R5_LUT4_I3_4_O_LUT4_I2_O I3=L5_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R5_LUT4_I3_2_O I1=R5_LUT4_I3_1_O I2=R5_LUT4_I3_3_O I3=R5_LUT4_I3_O O=L5_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_5_O_LUT4_I2_O I1=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=R5_LUT4_I3_4_O_LUT4_I2_2_O O=L5_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I1_7_I2_LUT4_I2_I3 O=L5_LUT4_I3_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_4_O_LUT4_I2_1_O I3=L5_LUT4_I1_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_5_O_LUT4_I2_O I1=L5_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=R5_LUT4_I3_4_O_LUT4_I2_2_O I3=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_5_O_LUT4_I2_O I1=L5_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 I2=R5_LUT4_I3_4_O_LUT4_I2_1_O I3=L5_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I1_7_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=R5_LUT4_I3_4_O_LUT4_I2_2_O I3=L5_LUT4_I1_7_I2_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_3_I0_LUT4_O_I2 I2=L5_LUT4_I3_3_I2 I3=L5_LUT4_I1_5_I2_LUT4_O_I3 O=L5_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_3_I2_LUT4_O_I2 I3=L5_LUT4_I3_3_I2_LUT4_O_I3 O=L5_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_5_O_LUT4_I2_O I1=L5_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_4_O_LUT4_I2_2_O O=L5_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_3_O I1=R5_LUT4_I3_2_O I2=R5_LUT4_I3_O I3=R5_LUT4_I3_1_O O=L5_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_1_O I1=R5_LUT4_I3_2_O I2=R5_LUT4_I3_3_O I3=R5_LUT4_I3_O O=L5_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_4_O_LUT4_I2_O I1=L5_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_4_O_LUT4_I2_1_O I3=L5_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_3_O I1=R5_LUT4_I3_2_O I2=R5_LUT4_I3_1_O I3=R5_LUT4_I3_O O=L5_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_3_O I1=R5_LUT4_I3_O I2=R5_LUT4_I3_1_O I3=R5_LUT4_I3_2_O O=L5_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I3_4_I0 I1=L5_LUT4_I3_4_I1 I2=L5_LUT4_I3_4_I2 I3=L5(27) O=R6_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L5_LUT4_I3_4_I0 I1=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I2=L5_LUT4_I3_4_I1_LUT4_O_I3 I3=L5_LUT4_I3_4_I1_LUT4_O_I1 O=L5_LUT4_I3_4_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_4_I1_LUT4_O_I3 I1=L5_LUT4_I3_4_I0 I2=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L5_LUT4_I3_4_I0_LUT4_I1_I3 O=L5_LUT4_I3_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 I3=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O O=L5_LUT4_I3_4_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_4_I0_LUT4_O_I2 I3=L5_LUT4_I3_4_I0_LUT4_O_I3 O=L5_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I3=R5_LUT4_I3_16_O_LUT4_I2_O O=L5_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_12_O I1=R5_LUT4_I3_14_O I2=R5_LUT4_I3_13_O I3=R5_LUT4_I3_15_O O=L5_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_17_O_LUT4_I2_O I1=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 O=L5_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I2=R5_LUT4_I3_16_O_LUT4_I2_O I3=L5_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_17_O_LUT4_I2_O I1=L5_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_9_I0_LUT4_O_I1 I1=L5_LUT4_I3_4_I1_LUT4_O_I1 I2=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I3=L5_LUT4_I3_4_I1_LUT4_O_I3 O=L5_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I1=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_16_O_LUT4_I2_O I3=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R5_LUT4_I3_13_O I1=R5_LUT4_I3_14_O I2=R5_LUT4_I3_15_O I3=R5_LUT4_I3_12_O O=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_14_O I1=R5_LUT4_I3_12_O I2=R5_LUT4_I3_13_O I3=R5_LUT4_I3_15_O O=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 I1=R5_LUT4_I3_16_O_LUT4_I2_2_O I2=R5_LUT4_I3_17_O_LUT4_I2_O I3=L5_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I1=L5_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R5_LUT4_I3_13_O I1=R5_LUT4_I3_12_O I2=R5_LUT4_I3_15_O I3=R5_LUT4_I3_14_O O=L5_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=R5_LUT4_I3_16_O_LUT4_I2_O I2=R5_LUT4_I3_16_O_LUT4_I2_1_O I3=L5_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L5_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_4_I2_LUT4_O_I0 I1=L5_LUT4_I3_4_I2_LUT4_O_I1 I2=L5_LUT4_I3_4_I2_LUT4_O_I2 I3=L5_LUT4_I3_4_I2_LUT4_O_I3 O=L5_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_9_I2_LUT4_O_I3 I1=R5_LUT4_I3_16_O_LUT4_I2_O I2=L5_LUT4_I3_9_I1_LUT4_O_I0 I3=L5_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I3 O=L5_LUT4_I3_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 I3=R5_LUT4_I3_16_O_LUT4_I2_2_O O=L5_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 I2=R5_LUT4_I3_17_O_LUT4_I2_O I3=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_I3 O=L5_LUT4_I3_4_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_I3 I1=R5_LUT4_I3_16_O_LUT4_I2_2_O I2=R5_LUT4_I3_17_O_LUT4_I2_O I3=L5_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 I2=L5_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_16_O_LUT4_I2_O O=L5_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_14_O I1=R5_LUT4_I3_15_O I2=R5_LUT4_I3_13_O I3=R5_LUT4_I3_12_O O=L5_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L5_LUT4_I3_4_I2_LUT4_O_I2 I1=L5_LUT4_I3_4_I2_LUT4_O_I3 I2=L5_LUT4_I3_17_I2_LUT4_O_I2 I3=L5_LUT4_I3_17_I2_LUT4_O_I1 O=L5_LUT4_I3_9_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_16_O_LUT4_I2_O I3=L5_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_15_O I1=R5_LUT4_I3_13_O I2=R5_LUT4_I3_12_O I3=R5_LUT4_I3_14_O O=L5_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_15_O I1=R5_LUT4_I3_14_O I2=R5_LUT4_I3_13_O I3=R5_LUT4_I3_12_O O=L5_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_17_O_LUT4_I2_O I1=L5_LUT4_I3_9_I1_LUT4_O_I0_LUT4_O_I2 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_15_O I1=R5_LUT4_I3_14_O I2=R5_LUT4_I3_13_O I3=R5_LUT4_I3_12_O O=L5_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I1=L5_LUT4_I3_5_I1 I2=L5_LUT4_I3_5_I2 I3=L5(29) O=R6_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L5_LUT4_I3_5_I1_LUT4_O_I0 I1=L5_LUT4_I3_5_I1_LUT4_O_I1 I2=L5_LUT4_I3_5_I1_LUT4_O_I2 I3=L5_LUT4_I3_8_I0_LUT4_O_I1 O=L5_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_5_I1_LUT4_O_I0_LUT4_O_I1 I2=R5_LUT4_I3_28_O_LUT4_I2_2_O I3=L5_LUT4_I3_5_I2_LUT4_O_I3 O=L5_LUT4_I3_5_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_5_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_28_O_LUT4_I2_1_O O=L5_LUT4_I3_5_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3 I2=R5_LUT4_I3_29_O_LUT4_I2_O I3=L5_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 O=L5_LUT4_I3_5_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_5_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I1 I1=R5_LUT4_I3_29_O_LUT4_I2_O I2=R5_LUT4_I3_28_O_LUT4_I2_2_O I3=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_28_O_LUT4_I2_1_O I3=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 O=L5_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_25_O I1=R5_LUT4_I3_26_O I2=R5_LUT4_I3_27_O I3=R5_LUT4_I3_24_O O=L5_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I1=L5_LUT4_I3_5_I1_LUT4_O_I0 I2=L5_LUT4_I3_5_I2 I3=L5_LUT4_I3_5_I1_LUT4_O_I1 O=L5_LUT4_I3_8_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_5_I2_LUT4_O_I1 I2=R5_LUT4_I3_29_O_LUT4_I2_O I3=L5_LUT4_I3_5_I2_LUT4_O_I3 O=L5_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_28_O_LUT4_I2_2_O O=L5_LUT4_I3_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_28_O_LUT4_I2_1_O I3=L5_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_25_O I1=R5_LUT4_I3_24_O I2=R5_LUT4_I3_27_O I3=R5_LUT4_I3_26_O O=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_26_O I1=R5_LUT4_I3_25_O I2=R5_LUT4_I3_24_O I3=R5_LUT4_I3_27_O O=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_27_O I1=R5_LUT4_I3_26_O I2=R5_LUT4_I3_25_O I3=R5_LUT4_I3_24_O O=L5_LUT4_I3_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_6_I0 I1=L5_LUT4_I3_6_I1 I2=L5_LUT4_I3_6_I2 I3=L5(31) O=R6_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L5_LUT4_I3_6_I0_LUT4_O_I0 I1=L5_LUT4_I3_6_I0_LUT4_O_I1 I2=L5_LUT4_I1_8_I2_LUT4_O_I2 I3=L5_LUT4_I3_6_I0_LUT4_O_I3 O=L5_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=L5_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 I1=L5_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_41_O I3=R5_LUT4_I3_40_O O=L5_LUT4_I3_6_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_41_O_LUT4_I2_O I3=L5_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_38_O I1=R5_LUT4_I3_39_O I2=R5_LUT4_I3_37_O I3=R5_LUT4_I3_36_O O=L5_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_39_O I1=R5_LUT4_I3_37_O I2=R5_LUT4_I3_36_O I3=R5_LUT4_I3_38_O O=L5_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_40_O_LUT4_I2_O O=L5_LUT4_I3_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_40_O_LUT4_I2_1_O I3=L5_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_2_O I1=L5_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3 I2=R5_LUT4_I3_41_O_LUT4_I2_O I3=L5_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_39_O I1=R5_LUT4_I3_38_O I2=R5_LUT4_I3_37_O I3=R5_LUT4_I3_36_O O=L5_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I3=L5_LUT4_I3_6_I1 O=L5_LUT4_I1_8_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_6_I1_LUT4_O_I1 I2=L5_LUT4_I1_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I3=L5_LUT4_I3_6_I1_LUT4_O_I3 O=L5_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L5_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 I1=R5_LUT4_I3_41_O_LUT4_I2_O I2=R5_LUT4_I3_40_O_LUT4_I2_1_O I3=L5_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_39_O I1=R5_LUT4_I3_38_O I2=R5_LUT4_I3_37_O I3=R5_LUT4_I3_36_O O=L5_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I1_3_I2_LUT4_O_I2 O=L5_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_1_O I1=L5_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I1 I3=R5_LUT4_I3_40_O_LUT4_I2_2_O O=L5_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_41_O_LUT4_I2_O O=L5_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_38_O I1=R5_LUT4_I3_37_O I2=R5_LUT4_I3_39_O I3=R5_LUT4_I3_36_O O=L5_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_6_I2 I2=L5_LUT4_I1_3_I2_LUT4_O_I0 I3=L5_LUT4_I1_8_I3_LUT4_O_I2 O=L5_LUT4_I1_8_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_6_I2_LUT4_O_I2 I3=L5_LUT4_I3_6_I2_LUT4_O_I3 O=L5_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_O I1=L5_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3 I2=R5_LUT4_I3_41_O_LUT4_I2_O I3=L5_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_40_O_LUT4_I2_1_O I1=L5_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_40_O_LUT4_I2_2_O O=L5_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_39_O I1=R5_LUT4_I3_38_O I2=R5_LUT4_I3_36_O I3=R5_LUT4_I3_37_O O=L5_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_39_O I1=R5_LUT4_I3_38_O I2=R5_LUT4_I3_37_O I3=R5_LUT4_I3_36_O O=L5_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L5_LUT4_I3_7_I0 I1=L5_LUT4_I3_7_I1 I2=L5_LUT4_I3_7_I2 I3=L5(32) O=R6_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L5_LUT4_I3_7_I0_LUT4_O_I0 I1=L5_LUT4_I3_2_I1 I2=L5_LUT4_I3_7_I0_LUT4_O_I2 I3=L5_LUT4_I3_7_I0_LUT4_O_I3 O=L5_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2 I3=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I3 O=L5_LUT4_I3_7_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_42_O_LUT4_I2_1_O I1=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_42_O_LUT4_I2_O I3=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_47_O I1=R5_LUT4_I3_45_O I2=R5_LUT4_I3_44_O I3=R5_LUT4_I3_46_O O=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_11_I1_LUT4_I3_I0_LUT4_O_I0 I2=R5_LUT4_I3_42_O_LUT4_I2_2_O I3=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_47_O I1=R5_LUT4_I3_46_O I2=R5_LUT4_I3_45_O I3=R5_LUT4_I3_44_O O=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 I3=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_42_O_LUT4_I2_1_O O=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_47_O I1=R5_LUT4_I3_45_O I2=R5_LUT4_I3_46_O I3=R5_LUT4_I3_44_O O=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_42_O_LUT4_I2_2_O I1=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_42_O_LUT4_I2_O I3=L5_LUT4_I3_11_I1_LUT4_I3_I0_LUT4_O_I0 O=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_47_O I1=R5_LUT4_I3_44_O I2=R5_LUT4_I3_45_O I3=R5_LUT4_I3_46_O O=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_42_O_LUT4_I2_2_O O=L5_LUT4_I3_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_42_O_LUT4_I2_1_O I3=L5_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_42_O_LUT4_I2_O O=L5_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_44_O I1=R5_LUT4_I3_46_O I2=R5_LUT4_I3_45_O I3=R5_LUT4_I3_47_O O=L5_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_42_O_LUT4_I2_1_O I1=L5_LUT4_I3_2_I2_LUT4_O_I1 I2=L5_LUT4_I3_7_I1_LUT4_O_I2 I3=L5_LUT4_I3_7_I1_LUT4_O_I3 O=L5_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_42_O_LUT4_I2_O I3=L5_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 I2=R5_LUT4_I3_42_O_LUT4_I2_2_O I3=L5_LUT4_I3_11_I1_LUT4_I3_I1_LUT4_O_I1 O=L5_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_45_O I1=R5_LUT4_I3_44_O I2=R5_LUT4_I3_47_O I3=R5_LUT4_I3_46_O O=L5_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_42_O_LUT4_I2_2_O I1=L5_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I3 I2=L5_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_42_O_LUT4_I2_O O=L5_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_42_O_LUT4_I2_1_O I3=L5_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_7_I2_LUT4_O_I1 I2=L5_LUT4_I3_7_I2_LUT4_O_I2 I3=L5_LUT4_I3_7_I2_LUT4_O_I3 O=L5_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_11_I2_LUT4_O_I1 O=L5_LUT4_I3_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R5_LUT4_I3_43_O_LUT4_I2_O I1=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=R5_LUT4_I3_42_O_LUT4_I2_2_O I3=L5_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I2 O=L5_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_42_O_LUT4_I2_1_O I1=L5_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_42_O_LUT4_I2_O I3=L5_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_42_O_LUT4_I2_O O=L5_LUT4_I3_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_11_I2_LUT4_O_I3_LUT4_O_I3 I3=R5_LUT4_I3_43_O_LUT4_I2_O O=L5_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_42_O_LUT4_I2_2_O I1=L5_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_42_O_LUT4_I2_1_O I3=L5_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I0 I1=L5_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_42_O_LUT4_I2_1_O I3=R5_LUT4_I3_42_O_LUT4_I2_O O=L5_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=R5_LUT4_I3_47_O I1=R5_LUT4_I3_46_O I2=R5_LUT4_I3_45_O I3=R5_LUT4_I3_44_O O=L5_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_46_O I1=R5_LUT4_I3_45_O I2=R5_LUT4_I3_44_O I3=R5_LUT4_I3_47_O O=L5_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L5_LUT4_I3_8_I0 I1=L5_LUT4_I3_8_I1 I2=L5_LUT4_I3_8_I2 I3=L5(4) O=R6_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_8_I0_LUT4_O_I1 I2=L5_LUT4_I3_12_I0 I3=L5_LUT4_I3_8_I0_LUT4_O_I3 O=L5_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0 I1=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I1 I2=R5_LUT4_I3_28_O_LUT4_I2_O I3=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_8_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R5_LUT4_I3_29_O_LUT4_I2_O I1=L5_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_28_O_LUT4_I2_2_O I3=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0 O=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I2=R5_LUT4_I3_28_O_LUT4_I2_1_O I3=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O I2=L5_LUT4_I3_5_I2_LUT4_O_I3 I3=R5_LUT4_I3_28_O_LUT4_I2_O O=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_26_O I1=R5_LUT4_I3_24_O I2=R5_LUT4_I3_25_O I3=R5_LUT4_I3_27_O O=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_26_O I1=R5_LUT4_I3_25_O I2=R5_LUT4_I3_27_O I3=R5_LUT4_I3_24_O O=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=R5_LUT4_I3_28_O_LUT4_I2_1_O I2=L5_LUT4_I3_12_I2_LUT4_O_I0_LUT4_O_I1 I3=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=L5_LUT4_I3_8_I0_LUT4_O_I1 I1=L5_LUT4_I3_8_I1_LUT4_O_I1 I2=L5_LUT4_I3_8_I0_LUT4_O_I3 I3=L5_LUT4_I3_8_I1_LUT4_O_I3 O=L5_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_28_O_LUT4_I2_1_O O=L5_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_26_O I1=R5_LUT4_I3_27_O I2=R5_LUT4_I3_25_O I3=R5_LUT4_I3_24_O O=L5_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_29_O_LUT4_I2_O I1=L5_LUT4_I3_5_I2_LUT4_O_I1_LUT4_O_I2 I2=R5_LUT4_I3_28_O_LUT4_I2_2_O I3=L5_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_5_I1_LUT4_O_I0 I3=L5_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L5_LUT4_I3_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L5_LUT4_I3_8_I2_LUT4_O_I0 I1=L5_LUT4_I3_8_I2_LUT4_O_I1 I2=L5_LUT4_I3_8_I2_LUT4_O_I2 I3=L5_LUT4_I3_8_I2_LUT4_O_I3 O=L5_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_12_I1_LUT4_O_I2 I2=L5_LUT4_I3_8_I2_LUT4_O_I1 I3=L5_LUT4_I3_12_I2_LUT4_I1_I3 O=L5_LUT4_I3_8_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_28_O_LUT4_I2_2_O O=L5_LUT4_I3_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_28_O_LUT4_I2_O O=L5_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_1_O I1=L5_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I3 I2=R5_LUT4_I3_29_O_LUT4_I2_O I3=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 O=L5_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_27_O I1=R5_LUT4_I3_26_O I2=R5_LUT4_I3_25_O I3=R5_LUT4_I3_24_O O=L5_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_29_O_LUT4_I2_O I1=L5_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_28_O_LUT4_I2_2_O O=L5_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_27_O I1=R5_LUT4_I3_24_O I2=R5_LUT4_I3_25_O I3=R5_LUT4_I3_26_O O=L5_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_27_O I1=R5_LUT4_I3_25_O I2=R5_LUT4_I3_26_O I3=R5_LUT4_I3_24_O O=L5_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_28_O_LUT4_I2_O I1=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_28_O_LUT4_I2_1_O O=L5_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_27_O I1=R5_LUT4_I3_26_O I2=R5_LUT4_I3_25_O I3=R5_LUT4_I3_24_O O=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 I1=L5_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 I2=R5_LUT4_I3_28_O I3=R5_LUT4_I3_29_O O=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=R5_LUT4_I3_27_O I1=R5_LUT4_I3_26_O I2=R5_LUT4_I3_25_O I3=R5_LUT4_I3_24_O O=L5_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L5_LUT4_I3_9_I0 I1=L5_LUT4_I3_9_I1 I2=L5_LUT4_I3_9_I2 I3=L5(5) O=R6_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L5_LUT4_I2_I3_LUT4_O_I0 I1=L5_LUT4_I3_9_I0_LUT4_O_I1 I2=L5_LUT4_I3_4_I0_LUT4_I0_O I3=L5_LUT4_I3_9_I0_LUT4_O_I3 O=L5_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 I3=L5_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 O=L5_LUT4_I3_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 I2=L5_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 I3=R5_LUT4_I3_16_O_LUT4_I2_O O=L5_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_17_O_LUT4_I2_O I1=L5_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 O=L5_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L5_LUT4_I3_9_I1_LUT4_O_I0 I1=L5_LUT4_I3_4_I2_LUT4_O_I1 I2=L5_LUT4_I3_9_I1_LUT4_O_I2 I3=L5_LUT4_I3_9_I1_LUT4_O_I3 O=L5_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_9_I1_LUT4_O_I0_LUT4_O_I1 I2=L5_LUT4_I3_9_I1_LUT4_O_I0_LUT4_O_I2 I3=R5_LUT4_I3_16_O_LUT4_I2_1_O O=L5_LUT4_I3_9_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_9_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_17_I2_LUT4_O_I1_LUT4_O_I1 I3=R5_LUT4_I3_16_O_LUT4_I2_O O=L5_LUT4_I3_9_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_17_O_LUT4_I2_O I1=L5_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L5_LUT4_I3_9_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_15_O I1=R5_LUT4_I3_14_O I2=R5_LUT4_I3_13_O I3=R5_LUT4_I3_12_O O=L5_LUT4_I3_9_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_17_O_LUT4_I2_O I1=L5_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=L5_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_16_O_LUT4_I2_2_O O=L5_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_14_O I1=R5_LUT4_I3_13_O I2=R5_LUT4_I3_15_O I3=R5_LUT4_I3_12_O O=L5_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_16_O_LUT4_I2_O I3=L5_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_15_O I1=R5_LUT4_I3_12_O I2=R5_LUT4_I3_13_O I3=R5_LUT4_I3_14_O O=L5_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R5_LUT4_I3_14_O I1=R5_LUT4_I3_13_O I2=R5_LUT4_I3_12_O I3=R5_LUT4_I3_15_O O=L5_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_9_I2_LUT4_I3_I1 I2=L5_LUT4_I3_9_I1_LUT4_O_I0 I3=L5_LUT4_I3_9_I2 O=L5_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111100 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_9_I2_LUT4_O_I1 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_9_I2_LUT4_O_I3 O=L5_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_4_I2_LUT4_O_I3_LUT4_O_I3 I3=R5_LUT4_I3_16_O_LUT4_I2_O O=L5_LUT4_I3_9_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_I3 I2=R5_LUT4_I3_17_O_LUT4_I2_O I3=L5_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 O=L5_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_9_I2_LUT4_O_I3 I2=R5_LUT4_I3_16_O_LUT4_I2_O I3=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_I3 O=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_15_O I1=R5_LUT4_I3_13_O I2=R5_LUT4_I3_14_O I3=R5_LUT4_I3_12_O O=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O I1=L5_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 I2=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 I3=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 O=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R5_LUT4_I3_16_O_LUT4_I2_1_O I1=L5_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I2=R5_LUT4_I3_16_O_LUT4_I2_O I3=L5_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 O=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_17_O_LUT4_I2_O I1=L5_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 I2=R5_LUT4_I3_16_O_LUT4_I2_2_O I3=L5_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L5_LUT4_I3_9_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_15_O I1=R5_LUT4_I3_14_O I2=R5_LUT4_I3_13_O I3=R5_LUT4_I3_12_O O=L5_LUT4_I3_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L5_LUT4_I3_I0_LUT4_O_I0 I1=L5_LUT4_I3_I0_LUT4_O_I1 I2=L5_LUT4_I3_I0_LUT4_O_I2 I3=L5_LUT4_I3_I0_LUT4_O_I3 O=L5_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1 I2=L5_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2 I3=L5_LUT4_I3_1_I2_LUT4_O_I3 O=L5_LUT4_I3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 I2=R5_LUT4_I3_23_O_LUT4_I2_O I3=L5_LUT4_I3_I2_LUT4_O_I2 O=L5_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_1_O I1=L5_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I1 I2=L5_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R5_LUT4_I3_22_O_LUT4_I2_2_O O=L5_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_20_O I1=R5_LUT4_I3_18_O I2=R5_LUT4_I3_19_O I3=R5_LUT4_I3_21_O O=L5_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L5_LUT4_I3_1_I1_LUT4_I0_I2 I3=L5_LUT4_I3_1_I2_LUT4_O_I1 O=L5_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L5_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0 I1=R5_LUT4_I3_23_O_LUT4_I2_O I2=L5_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I3=L5_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L5_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R5_LUT4_I3_19_O I1=R5_LUT4_I3_20_O I2=R5_LUT4_I3_21_O I3=R5_LUT4_I3_18_O O=L5_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L5_LUT4_I3_1_I1_LUT4_O_I2 I1=R5_LUT4_I3_22_O_LUT4_I2_1_O I2=L5_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I3 I3=L5_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I2 O=L5_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I2=R5_LUT4_I3_22_O_LUT4_I2_2_O I3=L5_LUT4_I3_1_I2_LUT4_O_I0_LUT4_O_I1 O=L5_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_23_O_LUT4_I2_O I1=R5_LUT4_I3_22_O_LUT4_I2_2_O I2=L5_LUT4_I3_I1_LUT4_O_I2 I3=L5_LUT4_I3_I1_LUT4_O_I3 O=L5_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R5_LUT4_I3_21_O I1=R5_LUT4_I3_20_O I2=R5_LUT4_I3_19_O I3=R5_LUT4_I3_18_O O=L5_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I3=R5_LUT4_I3_22_O_LUT4_I2_1_O O=L5_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_22_O_LUT4_I2_2_O O=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_21_O I1=R5_LUT4_I3_20_O I2=R5_LUT4_I3_19_O I3=R5_LUT4_I3_18_O O=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R5_LUT4_I3_21_O I1=R5_LUT4_I3_18_O I2=R5_LUT4_I3_19_O I3=R5_LUT4_I3_20_O O=L5_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_I2 I2=L5_LUT4_I3_I1_LUT4_O_I2 I3=R5_LUT4_I3_22_O_LUT4_I2_2_O O=L5_LUT4_I3_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L5_LUT4_I3_I2_LUT4_O_I1 I2=L5_LUT4_I3_I2_LUT4_O_I2 I3=R5_LUT4_I3_22_O_LUT4_I2_1_O O=L5_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R5_LUT4_I3_22_O_LUT4_I2_O I1=L5_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=L5_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R5_LUT4_I3_23_O_LUT4_I2_O O=L5_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R5_LUT4_I3_20_O I1=R5_LUT4_I3_21_O I2=R5_LUT4_I3_19_O I3=R5_LUT4_I3_18_O O=L5_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R5_LUT4_I3_21_O I1=R5_LUT4_I3_19_O I2=R5_LUT4_I3_18_O I3=R5_LUT4_I3_20_O O=L5_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R5_LUT4_I3_21_O I1=R5_LUT4_I3_20_O I2=R5_LUT4_I3_19_O I3=R5_LUT4_I3_18_O O=L5_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=L5(1) D=R4(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(2) D=R4(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(11) D=R4(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(12) D=R4(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(13) D=R4(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(14) D=R4(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(15) D=R4(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(16) D=R4(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(17) D=R4(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(18) D=R4(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(19) D=R4(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(20) D=R4(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(3) D=R4(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(21) D=R4(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(22) D=R4(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(23) D=R4(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(24) D=R4(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(25) D=R4(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(26) D=R4(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(27) D=R4(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(28) D=R4(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(29) D=R4(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(30) D=R4(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(4) D=R4(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(31) D=R4(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(32) D=R4(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(5) D=R4(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(6) D=R4(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(7) D=R4(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(8) D=R4(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(9) D=R4(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L5(10) D=R4(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:143.1-144.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L6(2) I2=L6_LUT4_I1_I2 I3=L6_LUT4_I1_I3 O=R7_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L6(10) I2=L6_LUT4_I1_1_I2 I3=L6_LUT4_I1_1_I3 O=R7_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I1=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L6_LUT4_I1_1_I2_LUT4_O_I2 I3=L6_LUT4_I1_1_I2_LUT4_O_I3 O=L6_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I1=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L6_LUT4_I1_1_I2_LUT4_O_I2 I3=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3 O=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I0 I2=R6_LUT4_I3_10_O_LUT4_I2_2_O I3=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_O I1=L6_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 I3=R6_LUT4_I3_11_O_LUT4_I2_O O=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_21_I2_LUT4_O_I2 I3=R6_LUT4_I3_10_O_LUT4_I2_O O=L6_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_10_O_LUT4_I2_2_O O=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_1_O I1=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_11_O_LUT4_I2_O O=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_8_O I1=R6_LUT4_I3_9_O I2=R6_LUT4_I3_7_O I3=R6_LUT4_I3_6_O O=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_O I1=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_10_O_LUT4_I2_2_O I3=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_6_O I1=R6_LUT4_I3_8_O I2=R6_LUT4_I3_7_O I3=R6_LUT4_I3_9_O O=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_8_O I1=R6_LUT4_I3_7_O I2=R6_LUT4_I3_6_O I3=R6_LUT4_I3_9_O O=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_1_O I1=L6_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=R6_LUT4_I3_11_O_LUT4_I2_O I3=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_9_O I1=R6_LUT4_I3_7_O I2=R6_LUT4_I3_8_O I3=R6_LUT4_I3_6_O O=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O I1=L6_LUT4_I1_1_I3_LUT4_O_I1 I2=L6_LUT4_I1_1_I3_LUT4_O_I2 I3=L6_LUT4_I1_1_I3_LUT4_O_I3 O=L6_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L6_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I1=L6_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=R6_LUT4_I3_11_O I3=R6_LUT4_I3_10_O O=L6_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R6_LUT4_I3_9_O I1=R6_LUT4_I3_8_O I2=R6_LUT4_I3_6_O I3=R6_LUT4_I3_7_O O=L6_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_9_O I1=R6_LUT4_I3_8_O I2=R6_LUT4_I3_7_O I3=R6_LUT4_I3_6_O O=L6_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I1_2_I2_LUT4_O_I2 I1=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I1_1_I2_LUT4_O_I3 O=L6_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_21_I2_LUT4_O_I2 I3=R6_LUT4_I3_10_O_LUT4_I2_2_O O=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I3=R6_LUT4_I3_10_O_LUT4_I2_O O=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_1_O I1=L6_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_11_O_LUT4_I2_O I3=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_1_O I1=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_11_O_LUT4_I2_O I3=L6_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 O=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_O I1=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_10_O_LUT4_I2_2_O I3=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_21_I1_LUT4_O_I3 I2=L6_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I1_2_I3_LUT4_O_I0 O=L6_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_O I1=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R6_LUT4_I3_11_O_LUT4_I2_O I3=L6_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L6_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6(1) I2=L6_LUT4_I1_2_I2 I3=L6_LUT4_I1_2_I3 O=R7_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=L6_LUT4_I1_2_I2_LUT4_O_I2 I3=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O O=L6_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_21_I2_LUT4_O_I2 I3=R6_LUT4_I3_11_O_LUT4_I2_O O=L6_LUT4_I1_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_10_O_LUT4_I2_O O=L6_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_1_O I1=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R6_LUT4_I3_10_O_LUT4_I2_2_O I3=L6_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 O=L6_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_9_O I1=R6_LUT4_I3_6_O I2=R6_LUT4_I3_7_O I3=R6_LUT4_I3_8_O O=L6_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I1_2_I3_LUT4_O_I0 I1=L6_LUT4_I1_2_I3_LUT4_O_I1 I2=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L6_LUT4_I3_21_I1 O=L6_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2 I3=L6_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3 O=L6_LUT4_I1_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_2_O I1=L6_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_11_O_LUT4_I2_O I3=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_8_O I1=R6_LUT4_I3_7_O I2=R6_LUT4_I3_9_O I3=R6_LUT4_I3_6_O O=L6_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_O I1=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_10_O_LUT4_I2_1_O I3=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 O=L6_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I1_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_1_O I1=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R6_LUT4_I3_11_O_LUT4_I2_O I3=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_9_O I1=R6_LUT4_I3_7_O I2=R6_LUT4_I3_6_O I3=R6_LUT4_I3_8_O O=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_O I1=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 I3=R6_LUT4_I3_10_O_LUT4_I2_2_O O=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_7_O I1=R6_LUT4_I3_6_O I2=R6_LUT4_I3_9_O I3=R6_LUT4_I3_8_O O=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L6(5) I2=L6_LUT4_I1_3_I2 I3=L6_LUT4_I1_3_I3 O=R7_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=L6_LUT4_I1_5_I2_LUT4_O_I1 I1=L6_LUT4_I1_3_I2_LUT4_O_I1 I2=L6_LUT4_I1_3_I2_LUT4_O_I2 I3=L6_LUT4_I1_3_I2_LUT4_O_I3 O=L6_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I1_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=R6_LUT4_I3_16_O_LUT4_I2_2_O I2=R6_LUT4_I3_16_O_LUT4_I2_1_O I3=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_14_O I1=R6_LUT4_I3_15_O I2=R6_LUT4_I3_13_O I3=R6_LUT4_I3_12_O O=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_O I3=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_15_O I1=R6_LUT4_I3_12_O I2=R6_LUT4_I3_13_O I3=R6_LUT4_I3_14_O O=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_O I1=L6_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_1_O I3=L6_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_14_O I1=R6_LUT4_I3_12_O I2=R6_LUT4_I3_13_O I3=R6_LUT4_I3_15_O O=L6_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_14_O I1=R6_LUT4_I3_13_O I2=R6_LUT4_I3_12_O I3=R6_LUT4_I3_15_O O=L6_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_2_O I3=L6_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_15_O I1=R6_LUT4_I3_13_O I2=R6_LUT4_I3_12_O I3=R6_LUT4_I3_14_O O=L6_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_15_O I1=R6_LUT4_I3_13_O I2=R6_LUT4_I3_14_O I3=R6_LUT4_I3_12_O O=L6_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I1_3_I3_LUT4_O_I0 I1=L6_LUT4_I1_5_I3_LUT4_O_I1 I2=L6_LUT4_I3_22_I1_LUT4_O_I2_LUT4_I1_O I3=L6_LUT4_I1_3_I3_LUT4_O_I3 O=L6_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2 I3=L6_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3 O=L6_LUT4_I1_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_O I1=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_16_O_LUT4_I2_1_O I3=L6_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 I3=R6_LUT4_I3_16_O_LUT4_I2_2_O O=L6_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_15_O I1=R6_LUT4_I3_14_O I2=R6_LUT4_I3_13_O I3=R6_LUT4_I3_12_O O=L6_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L6_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I0 I1=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_I2_O I2=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=L6_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_16_O_LUT4_I2_O I3=L6_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=L6_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_1_O I1=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_2_O I3=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=L6_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L6(11) I2=L6_LUT4_I1_4_I2 I3=L6_LUT4_I1_4_I3 O=R7_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L6_LUT4_I3_3_I2 I1=L6_LUT4_I1_4_I2_LUT4_O_I1 I2=L6_LUT4_I1_4_I2_LUT4_O_I2 I3=L6_LUT4_I1_4_I2_LUT4_O_I3 O=L6_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_16_I2_LUT4_O_I1 O=L6_LUT4_I1_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_O I1=L6_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R6_LUT4_I3_29_O_LUT4_I2_O O=L6_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_26_O I1=R6_LUT4_I3_25_O I2=R6_LUT4_I3_24_O I3=R6_LUT4_I3_27_O O=L6_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_2_O I1=L6_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I3=R6_LUT4_I3_28_O_LUT4_I2_1_O O=L6_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_2_O I1=L6_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I1_4_I2_LUT4_O_I2 I3=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_I2_I3 O=L6_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_O I1=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_28_O_LUT4_I2_2_O I3=L6_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_24_O I1=R6_LUT4_I3_26_O I2=R6_LUT4_I3_25_O I3=R6_LUT4_I3_27_O O=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_29_O_LUT4_I2_O I1=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_28_O_LUT4_I2_1_O I3=L6_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_29_O_LUT4_I2_O I1=L6_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_28_O_LUT4_I2_1_O O=L6_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_O I1=L6_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_28_O_LUT4_I2_2_O I3=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I2 O=L6_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_4_I3_LUT4_O_I2 I3=L6_LUT4_I1_4_I3_LUT4_O_I3 O=L6_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_28_O_LUT4_I2_1_O I3=L6_LUT4_I3_3_I2_LUT4_O_I3 O=L6_LUT4_I1_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R6_LUT4_I3_28_O_LUT4_I2_2_O I3=L6_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I2 O=L6_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_O I1=L6_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I2=L6_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_29_O_LUT4_I2_O O=L6_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_16_I1_LUT4_O_I2 O=L6_LUT4_I1_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_29_O_LUT4_I2_O I1=L6_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I2=R6_LUT4_I3_28_O_LUT4_I2_2_O I3=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_27_O I1=R6_LUT4_I3_26_O I2=R6_LUT4_I3_24_O I3=R6_LUT4_I3_25_O O=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_O I1=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_28_O_LUT4_I2_1_O I3=L6_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I2 O=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_25_O I1=R6_LUT4_I3_26_O I2=R6_LUT4_I3_27_O I3=R6_LUT4_I3_24_O O=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L6(15) I2=L6_LUT4_I1_5_I2 I3=L6_LUT4_I1_5_I3 O=R7_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_5_I2_LUT4_O_I1 I2=L6_LUT4_I1_5_I2_LUT4_O_I2 I3=L6_LUT4_I1_5_I2_LUT4_O_I3 O=L6_LUT4_I1_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_O I1=L6_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_22_I0_LUT4_O_I2 I3=L6_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I1_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_2_O I1=L6_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R6_LUT4_I3_16_O_LUT4_I2_1_O O=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_15_O I1=R6_LUT4_I3_14_O I2=R6_LUT4_I3_13_O I3=R6_LUT4_I3_12_O O=L6_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_1_O I3=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=L6_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I3_22_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=R6_LUT4_I3_16_O_LUT4_I2_2_O I3=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_1_O I3=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 O=L6_LUT4_I1_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_16_O_LUT4_I2_2_O O=L6_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I3_22_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=L6_LUT4_I3_22_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_16_O_LUT4_I2_O O=L6_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 I3=R6_LUT4_I3_17_O_LUT4_I2_O O=L6_LUT4_I1_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_16_O_LUT4_I2_O O=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_2_O I1=L6_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_1_O I3=L6_LUT4_I3_22_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_15_O I1=R6_LUT4_I3_14_O I2=R6_LUT4_I3_12_O I3=R6_LUT4_I3_13_O O=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_15_O I1=R6_LUT4_I3_14_O I2=R6_LUT4_I3_13_O I3=R6_LUT4_I3_12_O O=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L6_LUT4_I3_22_I1_LUT4_O_I2_LUT4_I1_O I1=L6_LUT4_I1_5_I3_LUT4_O_I1 I2=L6_LUT4_I1_5_I3_LUT4_O_I2 I3=L6_LUT4_I1_5_I3_LUT4_O_I3 O=L6_LUT4_I1_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I1_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_2_O I1=L6_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_1_O I3=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_16_O_LUT4_I2_O O=L6_LUT4_I1_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_I2_O O=L6_LUT4_I1_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_16_O_LUT4_I2_O I3=L6_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_O I1=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_2_O I3=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_16_O_LUT4_I2_1_O O=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_5_I3_LUT4_O_I3 I3=L6_LUT4_I3_18_I1_LUT4_O_I2 O=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_2_O I1=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_1_O I3=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_13_O I1=R6_LUT4_I3_14_O I2=R6_LUT4_I3_15_O I3=R6_LUT4_I3_12_O O=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_13_O I1=R6_LUT4_I3_12_O I2=R6_LUT4_I3_15_O I3=R6_LUT4_I3_14_O O=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_O I3=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_14_O I1=R6_LUT4_I3_13_O I2=R6_LUT4_I3_15_O I3=R6_LUT4_I3_12_O O=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_12_O I1=R6_LUT4_I3_14_O I2=R6_LUT4_I3_13_O I3=R6_LUT4_I3_15_O O=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L6_LUT4_I1_I2_LUT4_O_I0 I1=L6_LUT4_I1_I2_LUT4_O_I1 I2=R6_LUT4_I3_22_O I3=R6_LUT4_I3_23_O O=L6_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R6_LUT4_I3_21_O I1=R6_LUT4_I3_20_O I2=R6_LUT4_I3_19_O I3=R6_LUT4_I3_18_O O=L6_LUT4_I1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R6_LUT4_I3_21_O I1=R6_LUT4_I3_18_O I2=R6_LUT4_I3_19_O I3=R6_LUT4_I3_20_O O=L6_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I1_I3_LUT4_O_I0 I1=L6_LUT4_I2_I3_LUT4_O_I3 I2=L6_LUT4_I1_I3_LUT4_O_I2 I3=L6_LUT4_I1_I3_LUT4_O_I3 O=L6_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L6_LUT4_I3_12_I1_LUT4_O_I1 I2=L6_LUT4_I3_12_I2_LUT4_I1_I0 I3=L6_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_2_O I1=L6_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_22_O_LUT4_I2_1_O I3=L6_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 O=L6_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_21_O I1=R6_LUT4_I3_20_O I2=R6_LUT4_I3_19_O I3=R6_LUT4_I3_18_O O=L6_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6(28) I3=L6_LUT4_I2_I3 O=R7_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L6_LUT4_I2_I3_LUT4_O_I0 I1=L6_LUT4_I2_I3_LUT4_O_I1 I2=L6_LUT4_I2_I3_LUT4_O_I2 I3=L6_LUT4_I2_I3_LUT4_O_I3 O=L6_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L6_LUT4_I3_15_I1_LUT4_O_I2 O=L6_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_2_O I1=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I2 I2=R6_LUT4_I3_22_O_LUT4_I2_O I3=L6_LUT4_I3_15_I1_LUT4_O_I1 O=L6_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I0 I2=R6_LUT4_I3_22_O_LUT4_I2_1_O I3=L6_LUT4_I1_I2_LUT4_O_I0 O=L6_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_12_I1_LUT4_O_I1 I3=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O O=L6_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L6_LUT4_I3_I0 I1=L6_LUT4_I3_I1 I2=L6_LUT4_I3_I2 I3=L6(17) O=R7_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=L6_LUT4_I3_1_I0 I1=L6_LUT4_I3_1_I1 I2=L6_LUT4_I3_1_I2 I3=L6(24) O=R7_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L6_LUT4_I3_20_I0 I1=L6_LUT4_I3_10_I1 I2=L6_LUT4_I3_10_I2 I3=L6(9) O=R7_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_10_I1_LUT4_O_I1 I2=L6_LUT4_I3_20_I1_LUT4_O_I1 I3=L6_LUT4_I3_20_I1_LUT4_O_I2 O=L6_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_10_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_40_O_LUT4_I2_2_O I3=L6_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_1_O I1=L6_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I2 I2=L6_LUT4_I3_4_I1_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_41_O_LUT4_I2_O O=L6_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_20_I2_LUT4_O_I2 I3=L6_LUT4_I3_I1_LUT4_O_I3 O=L6_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L6_LUT4_I3_24_I0 I1=L6_LUT4_I3_11_I1 I2=L6_LUT4_I3_11_I2 I3=L6(12) O=R7_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L6_LUT4_I3_24_I2 I1=L6_LUT4_I3_8_I1_LUT4_O_I2 I2=L6_LUT4_I3_8_I1_LUT4_O_I1 I3=L6_LUT4_I3_8_I2_LUT4_O_I2 O=L6_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_11_I2_LUT4_O_I1 I2=L6_LUT4_I3_19_I2_LUT4_O_I3 I3=L6_LUT4_I3_24_I0_LUT4_O_I3 O=L6_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_8_I1_LUT4_O_I0_LUT4_O_I2 I3=R6_LUT4_I3_46_O_LUT4_I2_1_O O=L6_LUT4_I3_11_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R6_LUT4_I3_46_O_LUT4_I2_2_O O=L6_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_O I1=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_47_O_LUT4_I2_O I3=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_12_I0 I1=L6_LUT4_I3_12_I1 I2=L6_LUT4_I3_12_I2 I3=L6(13) O=R7_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_12_I0_LUT4_O_I1 I2=L6_LUT4_I1_I3_LUT4_O_I2 I3=L6_LUT4_I1_I3_LUT4_O_I0 O=L6_LUT4_I3_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L6_LUT4_I3_12_I0_LUT4_O_I1 O=L6_LUT4_I3_15_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_12_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I2 I2=R6_LUT4_I3_22_O_LUT4_I2_O I3=L6_LUT4_I1_I2_LUT4_O_I0 O=L6_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_2_O I1=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I0 I2=L6_LUT4_I3_15_I1_LUT4_O_I1 I3=R6_LUT4_I3_22_O_LUT4_I2_1_O O=L6_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L6_LUT4_I3_12_I1_LUT4_O_I1 I2=L6_LUT4_I3_12_I1_LUT4_O_I2 I3=L6_LUT4_I3_12_I1_LUT4_O_I3 O=L6_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I2 I2=R6_LUT4_I3_22_O_LUT4_I2_O I3=L6_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_2_O I1=L6_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I1_I2_LUT4_O_I1 I3=R6_LUT4_I3_22_O_LUT4_I2_1_O O=L6_LUT4_I3_12_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_2_O I1=L6_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_22_O_LUT4_I2_1_O I3=L6_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_12_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_21_O I1=R6_LUT4_I3_20_O I2=R6_LUT4_I3_19_O I3=R6_LUT4_I3_18_O O=L6_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I1_I2_LUT4_O_I1 I2=R6_LUT4_I3_22_O_LUT4_I2_O I3=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_2_O I1=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_22_O_LUT4_I2_1_O O=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=L6_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 I3=R6_LUT4_I3_22_O_LUT4_I2_O O=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O I2=L6_LUT4_I3_15_I1_LUT4_O_I1 I3=R6_LUT4_I3_23_O_LUT4_I2_O O=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_21_O I1=R6_LUT4_I3_19_O I2=R6_LUT4_I3_20_O I3=R6_LUT4_I3_18_O O=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_12_I2_LUT4_I1_I0 I1=L6_LUT4_I3_12_I2 I2=L6_LUT4_I3_12_I2_LUT4_I1_I2 I3=L6_LUT4_I3_12_I2_LUT4_I1_I3 O=L6_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_12_I2_LUT4_I1_I0_LUT4_O_I1 I2=L6_LUT4_I1_I2_LUT4_O_I0 I3=R6_LUT4_I3_22_O_LUT4_I2_2_O O=L6_LUT4_I3_12_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=L6_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 I3=R6_LUT4_I3_22_O_LUT4_I2_O O=L6_LUT4_I3_12_I2_LUT4_I1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_2_O I1=L6_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3 I3=R6_LUT4_I3_22_O_LUT4_I2_1_O O=L6_LUT4_I3_12_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 I2=R6_LUT4_I3_22_O_LUT4_I2_O I3=L6_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I0 O=L6_LUT4_I3_12_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_12_I2_LUT4_O_I2 I3=L6_LUT4_I3_12_I2_LUT4_O_I3 O=L6_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L6_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I0 I1=R6_LUT4_I3_22_O_LUT4_I2_2_O I2=L6_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2 I3=R6_LUT4_I3_22_O_LUT4_I2_O O=L6_LUT4_I3_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_21_O I1=R6_LUT4_I3_20_O I2=R6_LUT4_I3_18_O I3=R6_LUT4_I3_19_O O=L6_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_21_O I1=R6_LUT4_I3_20_O I2=R6_LUT4_I3_19_O I3=R6_LUT4_I3_18_O O=L6_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_22_O_LUT4_I2_1_O I3=L6_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_21_O I1=R6_LUT4_I3_20_O I2=R6_LUT4_I3_19_O I3=R6_LUT4_I3_18_O O=L6_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_20_O I1=R6_LUT4_I3_19_O I2=R6_LUT4_I3_21_O I3=R6_LUT4_I3_18_O O=L6_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_I2_O I1=L6_LUT4_I3_2_I1 I2=L6_LUT4_I3_13_I2 I3=L6(14) O=R7_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L6_LUT4_I3_9_I0_LUT4_O_I3 I1=L6_LUT4_I3_13_I2_LUT4_O_I1 I2=L6_LUT4_I3_13_I2_LUT4_O_I2 I3=L6_LUT4_I3_13_I2_LUT4_O_I3 O=L6_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_O_LUT4_I2_2_O O=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_9_I1_LUT4_O_I2_LUT4_I2_I0 I1=R6_LUT4_I3_O_LUT4_I3_O I2=R6_LUT4_I3_O_LUT4_I2_1_O I3=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I3_O I1=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_O_LUT4_I2_2_O O=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_5_O I1=R6_LUT4_I3_4_O I2=R6_LUT4_I3_3_O I3=R6_LUT4_I3_2_O O=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_O_LUT4_I2_2_O O=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I3_O I1=L6_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_O_LUT4_I2_1_O I3=L6_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_I3_I1 I2=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_I3_I2 I3=L6_LUT4_I3_13_I2_LUT4_O_I2 O=L6_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_O_LUT4_I3_O I3=L6_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_2_O I1=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_O_LUT4_I2_1_O O=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_O_LUT4_I2_2_O I3=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_4_O I1=R6_LUT4_I3_3_O I2=R6_LUT4_I3_2_O I3=R6_LUT4_I3_5_O O=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_5_O I1=R6_LUT4_I3_3_O I2=R6_LUT4_I3_2_O I3=R6_LUT4_I3_4_O O=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I3_O I1=L6_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 I2=R6_LUT4_I3_O_LUT4_I2_1_O I3=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_3_O I1=R6_LUT4_I3_2_O I2=R6_LUT4_I3_5_O I3=R6_LUT4_I3_4_O O=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_13_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I3_O I1=L6_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 I3=R6_LUT4_I3_O_LUT4_I2_2_O O=L6_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_4_O I1=R6_LUT4_I3_2_O I2=R6_LUT4_I3_3_O I3=R6_LUT4_I3_5_O O=L6_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_O_LUT4_I2_1_O O=L6_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_14_I0 I1=L6_LUT4_I3_23_I2 I2=L6_LUT4_I3_14_I2 I3=L6(16) O=R7_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_7_I0_LUT4_O_I3 I2=L6_LUT4_I3_7_I0_LUT4_O_I2 I3=L6_LUT4_I3_23_I0 O=L6_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_O I1=R6_LUT4_I3_34_O_LUT4_I2_2_O I2=L6_LUT4_I3_14_I2_LUT4_O_I2 I3=L6_LUT4_I3_14_I2_LUT4_O_I3 O=L6_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_2_O I1=L6_LUT4_I3_14_I2_LUT4_O_I2 I2=R6_LUT4_I3_34_O_LUT4_I2_O I3=L6_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I3_14_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_14_I2_LUT4_O_I2_LUT4_I1_O I2=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I0 I3=R6_LUT4_I3_35_O_LUT4_I2_O O=L6_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_33_O I1=R6_LUT4_I3_32_O I2=R6_LUT4_I3_31_O I3=R6_LUT4_I3_30_O O=L6_LUT4_I3_14_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_2_O I1=L6_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_34_O_LUT4_I2_O I3=L6_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I0 O=L6_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_15_I0 I1=L6_LUT4_I3_15_I1 I2=L6_LUT4_I3_15_I2 I3=L6(18) O=R7_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L6_LUT4_I3_12_I1 I3=L6_LUT4_I3_15_I0_LUT4_O_I3 O=L6_LUT4_I3_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_12_I2_LUT4_I1_I3 I2=L6_LUT4_I3_12_I2_LUT4_I1_I2 I3=L6_LUT4_I3_12_I2_LUT4_I1_I0 O=L6_LUT4_I3_15_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L6_LUT4_I3_15_I1 I1=L6_LUT4_I3_15_I2_LUT4_O_I3 I2=L6_LUT4_I3_15_I1_LUT4_I3_I2 I3=L6_LUT4_I3_15_I1_LUT4_O_I2 O=L6_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_15_I1_LUT4_I3_I1 I2=L6_LUT4_I3_15_I1_LUT4_I3_I2 I3=L6_LUT4_I3_15_I1 O=L6_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I0 I1=R6_LUT4_I3_22_O_LUT4_I2_1_O I2=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I2 I3=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I3 O=L6_LUT4_I3_15_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R6_LUT4_I3_20_O I1=R6_LUT4_I3_19_O I2=R6_LUT4_I3_18_O I3=R6_LUT4_I3_21_O O=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_19_O I1=R6_LUT4_I3_20_O I2=R6_LUT4_I3_21_O I3=R6_LUT4_I3_18_O O=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2 I2=R6_LUT4_I3_22_O_LUT4_I2_2_O I3=L6_LUT4_I1_I2_LUT4_O_I1 O=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_2_O I1=L6_LUT4_I3_15_I1_LUT4_O_I1 I2=L6_LUT4_I3_15_I1_LUT4_O_I2 I3=L6_LUT4_I3_15_I1_LUT4_O_I3 O=L6_LUT4_I3_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R6_LUT4_I3_18_O I1=R6_LUT4_I3_20_O I2=R6_LUT4_I3_19_O I3=R6_LUT4_I3_21_O O=L6_LUT4_I3_15_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_15_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_1_O I1=L6_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_22_O_LUT4_I2_O I3=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I2 O=L6_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I0 I2=L6_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2 I3=R6_LUT4_I3_22_O_LUT4_I2_2_O O=L6_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I2 I3=R6_LUT4_I3_22_O_LUT4_I2_O O=L6_LUT4_I3_15_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_22_O_LUT4_I2_1_O O=L6_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_19_O I1=R6_LUT4_I3_18_O I2=R6_LUT4_I3_21_O I3=R6_LUT4_I3_20_O O=L6_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_15_I2_LUT4_I3_I1 I2=L6_LUT4_I3_15_I2_LUT4_I3_I2 I3=L6_LUT4_I3_15_I2 O=L6_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_12_I1_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 I3=R6_LUT4_I3_22_O_LUT4_I2_O O=L6_LUT4_I3_15_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_12_I2_LUT4_O_I2_LUT4_O_I2 I1=R6_LUT4_I3_22_O_LUT4_I2_1_O I2=R6_LUT4_I3_22_O_LUT4_I2_2_O I3=L6_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 O=L6_LUT4_I3_15_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_15_I2_LUT4_O_I1 I2=L6_LUT4_I3_15_I2_LUT4_O_I2 I3=L6_LUT4_I3_15_I2_LUT4_O_I3 O=L6_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_2_O I1=L6_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_22_O_LUT4_I2_O O=L6_LUT4_I3_15_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_21_O I1=R6_LUT4_I3_19_O I2=R6_LUT4_I3_18_O I3=R6_LUT4_I3_20_O O=L6_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_20_O I1=R6_LUT4_I3_18_O I2=R6_LUT4_I3_19_O I3=R6_LUT4_I3_21_O O=L6_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I2 I3=R6_LUT4_I3_22_O_LUT4_I2_1_O O=L6_LUT4_I3_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 I2=R6_LUT4_I3_22_O_LUT4_I2_1_O I3=L6_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_20_O I1=R6_LUT4_I3_21_O I2=R6_LUT4_I3_19_O I3=R6_LUT4_I3_18_O O=L6_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_15_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_22_O_LUT4_I2_1_O I1=L6_LUT4_I3_15_I1_LUT4_I3_I1_LUT4_O_I0 I2=R6_LUT4_I3_22_O_LUT4_I2_O I3=L6_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_23_O_LUT4_I2_O I1=L6_LUT4_I3_12_I2_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I3_15_I1_LUT4_O_I3_LUT4_O_I2 I3=R6_LUT4_I3_22_O_LUT4_I2_2_O O=L6_LUT4_I3_15_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_6_I0 I1=L6_LUT4_I3_16_I1 I2=L6_LUT4_I3_16_I2 I3=L6(19) O=R7_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L6_LUT4_I3_16_I1_LUT4_O_I2 I3=L6_LUT4_I3_6_I0_LUT4_O_I3 O=L6_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_16_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_2_O I1=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I0 I3=R6_LUT4_I3_28_O_LUT4_I2_1_O O=L6_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_O I1=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R6_LUT4_I3_29_O_LUT4_I2_O I3=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I2 O=L6_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_16_I2_LUT4_O_I1 I2=L6_LUT4_I1_4_I2_LUT4_O_I2 I3=L6_LUT4_I3_6_I2_LUT4_O_I0 O=L6_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_16_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_O I1=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I2 I2=L6_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_28_O_LUT4_I2_2_O O=L6_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_29_O_LUT4_I2_O I1=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_28_O_LUT4_I2_1_O I3=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L6_LUT4_I3_16_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O I1=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L6_LUT4_I3_17_I2 I3=L6(20) O=R7_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L6_LUT4_I3_21_I0_LUT4_O_I2 I1=L6_LUT4_I3_21_I2 I2=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L6_LUT4_I1_2_I3_LUT4_O_I1 O=L6_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L6_LUT4_I3_18_I0 I1=L6_LUT4_I3_18_I1 I2=L6_LUT4_I3_18_I2 I3=L6(21) O=R7_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_5_I3_LUT4_O_I1 I2=L6_LUT4_I1_3_I3_LUT4_O_I0 I3=L6_LUT4_I3_22_I1_LUT4_O_I2_LUT4_I1_O O=L6_LUT4_I3_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_5_I3_LUT4_O_I2 I2=L6_LUT4_I3_18_I1_LUT4_O_I2 I3=L6_LUT4_I3_22_I1_LUT4_O_I2_LUT4_I1_O O=L6_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_18_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_2_O I1=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R6_LUT4_I3_16_O_LUT4_I2_1_O I3=L6_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_O I3=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_5_I2_LUT4_O_I2 I2=L6_LUT4_I3_22_I2_LUT4_O_I3 I3=L6_LUT4_I3_22_I0_LUT4_O_I2 O=L6_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L6_LUT4_I3_24_I0 I1=L6_LUT4_I3_19_I1 I2=L6_LUT4_I3_19_I2 I3=L6(22) O=R7_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L6_LUT4_I3_19_I1_LUT4_O_I0 I1=L6_LUT4_I3_8_I1_LUT4_O_I1 I2=L6_LUT4_I3_8_I1_LUT4_O_I0 I3=L6_LUT4_I3_8_I1_LUT4_O_I2 O=L6_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L6_LUT4_I3_8_I2_LUT4_O_I2 I1=L6_LUT4_I3_24_I2_LUT4_O_I1 I2=L6_LUT4_I3_19_I1_LUT4_O_I0_LUT4_O_I2 I3=L6_LUT4_I3_19_I1_LUT4_O_I0_LUT4_O_I3 O=L6_LUT4_I3_19_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L6_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I1=R6_LUT4_I3_46_O_LUT4_I2_1_O I2=R6_LUT4_I3_47_O_LUT4_I2_O I3=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I3_19_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_2_O I1=L6_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_46_O_LUT4_I2_O I3=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I3_19_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_24_I0_LUT4_O_I3 I1=L6_LUT4_I3_24_I0_LUT4_O_I1 I2=L6_LUT4_I3_19_I2_LUT4_O_I2 I3=L6_LUT4_I3_19_I2_LUT4_O_I3 O=L6_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I0 I3=R6_LUT4_I3_46_O_LUT4_I2_O O=L6_LUT4_I3_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_46_O_LUT4_I2_1_O O=L6_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_2_O I1=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_47_O_LUT4_I2_O O=L6_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_8_I1_LUT4_O_I0_LUT4_O_I2 I3=R6_LUT4_I3_47_O_LUT4_I2_O O=L6_LUT4_I3_19_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_46_O_LUT4_I2_2_O O=L6_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_O I1=L6_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_46_O_LUT4_I2_1_O I3=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_O I1=L6_LUT4_I3_1_I0_LUT4_O_I1 I2=L6_LUT4_I3_1_I0_LUT4_O_I2 I3=L6_LUT4_I3_1_I0_LUT4_O_I3 O=L6_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R6_LUT4_I3_32_O I1=R6_LUT4_I3_30_O I2=R6_LUT4_I3_31_O I3=R6_LUT4_I3_33_O O=L6_LUT4_I3_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I0 I1=L6_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_35_O I3=R6_LUT4_I3_34_O O=L6_LUT4_I3_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001100110101 +.subckt LUT4 I0=R6_LUT4_I3_33_O I1=R6_LUT4_I3_31_O I2=R6_LUT4_I3_30_O I3=R6_LUT4_I3_32_O O=L6_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_1_O I1=L6_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I0 I2=L6_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_34_O_LUT4_I2_O O=L6_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_33_O I1=R6_LUT4_I3_30_O I2=R6_LUT4_I3_31_O I3=R6_LUT4_I3_32_O O=L6_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 I3=R6_LUT4_I3_34_O_LUT4_I2_2_O O=L6_LUT4_I3_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 I3=R6_LUT4_I3_34_O_LUT4_I2_1_O O=L6_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_14_I2 I3=L6_LUT4_I3_1_I1_LUT4_O_I3 O=L6_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_7_I2_LUT4_I3_O O=L6_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_34_O_LUT4_I2_1_O O=L6_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_1_I2_LUT4_O_I1 I2=L6_LUT4_I3_1_I2_LUT4_O_I2 I3=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O O=L6_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 I3=R6_LUT4_I3_34_O_LUT4_I2_O O=L6_LUT4_I3_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_7_I2_LUT4_I3_I2_LUT4_O_I1 I3=R6_LUT4_I3_35_O_LUT4_I2_O O=L6_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I0 I1=R6_LUT4_I3_34_O_LUT4_I2_1_O I2=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=R6_LUT4_I3_32_O I1=R6_LUT4_I3_33_O I2=R6_LUT4_I3_31_O I3=R6_LUT4_I3_30_O O=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R6_LUT4_I3_35_O_LUT4_I2_O O=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_33_O I1=R6_LUT4_I3_32_O I2=R6_LUT4_I3_31_O I3=R6_LUT4_I3_30_O O=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_35_O_LUT4_I2_O I1=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I3_7_I2_LUT4_I3_I2_LUT4_O_I2 I3=R6_LUT4_I3_34_O_LUT4_I2_1_O O=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I0 I3=R6_LUT4_I3_34_O_LUT4_I2_O O=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O I2=L6_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_34_O_LUT4_I2_2_O O=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_2_O I1=L6_LUT4_I3_7_I2_LUT4_I3_I2_LUT4_O_I2 I2=R6_LUT4_I3_34_O_LUT4_I2_1_O I3=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_32_O I1=R6_LUT4_I3_31_O I2=R6_LUT4_I3_33_O I3=R6_LUT4_I3_30_O O=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_2_I0 I1=L6_LUT4_I3_2_I1 I2=L6_LUT4_I3_9_I2 I3=L6(25) O=R7_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L6_LUT4_I3_20_I0 I1=L6_LUT4_I3_20_I1 I2=L6_LUT4_I3_20_I2 I3=L6(23) O=R7_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L6_LUT4_I3_I0_LUT4_O_I0 I1=L6_LUT4_I3_I0_LUT4_O_I2 I2=L6_LUT4_I3_20_I0_LUT4_O_I2 I3=L6_LUT4_I3_20_I0_LUT4_O_I3 O=L6_LUT4_I3_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I2 I3=R6_LUT4_I3_40_O_LUT4_I2_2_O O=L6_LUT4_I3_20_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_38_O I1=R6_LUT4_I3_37_O I2=R6_LUT4_I3_36_O I3=R6_LUT4_I3_39_O O=L6_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_37_O I1=R6_LUT4_I3_36_O I2=R6_LUT4_I3_39_O I3=R6_LUT4_I3_38_O O=L6_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_1_O I1=L6_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I2 I3=R6_LUT4_I3_41_O_LUT4_I2_O O=L6_LUT4_I3_20_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_37_O I1=R6_LUT4_I3_38_O I2=R6_LUT4_I3_39_O I3=R6_LUT4_I3_36_O O=L6_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_36_O I1=R6_LUT4_I3_38_O I2=R6_LUT4_I3_37_O I3=R6_LUT4_I3_39_O O=L6_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L6_LUT4_I3_4_I1 I1=L6_LUT4_I3_20_I1_LUT4_O_I1 I2=L6_LUT4_I3_20_I1_LUT4_O_I2 I3=L6_LUT4_I3_20_I1_LUT4_O_I3 O=L6_LUT4_I3_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_20_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_40_O_LUT4_I2_2_O I3=L6_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_1_O I1=L6_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_41_O_LUT4_I2_O I3=L6_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0 O=L6_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_40_O_LUT4_I2_2_O I3=L6_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_20_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_40_O_LUT4_I2_O O=L6_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_1_O I1=L6_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 I2=R6_LUT4_I3_41_O_LUT4_I2_O I3=L6_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_39_O I1=R6_LUT4_I3_38_O I2=R6_LUT4_I3_37_O I3=R6_LUT4_I3_36_O O=L6_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_I0_LUT4_O_I2 I2=L6_LUT4_I3_20_I2_LUT4_O_I2 I3=L6_LUT4_I3_I1_LUT4_O_I2 O=L6_LUT4_I3_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_1_O I1=L6_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_41_O_LUT4_I2_O O=L6_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I2 I2=L6_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_40_O_LUT4_I2_2_O O=L6_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_21_I0 I1=L6_LUT4_I3_21_I1 I2=L6_LUT4_I3_21_I2 I3=L6(26) O=R7_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O I1=L6_LUT4_I1_1_I3_LUT4_O_I2 I2=L6_LUT4_I3_21_I0_LUT4_O_I2 I3=L6_LUT4_I3_21_I0_LUT4_O_I3 O=L6_LUT4_I3_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I1_2_I2_LUT4_O_I2 O=L6_LUT4_I3_21_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O O=L6_LUT4_I3_21_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L6_LUT4_I3_21_I1_LUT4_O_I0 I1=L6_LUT4_I3_21_I1_LUT4_O_I1 I2=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L6_LUT4_I3_21_I1_LUT4_O_I3 O=L6_LUT4_I3_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I0 I1=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1 I2=R6_LUT4_I3_11_O I3=R6_LUT4_I3_10_O O=L6_LUT4_I3_21_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R6_LUT4_I3_9_O I1=R6_LUT4_I3_8_O I2=R6_LUT4_I3_7_O I3=R6_LUT4_I3_6_O O=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I1 I2=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1 I3=R6_LUT4_I3_10_O_LUT4_I2_1_O O=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_2_O I1=L6_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R6_LUT4_I3_11_O_LUT4_I2_O I3=L6_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I2=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I0 I3=R6_LUT4_I3_10_O_LUT4_I2_O O=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_O I1=L6_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_10_O_LUT4_I2_2_O I3=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1 O=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_9_O I1=R6_LUT4_I3_8_O I2=R6_LUT4_I3_7_O I3=R6_LUT4_I3_6_O O=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_O I1=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 I2=R6_LUT4_I3_10_O_LUT4_I2_1_O I3=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_21_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_9_O I1=R6_LUT4_I3_8_O I2=R6_LUT4_I3_7_O I3=R6_LUT4_I3_6_O O=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_1_O I1=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I3 I3=R6_LUT4_I3_11_O_LUT4_I2_O O=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_7_O I1=R6_LUT4_I3_8_O I2=R6_LUT4_I3_9_O I3=R6_LUT4_I3_6_O O=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_21_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_1_O I1=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_11_O_LUT4_I2_O O=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_1_O I1=L6_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R6_LUT4_I3_10_O_LUT4_I2_2_O I3=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=L6_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_10_O_LUT4_I2_O O=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I2=R6_LUT4_I3_11_O_LUT4_I2_O I3=L6_LUT4_I3_21_I1_LUT4_O_I0_LUT4_O_I0 O=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_8_O I1=R6_LUT4_I3_6_O I2=R6_LUT4_I3_7_O I3=R6_LUT4_I3_9_O O=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_O I1=L6_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I3 I2=R6_LUT4_I3_10_O_LUT4_I2_2_O I3=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_21_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_21_I2_LUT4_O_I1 I2=L6_LUT4_I3_21_I2_LUT4_O_I2 I3=R6_LUT4_I3_10_O_LUT4_I2_1_O O=L6_LUT4_I3_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I3=R6_LUT4_I3_11_O_LUT4_I2_O O=L6_LUT4_I3_21_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_10_O_LUT4_I2_O I1=L6_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=R6_LUT4_I3_10_O_LUT4_I2_2_O O=L6_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_9_O I1=R6_LUT4_I3_8_O I2=R6_LUT4_I3_7_O I3=R6_LUT4_I3_6_O O=L6_LUT4_I3_21_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L6_LUT4_I3_22_I0 I1=L6_LUT4_I3_22_I1 I2=L6_LUT4_I3_22_I2 I3=L6(27) O=R7_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_22_I0_LUT4_O_I2 I3=L6_LUT4_I1_5_I2_LUT4_O_I3 O=L6_LUT4_I3_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_22_I0_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_16_O_LUT4_I2_2_O I3=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 O=L6_LUT4_I3_22_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_22_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_22_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_16_O_LUT4_I2_1_O O=L6_LUT4_I3_22_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=R6_LUT4_I3_16_O_LUT4_I2_O I3=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_22_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_15_O I1=R6_LUT4_I3_14_O I2=R6_LUT4_I3_13_O I3=R6_LUT4_I3_12_O O=L6_LUT4_I3_22_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_3_I3_LUT4_O_I0 I2=L6_LUT4_I3_22_I1_LUT4_O_I2 I3=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_I2_O O=L6_LUT4_I3_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_I2_O I1=L6_LUT4_I3_22_I1_LUT4_O_I2 I2=L6_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I0 O=L6_LUT4_I3_22_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_22_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_16_O_LUT4_I2_2_O O=L6_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_16_O_LUT4_I2_O I1=L6_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I1_5_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=R6_LUT4_I3_16_O_LUT4_I2_1_O O=L6_LUT4_I3_22_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_3_I2_LUT4_O_I1 I3=L6_LUT4_I3_22_I2_LUT4_O_I3 O=L6_LUT4_I3_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_22_I2_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I1 I3=R6_LUT4_I3_16_O_LUT4_I2_1_O O=L6_LUT4_I3_22_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_22_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_22_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_16_O_LUT4_I2_2_O O=L6_LUT4_I3_22_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_17_O_LUT4_I2_O I1=L6_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I3_22_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_16_O_LUT4_I2_O O=L6_LUT4_I3_22_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_15_O I1=R6_LUT4_I3_14_O I2=R6_LUT4_I3_13_O I3=R6_LUT4_I3_12_O O=L6_LUT4_I3_22_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_23_I0 I1=L6_LUT4_I3_23_I1 I2=L6_LUT4_I3_23_I2 I3=L6(30) O=R7_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L6_LUT4_I3_23_I0_LUT4_O_I2 I3=L6_LUT4_I3_1_I2_LUT4_O_I2 O=L6_LUT4_I3_23_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_1_O I1=R6_LUT4_I3_35_O_LUT4_I2_O I2=L6_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I3=L6_LUT4_I3_23_I0_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_23_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R6_LUT4_I3_35_O_LUT4_I2_O I1=L6_LUT4_I3_7_I2_LUT4_I3_I2_LUT4_O_I2 I2=R6_LUT4_I3_34_O_LUT4_I2_1_O I3=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L6_LUT4_I3_23_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_23_I1_LUT4_O_I1 I2=L6_LUT4_I3_23_I1_LUT4_O_I2 I3=L6_LUT4_I3_1_I1_LUT4_O_I3 O=L6_LUT4_I3_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_2_O I1=L6_LUT4_I3_1_I0_LUT4_O_I1 I2=R6_LUT4_I3_34_O_LUT4_I2_O I3=L6_LUT4_I3_7_I2_LUT4_I3_I2_LUT4_O_I1 O=L6_LUT4_I3_23_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I1=R6_LUT4_I3_35_O_LUT4_I2_O I2=R6_LUT4_I3_34_O_LUT4_I2_1_O I3=L6_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_23_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I1=R6_LUT4_I3_34_O_LUT4_I2_O I2=R6_LUT4_I3_35_O_LUT4_I2_O I3=L6_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_32_O I1=R6_LUT4_I3_31_O I2=R6_LUT4_I3_30_O I3=R6_LUT4_I3_33_O O=L6_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_7_I0_LUT4_O_I1 I2=L6_LUT4_I3_23_I2_LUT4_O_I2 I3=L6_LUT4_I3_23_I2_LUT4_O_I3 O=L6_LUT4_I3_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_1_O I1=R6_LUT4_I3_35_O_LUT4_I2_O I2=L6_LUT4_I3_23_I1_LUT4_O_I2_LUT4_O_I3 I3=L6_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_23_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=L6_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I1=R6_LUT4_I3_34_O_LUT4_I2_1_O I2=R6_LUT4_I3_35_O_LUT4_I2_O I3=L6_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I3_23_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_7_I2_LUT4_I3_I2_LUT4_O_I1 I1=L6_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_35_O I3=R6_LUT4_I3_34_O O=L6_LUT4_I3_23_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R6_LUT4_I3_33_O I1=R6_LUT4_I3_32_O I2=R6_LUT4_I3_30_O I3=R6_LUT4_I3_31_O O=L6_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L6_LUT4_I3_24_I0 I1=L6_LUT4_I3_24_I1 I2=L6_LUT4_I3_24_I2 I3=L6(32) O=R7_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_24_I0_LUT4_O_I1 I2=L6_LUT4_I3_8_I0_LUT4_O_I3 I3=L6_LUT4_I3_24_I0_LUT4_O_I3 O=L6_LUT4_I3_24_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_1_O I1=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I0 I2=L6_LUT4_I3_8_I0_LUT4_O_I1 I3=L6_LUT4_I3_24_I0_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_24_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_24_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_8_I1_LUT4_O_I0_LUT4_O_I2 I3=R6_LUT4_I3_46_O_LUT4_I2_O O=L6_LUT4_I3_24_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_19_I2_LUT4_O_I2 O=L6_LUT4_I3_24_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_2_O I1=L6_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 I2=R6_LUT4_I3_47_O_LUT4_I2_O I3=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_O I1=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_46_O_LUT4_I2_1_O I3=L6_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_24_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_8_I0_LUT4_O_I2 I2=L6_LUT4_I3_11_I2_LUT4_O_I1 I3=L6_LUT4_I3_24_I0_LUT4_O_I1 O=L6_LUT4_I3_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_24_I2_LUT4_O_I1 I2=L6_LUT4_I3_8_I1_LUT4_O_I0 I3=L6_LUT4_I3_8_I2 O=L6_LUT4_I3_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_24_I2_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_24_I2_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_24_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_2_O I1=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2 I2=L6_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 I3=R6_LUT4_I3_46_O_LUT4_I2_O O=L6_LUT4_I3_24_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_1_O I1=L6_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_47_O_LUT4_I2_O O=L6_LUT4_I3_24_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_I2_O I1=L6_LUT4_I3_9_I1_LUT4_O_I3 I2=L6_LUT4_I3_2_I0_LUT4_O_I2 I3=L6_LUT4_I3_2_I0_LUT4_O_I3 O=L6_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L6_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 I1=R6_LUT4_I3_O_LUT4_I2_1_O I2=L6_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 I2=R6_LUT4_I3_O_LUT4_I3_O I3=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_O_LUT4_I2_1_O I3=L6_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I3_O I1=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_O_LUT4_I2_2_O I3=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_2_I1_LUT4_O_I1 I2=L6_LUT4_I3_9_I1_LUT4_O_I2_LUT4_I2_I0 I3=R6_LUT4_I3_O_LUT4_I2_O O=L6_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 I3=R6_LUT4_I3_O_LUT4_I3_O O=L6_LUT4_I3_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L6_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 I1=R6_LUT4_I3_O_LUT4_I2_2_O I2=R6_LUT4_I3_O_LUT4_I2_1_O I3=L6_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L6_LUT4_I3_3_I1 I2=L6_LUT4_I3_3_I2 I3=L6(29) O=R7_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L6_LUT4_I3_3_I1_LUT4_O_I0 I1=L6_LUT4_I3_3_I1_LUT4_O_I1 I2=L6_LUT4_I3_3_I1_LUT4_O_I2 I3=L6_LUT4_I3_6_I0_LUT4_O_I1 O=L6_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1 I2=R6_LUT4_I3_28_O_LUT4_I2_2_O I3=L6_LUT4_I3_3_I2_LUT4_O_I3 O=L6_LUT4_I3_3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_28_O_LUT4_I2_O O=L6_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_29_O_LUT4_I2_O I1=L6_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I2=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_28_O_LUT4_I2_1_O O=L6_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_26_O I1=R6_LUT4_I3_27_O I2=R6_LUT4_I3_25_O I3=R6_LUT4_I3_24_O O=L6_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_28_O_LUT4_I2_O O=L6_LUT4_I3_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_28_O_LUT4_I2_1_O O=L6_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_29_O_LUT4_I2_O I1=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R6_LUT4_I3_28_O_LUT4_I2_2_O I3=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I0 O=L6_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_27_O I1=R6_LUT4_I3_26_O I2=R6_LUT4_I3_25_O I3=R6_LUT4_I3_24_O O=L6_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 I2=L6_LUT4_I1_4_I2_LUT4_O_I1 I3=L6_LUT4_I1_4_I3_LUT4_O_I2 O=L6_LUT4_I3_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L6_LUT4_I3_3_I1_LUT4_O_I0 I2=L6_LUT4_I3_3_I2 I3=L6_LUT4_I3_3_I1_LUT4_O_I1 O=L6_LUT4_I3_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_3_I2_LUT4_O_I1 I2=R6_LUT4_I3_29_O_LUT4_I2_O I3=L6_LUT4_I3_3_I2_LUT4_O_I3 O=L6_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_28_O_LUT4_I2_2_O O=L6_LUT4_I3_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_O I1=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I0 I2=L6_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_28_O_LUT4_I2_1_O O=L6_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_27_O I1=R6_LUT4_I3_26_O I2=R6_LUT4_I3_25_O I3=R6_LUT4_I3_24_O O=L6_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_27_O I1=R6_LUT4_I3_26_O I2=R6_LUT4_I3_25_O I3=R6_LUT4_I3_24_O O=L6_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L6_LUT4_I3_4_I0 I1=L6_LUT4_I3_4_I1 I2=L6_LUT4_I3_4_I2 I3=L6(31) O=R7_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L6_LUT4_I3_I0_LUT4_O_I0 I1=L6_LUT4_I3_4_I0_LUT4_O_I1 I2=L6_LUT4_I3_4_I0_LUT4_O_I2 I3=L6_LUT4_I3_I1_LUT4_O_I3 O=L6_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=L6_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I1=L6_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 I2=R6_LUT4_I3_41_O I3=R6_LUT4_I3_40_O O=L6_LUT4_I3_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R6_LUT4_I3_39_O I1=R6_LUT4_I3_38_O I2=R6_LUT4_I3_36_O I3=R6_LUT4_I3_37_O O=L6_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=R6_LUT4_I3_40_O_LUT4_I2_2_O O=L6_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=R6_LUT4_I3_40_O_LUT4_I2_1_O O=L6_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_39_O I1=R6_LUT4_I3_38_O I2=R6_LUT4_I3_37_O I3=R6_LUT4_I3_36_O O=L6_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_4_I1_LUT4_O_I1 I2=L6_LUT4_I3_4_I1_LUT4_O_I2 I3=L6_LUT4_I3_I2_LUT4_O_I3 O=L6_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_41_O_LUT4_I2_O O=L6_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0 I2=R6_LUT4_I3_41_O_LUT4_I2_O I3=L6_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 O=L6_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_39_O I1=R6_LUT4_I3_38_O I2=R6_LUT4_I3_37_O I3=R6_LUT4_I3_36_O O=L6_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_1_O I1=L6_LUT4_I3_4_I1_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_40_O_LUT4_I2_2_O I3=L6_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_38_O I1=R6_LUT4_I3_36_O I2=R6_LUT4_I3_37_O I3=R6_LUT4_I3_39_O O=L6_LUT4_I3_4_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_4_I2 I2=L6_LUT4_I3_I2_LUT4_O_I2 I3=L6_LUT4_I3_20_I1_LUT4_O_I3 O=L6_LUT4_I3_20_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_4_I2_LUT4_O_I2 I3=L6_LUT4_I3_4_I2_LUT4_O_I3 O=L6_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_40_O_LUT4_I2_1_O I3=L6_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_39_O I1=R6_LUT4_I3_37_O I2=R6_LUT4_I3_36_O I3=R6_LUT4_I3_38_O O=L6_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_39_O I1=R6_LUT4_I3_38_O I2=R6_LUT4_I3_37_O I3=R6_LUT4_I3_36_O O=L6_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_41_O_LUT4_I2_O I1=L6_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I2=R6_LUT4_I3_40_O_LUT4_I2_2_O I3=L6_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 O=L6_LUT4_I3_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_5_I0 I1=L6_LUT4_I3_5_I1 I2=L6_LUT4_I3_9_I1 I3=L6(3) O=R7_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_5_I0_LUT4_O_I1 I2=L6_LUT4_I3_9_I0_LUT4_O_I1 I3=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_I2_O O=L6_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1 I2=L6_LUT4_I3_9_I0_LUT4_O_I3 I3=L6_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_5_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_5_I1_LUT4_O_I1 I2=L6_LUT4_I3_5_I1_LUT4_O_I2 I3=L6_LUT4_I3_2_I1 O=L6_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I3_O I1=L6_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_O_LUT4_I2_2_O O=L6_LUT4_I3_5_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_3_O I1=R6_LUT4_I3_4_O I2=R6_LUT4_I3_5_O I3=R6_LUT4_I3_2_O O=L6_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_5_O I1=R6_LUT4_I3_3_O I2=R6_LUT4_I3_4_O I3=R6_LUT4_I3_2_O O=L6_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_2_I1 I1=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_I2_I1 I2=L6_LUT4_I3_5_I1_LUT4_O_I2 I3=L6_LUT4_I3_5_I1_LUT4_O_I1 O=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I1 I2=L6_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 I3=R6_LUT4_I3_O_LUT4_I2_O O=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=L6_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 I3=R6_LUT4_I3_O_LUT4_I2_1_O O=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_O_LUT4_I2_1_O I3=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_4_O I1=R6_LUT4_I3_5_O I2=R6_LUT4_I3_3_O I3=R6_LUT4_I3_2_O O=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_5_O I1=R6_LUT4_I3_4_O I2=R6_LUT4_I3_3_O I3=R6_LUT4_I3_2_O O=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L6_LUT4_I3_6_I0 I1=L6_LUT4_I3_6_I1 I2=L6_LUT4_I3_6_I2 I3=L6(4) O=R7_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_6_I0_LUT4_O_I1 I2=L6_LUT4_I1_4_I3 I3=L6_LUT4_I3_6_I0_LUT4_O_I3 O=L6_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I0 I1=R6_LUT4_I3_28_O_LUT4_I2_1_O I2=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R6_LUT4_I3_27_O I1=R6_LUT4_I3_26_O I2=R6_LUT4_I3_25_O I3=R6_LUT4_I3_24_O O=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_27_O I1=R6_LUT4_I3_25_O I2=R6_LUT4_I3_24_O I3=R6_LUT4_I3_26_O O=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=R6_LUT4_I3_28_O_LUT4_I2_O I2=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_2_O I1=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R6_LUT4_I3_28_O_LUT4_I2_1_O O=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=L6_LUT4_I3_3_I1_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_29_O_LUT4_I2_O O=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O I2=L6_LUT4_I3_3_I2_LUT4_O_I3 I3=R6_LUT4_I3_28_O_LUT4_I2_O O=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_26_O I1=R6_LUT4_I3_25_O I2=R6_LUT4_I3_27_O I3=R6_LUT4_I3_24_O O=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_27_O I1=R6_LUT4_I3_25_O I2=R6_LUT4_I3_26_O I3=R6_LUT4_I3_24_O O=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_6_I0_LUT4_O_I1 I1=L6_LUT4_I3_6_I1_LUT4_O_I1 I2=L6_LUT4_I3_6_I0_LUT4_O_I3 I3=L6_LUT4_I3_6_I1_LUT4_O_I3 O=L6_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1 I3=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2 O=L6_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_3_I1_LUT4_O_I0 I3=L6_LUT4_I3_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O O=L6_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L6_LUT4_I3_6_I2_LUT4_O_I0 I1=L6_LUT4_I3_6_I2_LUT4_O_I1 I2=L6_LUT4_I3_6_I2_LUT4_O_I2 I3=L6_LUT4_I3_6_I2_LUT4_O_I3 O=L6_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I1_4_I2_LUT4_O_I3 I2=L6_LUT4_I3_6_I2_LUT4_O_I1 I3=L6_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 O=L6_LUT4_I3_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_O I1=L6_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I2=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_28_O_LUT4_I2_2_O O=L6_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_29_O_LUT4_I2_O I1=L6_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_3_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_28_O_LUT4_I2_1_O O=L6_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_29_O_LUT4_I2_O I1=L6_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 I3=R6_LUT4_I3_28_O_LUT4_I2_2_O O=L6_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_26_O I1=R6_LUT4_I3_24_O I2=R6_LUT4_I3_25_O I3=R6_LUT4_I3_27_O O=L6_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_27_O I1=R6_LUT4_I3_24_O I2=R6_LUT4_I3_25_O I3=R6_LUT4_I3_26_O O=L6_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_28_O_LUT4_I2_O I1=L6_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_28_O_LUT4_I2_1_O I3=L6_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_25_O I1=R6_LUT4_I3_24_O I2=R6_LUT4_I3_27_O I3=R6_LUT4_I3_26_O O=L6_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 I1=L6_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=R6_LUT4_I3_28_O I3=R6_LUT4_I3_29_O O=L6_LUT4_I1_4_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=R6_LUT4_I3_27_O I1=R6_LUT4_I3_26_O I2=R6_LUT4_I3_25_O I3=R6_LUT4_I3_24_O O=L6_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L6_LUT4_I3_7_I0 I1=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L6_LUT4_I3_7_I2 I3=L6(6) O=R7_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L6_LUT4_I3_7_I0_LUT4_O_I0 I1=L6_LUT4_I3_7_I0_LUT4_O_I1 I2=L6_LUT4_I3_7_I0_LUT4_O_I2 I3=L6_LUT4_I3_7_I0_LUT4_O_I3 O=L6_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=L6_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2 I1=L6_LUT4_I3_1_I0_LUT4_O_I3 I2=L6_LUT4_I3_23_I2_LUT4_O_I2 I3=L6_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I3 O=L6_LUT4_I3_7_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L6_LUT4_I3_23_I2_LUT4_O_I3_LUT4_O_I1 I1=R6_LUT4_I3_34_O_LUT4_I2_2_O I2=L6_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_7_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R6_LUT4_I3_35_O_LUT4_I2_O I1=L6_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_34_O_LUT4_I2_O O=L6_LUT4_I3_7_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_33_O I1=R6_LUT4_I3_32_O I2=R6_LUT4_I3_31_O I3=R6_LUT4_I3_30_O O=L6_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R6_LUT4_I3_30_O I1=R6_LUT4_I3_32_O I2=R6_LUT4_I3_31_O I3=R6_LUT4_I3_33_O O=L6_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_7_I2_LUT4_I3_O O=L6_LUT4_I3_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_2_O I1=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I0 I2=R6_LUT4_I3_34_O_LUT4_I2_O I3=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L6_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_35_O_LUT4_I2_O I1=L6_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I0 I2=R6_LUT4_I3_34_O_LUT4_I2_1_O I3=L6_LUT4_I3_1_I0_LUT4_O_I1 O=L6_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_23_I0_LUT4_O_I2 I2=L6_LUT4_I3_1_I2_LUT4_O_I1 I3=L6_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O O=L6_LUT4_I3_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_7_I2_LUT4_I3_I1 I2=L6_LUT4_I3_7_I2_LUT4_I3_I2 I3=L6_LUT4_I3_7_I2 O=L6_LUT4_I3_7_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_2_O I1=L6_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_35_O_LUT4_I2_O O=L6_LUT4_I3_7_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_1_O I1=L6_LUT4_I3_7_I2_LUT4_I3_I2_LUT4_O_I1 I2=L6_LUT4_I3_7_I2_LUT4_I3_I2_LUT4_O_I2 I3=R6_LUT4_I3_34_O_LUT4_I2_O O=L6_LUT4_I3_7_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_33_O I1=R6_LUT4_I3_32_O I2=R6_LUT4_I3_31_O I3=R6_LUT4_I3_30_O O=L6_LUT4_I3_7_I2_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_33_O I1=R6_LUT4_I3_31_O I2=R6_LUT4_I3_32_O I3=R6_LUT4_I3_30_O O=L6_LUT4_I3_7_I2_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_7_I2_LUT4_O_I2 I3=L6_LUT4_I3_7_I2_LUT4_O_I3 O=L6_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_1_O I1=L6_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_34_O_LUT4_I2_O I3=L6_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_31_O I1=R6_LUT4_I3_32_O I2=R6_LUT4_I3_33_O I3=R6_LUT4_I3_30_O O=L6_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_33_O I1=R6_LUT4_I3_32_O I2=R6_LUT4_I3_31_O I3=R6_LUT4_I3_30_O O=L6_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_34_O_LUT4_I2_2_O I1=L6_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_35_O_LUT4_I2_O I3=L6_LUT4_I3_1_I0_LUT4_O_I1 O=L6_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_31_O I1=R6_LUT4_I3_30_O I2=R6_LUT4_I3_33_O I3=R6_LUT4_I3_32_O O=L6_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_8_I0 I1=L6_LUT4_I3_8_I1 I2=L6_LUT4_I3_8_I2 I3=L6(7) O=R7_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_8_I0_LUT4_O_I1 I2=L6_LUT4_I3_8_I0_LUT4_O_I2 I3=L6_LUT4_I3_8_I0_LUT4_O_I3 O=L6_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_8_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_2_O I1=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_47_O_LUT4_I2_O I3=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_45_O I1=R6_LUT4_I3_43_O I2=R6_LUT4_I3_42_O I3=R6_LUT4_I3_44_O O=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_45_O I1=R6_LUT4_I3_43_O I2=R6_LUT4_I3_44_O I3=R6_LUT4_I3_42_O O=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_O I1=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_46_O_LUT4_I2_1_O I3=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_42_O I1=R6_LUT4_I3_44_O I2=R6_LUT4_I3_43_O I3=R6_LUT4_I3_45_O O=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L6_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I1=R6_LUT4_I3_47_O_LUT4_I2_O I2=R6_LUT4_I3_46_O_LUT4_I2_1_O I3=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_43_O I1=R6_LUT4_I3_42_O I2=R6_LUT4_I3_45_O I3=R6_LUT4_I3_44_O O=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_2_O I1=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_46_O_LUT4_I2_O I3=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_44_O I1=R6_LUT4_I3_43_O I2=R6_LUT4_I3_45_O I3=R6_LUT4_I3_42_O O=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_45_O I1=R6_LUT4_I3_42_O I2=R6_LUT4_I3_43_O I3=R6_LUT4_I3_44_O O=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_19_I2_LUT4_O_I3 I1=L6_LUT4_I3_11_I2_LUT4_O_I1 I2=L6_LUT4_I3_8_I0_LUT4_O_I2 I3=L6_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_8_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_1_O I1=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_47_O_LUT4_I2_O I3=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L6_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_2_O I1=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_46_O_LUT4_I2_O O=L6_LUT4_I3_8_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_8_I1_LUT4_O_I0 I1=L6_LUT4_I3_8_I1_LUT4_O_I1 I2=L6_LUT4_I3_8_I1_LUT4_O_I2 I3=L6_LUT4_I3_8_I1_LUT4_O_I3 O=L6_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_8_I1_LUT4_O_I0_LUT4_O_I1 I2=L6_LUT4_I3_8_I1_LUT4_O_I0_LUT4_O_I2 I3=R6_LUT4_I3_46_O_LUT4_I2_2_O O=L6_LUT4_I3_8_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_8_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_46_O_LUT4_I2_1_O O=L6_LUT4_I3_8_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_O I1=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2 I2=R6_LUT4_I3_47_O_LUT4_I2_O I3=L6_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_8_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_43_O I1=R6_LUT4_I3_44_O I2=R6_LUT4_I3_45_O I3=R6_LUT4_I3_42_O O=L6_LUT4_I3_8_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I0 I1=R6_LUT4_I3_46_O_LUT4_I2_2_O I2=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R6_LUT4_I3_45_O I1=R6_LUT4_I3_44_O I2=R6_LUT4_I3_43_O I3=R6_LUT4_I3_42_O O=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R6_LUT4_I3_44_O I1=R6_LUT4_I3_42_O I2=R6_LUT4_I3_43_O I3=R6_LUT4_I3_45_O O=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_O I1=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R6_LUT4_I3_46_O_LUT4_I2_1_O O=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_44_O I1=R6_LUT4_I3_43_O I2=R6_LUT4_I3_42_O I3=R6_LUT4_I3_45_O O=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_O I1=L6_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_46_O_LUT4_I2_1_O I3=L6_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I2 O=L6_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_44_O I1=R6_LUT4_I3_45_O I2=R6_LUT4_I3_43_O I3=R6_LUT4_I3_42_O O=L6_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_2_O I1=L6_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_47_O_LUT4_I2_O I3=L6_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_45_O I1=R6_LUT4_I3_44_O I2=R6_LUT4_I3_43_O I3=R6_LUT4_I3_42_O O=L6_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R6_LUT4_I3_45_O I1=R6_LUT4_I3_44_O I2=R6_LUT4_I3_43_O I3=R6_LUT4_I3_42_O O=L6_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_8_I2_LUT4_O_I2 I3=L6_LUT4_I3_8_I2_LUT4_O_I3 O=L6_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_O I1=L6_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I0 I2=R6_LUT4_I3_47_O_LUT4_I2_O I3=L6_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_45_O I1=R6_LUT4_I3_44_O I2=R6_LUT4_I3_43_O I3=R6_LUT4_I3_42_O O=L6_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_2_O I1=L6_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_46_O_LUT4_I2_1_O I3=L6_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L6_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I0 I1=L6_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_46_O_LUT4_I2_2_O I3=R6_LUT4_I3_46_O_LUT4_I2_O O=L6_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=R6_LUT4_I3_46_O_LUT4_I2_2_O I1=L6_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I0 I2=R6_LUT4_I3_47_O_LUT4_I2_O I3=L6_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_24_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_45_O I1=R6_LUT4_I3_44_O I2=R6_LUT4_I3_42_O I3=R6_LUT4_I3_43_O O=L6_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_45_O I1=R6_LUT4_I3_44_O I2=R6_LUT4_I3_43_O I3=R6_LUT4_I3_42_O O=L6_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L6_LUT4_I3_9_I0 I1=L6_LUT4_I3_9_I1 I2=L6_LUT4_I3_9_I2 I3=L6(8) O=R7_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L6_LUT4_I3_9_I0_LUT4_O_I0 I1=L6_LUT4_I3_9_I0_LUT4_O_I1 I2=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_I2_O I3=L6_LUT4_I3_9_I0_LUT4_O_I3 O=L6_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L6_LUT4_I3_13_I2_LUT4_O_I3 I1=L6_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1 I2=L6_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_13_I2_LUT4_O_I1 O=L6_LUT4_I3_9_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 I1=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=L6_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_2_O I1=L6_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R6_LUT4_I3_O_LUT4_I2_1_O O=L6_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R6_LUT4_I3_O_LUT4_I3_O O=L6_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I3_O I1=L6_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 I3=L6_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_O_LUT4_I2_2_O I3=L6_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_2_O I1=R6_LUT4_I3_4_O I2=R6_LUT4_I3_3_O I3=R6_LUT4_I3_5_O O=L6_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_9_I1_LUT4_O_I1 I2=L6_LUT4_I3_9_I1_LUT4_O_I2 I3=L6_LUT4_I3_9_I1_LUT4_O_I3 O=L6_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I2=R6_LUT4_I3_O_LUT4_I2_1_O I3=L6_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 O=L6_LUT4_I3_9_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_4_O I1=R6_LUT4_I3_3_O I2=R6_LUT4_I3_5_O I3=R6_LUT4_I3_2_O O=L6_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_9_I1_LUT4_O_I2_LUT4_I2_I0 I1=R6_LUT4_I3_O_LUT4_I2_1_O I2=L6_LUT4_I3_9_I1_LUT4_O_I2 I3=L6_LUT4_I3_9_I1_LUT4_O_I1 O=L6_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R6_LUT4_I3_5_O I1=R6_LUT4_I3_4_O I2=R6_LUT4_I3_3_O I3=R6_LUT4_I3_2_O O=L6_LUT4_I3_9_I1_LUT4_O_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I3_O I1=L6_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 I2=R6_LUT4_I3_O_LUT4_I2_2_O I3=L6_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 O=L6_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_O_LUT4_I2_1_O I3=L6_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R6_LUT4_I3_O_LUT4_I2_2_O I3=L6_LUT4_I3_9_I1_LUT4_O_I2_LUT4_I2_I0 O=L6_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I3=R6_LUT4_I3_O_LUT4_I3_O O=L6_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_5_O I1=R6_LUT4_I3_4_O I2=R6_LUT4_I3_3_O I3=R6_LUT4_I3_2_O O=L6_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_2_I0_LUT4_O_I2 I2=L6_LUT4_I3_9_I2 I3=L6_LUT4_I3_9_I1_LUT4_O_I3 O=L6_LUT4_I3_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_9_I2_LUT4_O_I2 I3=L6_LUT4_I3_9_I2_LUT4_O_I3 O=L6_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_O I1=L6_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_O_LUT4_I3_O I3=L6_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_5_O I1=R6_LUT4_I3_4_O I2=R6_LUT4_I3_3_O I3=R6_LUT4_I3_2_O O=L6_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_5_O I1=R6_LUT4_I3_4_O I2=R6_LUT4_I3_2_O I3=R6_LUT4_I3_3_O O=L6_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R6_LUT4_I3_O_LUT4_I2_2_O I1=L6_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I3=R6_LUT4_I3_O_LUT4_I2_1_O O=L6_LUT4_I3_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_5_O I1=R6_LUT4_I3_2_O I2=R6_LUT4_I3_3_O I3=R6_LUT4_I3_4_O O=L6_LUT4_I3_9_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L6_LUT4_I3_I0_LUT4_O_I0 I1=L6_LUT4_I3_I0_LUT4_O_I1 I2=L6_LUT4_I3_I0_LUT4_O_I2 I3=L6_LUT4_I3_I0_LUT4_O_I3 O=L6_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L6_LUT4_I3_I1_LUT4_O_I3 I1=L6_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1 I2=L6_LUT4_I3_I1_LUT4_O_I2 I3=L6_LUT4_I3_20_I2_LUT4_O_I2 O=L6_LUT4_I3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R6_LUT4_I3_41_O_LUT4_I2_O I3=L6_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=L6_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I2 I3=R6_LUT4_I3_40_O_LUT4_I2_2_O O=L6_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L6_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0 I1=L6_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_40_O I3=R6_LUT4_I3_41_O O=L6_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R6_LUT4_I3_39_O I1=R6_LUT4_I3_36_O I2=R6_LUT4_I3_37_O I3=R6_LUT4_I3_38_O O=L6_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_1_O I1=L6_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I2 I2=R6_LUT4_I3_40_O_LUT4_I2_2_O I3=L6_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_4_I1_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_41_O_LUT4_I2_O I3=L6_LUT4_I3_20_I0_LUT4_O_I2_LUT4_O_I2 O=L6_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_40_O_LUT4_I2_1_O I3=L6_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_38_O I1=R6_LUT4_I3_37_O I2=R6_LUT4_I3_39_O I3=R6_LUT4_I3_36_O O=L6_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_38_O I1=R6_LUT4_I3_39_O I2=R6_LUT4_I3_37_O I3=R6_LUT4_I3_36_O O=L6_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_I1_LUT4_O_I2 I3=L6_LUT4_I3_I1_LUT4_O_I3 O=L6_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_41_O_LUT4_I2_O I1=L6_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R6_LUT4_I3_40_O_LUT4_I2_2_O I3=L6_LUT4_I3_4_I1_LUT4_O_I2_LUT4_O_I1 O=L6_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R6_LUT4_I3_39_O I1=R6_LUT4_I3_37_O I2=R6_LUT4_I3_38_O I3=R6_LUT4_I3_36_O O=L6_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_20_I0_LUT4_O_I3_LUT4_O_I2 I2=L6_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1 I3=R6_LUT4_I3_40_O_LUT4_I2_1_O O=L6_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 I3=R6_LUT4_I3_40_O_LUT4_I2_O O=L6_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L6_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0 I3=R6_LUT4_I3_40_O_LUT4_I2_1_O O=L6_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_41_O_LUT4_I2_O I1=L6_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 I3=R6_LUT4_I3_40_O_LUT4_I2_2_O O=L6_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L6_LUT4_I3_I2_LUT4_O_I2 I3=L6_LUT4_I3_I2_LUT4_O_I3 O=L6_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_1_O I1=L6_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I3=L6_LUT4_I3_10_I1_LUT4_O_I1 O=L6_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L6_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 I3=R6_LUT4_I3_40_O_LUT4_I2_2_O O=L6_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_2_O I1=L6_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L6_LUT4_I3_20_I1_LUT4_O_I1 I3=L6_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R6_LUT4_I3_39_O I1=R6_LUT4_I3_38_O I2=R6_LUT4_I3_37_O I3=R6_LUT4_I3_36_O O=L6_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L6_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R6_LUT4_I3_40_O_LUT4_I2_1_O I3=L6_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 O=L6_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R6_LUT4_I3_40_O_LUT4_I2_O I1=L6_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 I2=R6_LUT4_I3_41_O_LUT4_I2_O I3=L6_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 O=L6_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=L6(1) D=R5(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(2) D=R5(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(11) D=R5(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(12) D=R5(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(13) D=R5(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(14) D=R5(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(15) D=R5(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(16) D=R5(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(17) D=R5(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(18) D=R5(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(19) D=R5(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(20) D=R5(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(3) D=R5(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(21) D=R5(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(22) D=R5(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(23) D=R5(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(24) D=R5(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(25) D=R5(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(26) D=R5(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(27) D=R5(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(28) D=R5(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(29) D=R5(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(30) D=R5(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(4) D=R5(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(31) D=R5(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(32) D=R5(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(5) D=R5(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(6) D=R5(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(7) D=R5(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(8) D=R5(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(9) D=R5(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L6(10) D=R5(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:149.1-150.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L7(31) I2=L7_LUT4_I1_I2 I3=L7_LUT4_I1_I3 O=R8_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=K1(1) I1=L7(1) I2=L7_LUT4_I1_1_I2 I3=L7_LUT4_I1_1_I3 O=R8_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I2=L7_LUT4_I1_1_I2_LUT4_O_I2 I3=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=L7_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_1_O O=L7_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_O O=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_2_O I1=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_11_O_LUT4_I2_O I3=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_9_O I1=R7_LUT4_I3_7_O I2=R7_LUT4_I3_8_O I3=R7_LUT4_I3_6_O O=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_9_O I1=R7_LUT4_I3_8_O I2=R7_LUT4_I3_7_O I3=R7_LUT4_I3_6_O O=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L7_LUT4_I1_1_I3_LUT4_O_I0 I1=L7_LUT4_I1_1_I3_LUT4_O_I1 I2=L7_LUT4_I1_6_I2_LUT4_O_I3 I3=L7_LUT4_I1_1_I3_LUT4_O_I3 O=L7_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2 I3=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I3 O=L7_LUT4_I1_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_O I1=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_11_O_LUT4_I2_O O=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_7_O I1=R7_LUT4_I3_6_O I2=R7_LUT4_I3_9_O I3=R7_LUT4_I3_8_O O=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_9_O I1=R7_LUT4_I3_8_O I2=R7_LUT4_I3_6_O I3=R7_LUT4_I3_7_O O=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_1_O I1=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R7_LUT4_I3_10_O_LUT4_I2_2_O O=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_O I1=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_10_O_LUT4_I2_1_O I3=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_8_O I1=R7_LUT4_I3_7_O I2=R7_LUT4_I3_6_O I3=R7_LUT4_I3_9_O O=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=R7_LUT4_I3_11_O_LUT4_I2_O I2=R7_LUT4_I3_10_O_LUT4_I2_2_O I3=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_8_O I1=R7_LUT4_I3_6_O I2=R7_LUT4_I3_7_O I3=R7_LUT4_I3_9_O O=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_14_I2_LUT4_O_I2 I3=L7_LUT4_I1_6_I2_LUT4_O_I2 O=L7_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L7(4) I2=L7_LUT4_I1_2_I2 I3=L7_LUT4_I1_2_I3 O=R8_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_4_I2_LUT4_O_I1 I2=L7_LUT4_I1_2_I2_LUT4_O_I2 I3=L7_LUT4_I1_2_I2_LUT4_O_I3 O=L7_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_2_O O=L7_LUT4_I1_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I1=L7_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R7_LUT4_I3_28_O_LUT4_I2_O O=L7_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=R7_LUT4_I3_29_O_LUT4_I2_O O=L7_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_27_O I1=R7_LUT4_I3_24_O I2=R7_LUT4_I3_25_O I3=R7_LUT4_I3_26_O O=L7_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I1_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_O I1=L7_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R7_LUT4_I3_28_O_LUT4_I2_2_O I3=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 O=L7_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_29_O_LUT4_I2_O I1=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0 I2=R7_LUT4_I3_28_O_LUT4_I2_1_O I3=L7_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_26_O I1=R7_LUT4_I3_25_O I2=R7_LUT4_I3_24_O I3=R7_LUT4_I3_27_O O=L7_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L7_LUT4_I3_10_I0 I1=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I2=L7_LUT4_I1_2_I3_LUT4_O_I2 I3=L7_LUT4_I3_4_I0 O=L7_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_28_O_LUT4_I2_2_O I3=L7_LUT4_I3_4_I0_LUT4_O_I2 O=L7_LUT4_I1_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_1_O O=L7_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_O I1=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=L7_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_29_O_LUT4_I2_O O=L7_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_24_O I1=R7_LUT4_I3_26_O I2=R7_LUT4_I3_25_O I3=R7_LUT4_I3_27_O O=L7_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L7(18) I2=L7_LUT4_I1_3_I2 I3=L7_LUT4_I1_3_I3 O=R8_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_3_I2_LUT4_O_I1 I2=L7_LUT4_I1_3_I2_LUT4_O_I2 I3=L7_LUT4_I1_3_I2_LUT4_O_I3 O=L7_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I1_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_1_O I1=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_23_O_LUT4_I2_O O=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_19_O I1=R7_LUT4_I3_18_O I2=R7_LUT4_I3_21_O I3=R7_LUT4_I3_20_O O=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I3 I2=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_22_O_LUT4_I2_2_O O=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_18_O I1=R7_LUT4_I3_20_O I2=R7_LUT4_I3_19_O I3=R7_LUT4_I3_21_O O=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I1_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_1_O I1=L7_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I3 I2=R7_LUT4_I3_22_O_LUT4_I2_2_O I3=L7_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 O=L7_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_23_O_LUT4_I2_O I3=L7_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 O=L7_LUT4_I1_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_12_I2_LUT4_O_I3 I3=R7_LUT4_I3_22_O_LUT4_I2_O O=L7_LUT4_I1_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=R7_LUT4_I3_22_O_LUT4_I2_1_O O=L7_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_2_O I1=L7_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I2=R7_LUT4_I3_23_O_LUT4_I2_O I3=L7_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I1 O=L7_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_3_I3_LUT4_O_I1 I2=L7_LUT4_I3_12_I1 I3=L7_LUT4_I1_3_I3_LUT4_O_I3 O=L7_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I1_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_1_O I1=L7_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=L7_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_22_O_LUT4_I2_2_O O=L7_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_23_O_LUT4_I2_O O=L7_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_12_I2_LUT4_I1_I3 I2=L7_LUT4_I3_12_I2_LUT4_I1_I2 I3=L7_LUT4_I3_I2_LUT4_I1_O O=L7_LUT4_I1_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L7(19) I2=L7_LUT4_I1_4_I2 I3=L7_LUT4_I1_4_I3 O=R8_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_4_I2_LUT4_O_I1 I2=L7_LUT4_I1_4_I2_LUT4_O_I2 I3=L7_LUT4_I1_4_I2_LUT4_O_I3 O=L7_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_29_O_LUT4_I2_O O=L7_LUT4_I1_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R7_LUT4_I3_29_O I3=R7_LUT4_I3_28_O O=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=R7_LUT4_I3_26_O I1=R7_LUT4_I3_24_O I2=R7_LUT4_I3_25_O I3=R7_LUT4_I3_27_O O=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_29_O_LUT4_I2_O I1=L7_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R7_LUT4_I3_28_O_LUT4_I2_2_O I3=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_27_O I1=R7_LUT4_I3_26_O I2=R7_LUT4_I3_24_O I3=R7_LUT4_I3_25_O O=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_27_O I1=R7_LUT4_I3_26_O I2=R7_LUT4_I3_25_O I3=R7_LUT4_I3_24_O O=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I1_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_O I1=L7_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_2_O O=L7_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_29_O_LUT4_I2_O I1=L7_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R7_LUT4_I3_28_O_LUT4_I2_1_O I3=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L7_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I1_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_O I1=L7_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I2=L7_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_2_O O=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_29_O_LUT4_I2_O I1=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_1_O O=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_25_O I1=R7_LUT4_I3_24_O I2=R7_LUT4_I3_27_O I3=R7_LUT4_I3_26_O O=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_26_O I1=R7_LUT4_I3_27_O I2=R7_LUT4_I3_25_O I3=R7_LUT4_I3_24_O O=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_O I1=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=L7_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_29_O_LUT4_I2_O O=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_2_O I1=L7_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_28_O_LUT4_I2_1_O I3=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_4_I0 I3=L7_LUT4_I1_4_I3_LUT4_O_I3 O=L7_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=L7_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I0 I1=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I2=L7_LUT4_I3_10_I0_LUT4_O_I2 I3=L7_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I1_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I1 I1=L7_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_29_O I3=R7_LUT4_I3_28_O O=L7_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_O I1=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R7_LUT4_I3_28_O_LUT4_I2_1_O I3=L7_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7(23) I2=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I3=L7_LUT4_I1_5_I3 O=R8_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=L7_LUT4_I1_5_I3_LUT4_O_I0 I1=L7_LUT4_I1_5_I3_LUT4_O_I1 I2=L7_LUT4_I1_5_I3_LUT4_O_I2 I3=L7_LUT4_I1_5_I3_LUT4_O_I3 O=L7_LUT4_I1_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_I2_LUT4_O_I3 I3=L7_LUT4_I1_I2_LUT4_O_I0 O=L7_LUT4_I1_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L7_LUT4_I1_5_I3_LUT4_O_I2 I1=L7_LUT4_I3_3_I2_LUT4_O_I1 I2=L7_LUT4_I1_I2_LUT4_O_I2 I3=L7_LUT4_I3_3_I2_LUT4_O_I3 O=L7_LUT4_I1_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_40_O_LUT4_I2_1_O I3=L7_LUT4_I3_9_I1_LUT4_O_I2 O=L7_LUT4_I1_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R7_LUT4_I3_40_O_LUT4_I2_O O=L7_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 I1=R7_LUT4_I3_40_O_LUT4_I2_2_O I2=R7_LUT4_I3_41_O_LUT4_I2_O I3=L7_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 O=L7_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7(26) I2=L7_LUT4_I1_6_I2 I3=L7_LUT4_I1_6_I3 O=R8_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_6_I2_LUT4_O_I1 I2=L7_LUT4_I1_6_I2_LUT4_O_I2 I3=L7_LUT4_I1_6_I2_LUT4_O_I3 O=L7_LUT4_I1_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_6_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_2_O O=L7_LUT4_I1_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_10_O_LUT4_I2_O O=L7_LUT4_I1_6_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_1_O I1=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R7_LUT4_I3_11_O_LUT4_I2_O I3=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I1_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I1_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_O I1=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_2_O O=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_9_O I1=R7_LUT4_I3_6_O I2=R7_LUT4_I3_7_O I3=R7_LUT4_I3_8_O O=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_9_O I1=R7_LUT4_I3_8_O I2=R7_LUT4_I3_7_O I3=R7_LUT4_I3_6_O O=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_1_O I1=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R7_LUT4_I3_11_O_LUT4_I2_O I3=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_9_O I1=R7_LUT4_I3_8_O I2=R7_LUT4_I3_7_O I3=R7_LUT4_I3_6_O O=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L7_LUT4_I1_1_I3_LUT4_O_I3 I1=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L7_LUT4_I1_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R7_LUT4_I3_11_O_LUT4_I2_O I3=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_O O=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_9_O I1=R7_LUT4_I3_8_O I2=R7_LUT4_I3_7_O I3=R7_LUT4_I3_6_O O=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=L7_LUT4_I2_I3_LUT4_O_I2 I2=L7_LUT4_I1_6_I3_LUT4_O_I2 I3=L7_LUT4_I3_14_I1 O=L7_LUT4_I1_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O O=L7_LUT4_I1_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L7_LUT4_I1_I2_LUT4_O_I0 I1=L7_LUT4_I1_I2_LUT4_O_I1 I2=L7_LUT4_I1_I2_LUT4_O_I2 I3=L7_LUT4_I1_I2_LUT4_O_I3 O=L7_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I2=L7_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R7_LUT4_I3_40_O_LUT4_I2_1_O O=L7_LUT4_I1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R7_LUT4_I3_40_O_LUT4_I2_2_O I3=L7_LUT4_I3_9_I1_LUT4_O_I2 O=L7_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_O I1=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 I2=R7_LUT4_I3_41_O_LUT4_I2_O I3=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_39_O I1=R7_LUT4_I3_38_O I2=R7_LUT4_I3_37_O I3=R7_LUT4_I3_36_O O=L7_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_O I1=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_41_O_LUT4_I2_O O=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_39_O I1=R7_LUT4_I3_38_O I2=R7_LUT4_I3_37_O I3=R7_LUT4_I3_36_O O=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_1_O I1=L7_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 I2=R7_LUT4_I3_40_O_LUT4_I2_2_O I3=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_41_O_LUT4_I2_O I1=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R7_LUT4_I3_40_O_LUT4_I2_2_O I3=L7_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 O=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I3_I2 I3=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_O I1=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I0 I2=R7_LUT4_I3_40_O_LUT4_I2_1_O I3=L7_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_39_O I1=R7_LUT4_I3_37_O I2=R7_LUT4_I3_38_O I3=R7_LUT4_I3_36_O O=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_O I1=L7_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 I2=R7_LUT4_I3_41_O_LUT4_I2_O I3=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0 O=L7_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_1_O I1=L7_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R7_LUT4_I3_40_O_LUT4_I2_2_O O=L7_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_39_O I1=R7_LUT4_I3_38_O I2=R7_LUT4_I3_37_O I3=R7_LUT4_I3_36_O O=L7_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_1_O I1=L7_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R7_LUT4_I3_40_O_LUT4_I2_2_O I3=L7_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_38_O I1=R7_LUT4_I3_36_O I2=R7_LUT4_I3_37_O I3=R7_LUT4_I3_39_O O=L7_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_O I1=L7_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I3=R7_LUT4_I3_41_O_LUT4_I2_O O=L7_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I1_I3_LUT4_O_I0 I1=L7_LUT4_I1_I3_LUT4_O_I1 I2=L7_LUT4_I1_I3_LUT4_O_I2 I3=L7_LUT4_I3_9_I1 O=L7_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0 I1=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 I2=R7_LUT4_I3_40_O I3=R7_LUT4_I3_41_O O=L7_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_1_O I1=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I0 I2=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0 I3=R7_LUT4_I3_40_O_LUT4_I2_2_O O=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_39_O I1=R7_LUT4_I3_38_O I2=R7_LUT4_I3_37_O I3=R7_LUT4_I3_36_O O=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R7_LUT4_I3_39_O I1=R7_LUT4_I3_38_O I2=R7_LUT4_I3_36_O I3=R7_LUT4_I3_37_O O=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_O I1=L7_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R7_LUT4_I3_40_O_LUT4_I2_2_O I3=L7_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_38_O I1=R7_LUT4_I3_39_O I2=R7_LUT4_I3_37_O I3=R7_LUT4_I3_36_O O=L7_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_39_O I1=R7_LUT4_I3_37_O I2=R7_LUT4_I3_36_O I3=R7_LUT4_I3_38_O O=L7_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0 I1=L7_LUT4_I3_9_I1_LUT4_I0_I1 I2=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I3=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I2 I2=R7_LUT4_I3_41_O I3=R7_LUT4_I3_40_O O=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R7_LUT4_I3_38_O I1=R7_LUT4_I3_37_O I2=R7_LUT4_I3_36_O I3=R7_LUT4_I3_39_O O=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_O I1=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I3=R7_LUT4_I3_40_O_LUT4_I2_1_O O=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_37_O I1=R7_LUT4_I3_36_O I2=R7_LUT4_I3_39_O I3=R7_LUT4_I3_38_O O=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7(10) I3=L7_LUT4_I2_I3 O=R8_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7(14) I3=L7_LUT4_I2_1_I3 O=R8_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=L7_LUT4_I2_1_I3_LUT4_O_I0 I1=L7_LUT4_I3_18_I1 I2=L7_LUT4_I2_1_I3_LUT4_O_I2 I3=L7_LUT4_I2_1_I3_LUT4_O_I3 O=L7_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=L7_LUT4_I3_18_I1 I1=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I1 I2=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 I3=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 O=L7_LUT4_I2_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 I3=R7_LUT4_I3_4_O_LUT4_I2_O O=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_5_O_LUT4_I2_O O=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_1_O I1=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R7_LUT4_I3_4_O_LUT4_I2_2_O O=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_5_O_LUT4_I2_O I3=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_2_O I1=R7_LUT4_I3_3_O I2=R7_LUT4_I3_1_O I3=R7_LUT4_I3_O O=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_3_O I1=R7_LUT4_I3_2_O I2=R7_LUT4_I3_1_O I3=R7_LUT4_I3_O O=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_1_O I1=L7_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3 I2=R7_LUT4_I3_4_O_LUT4_I2_2_O I3=L7_LUT4_I3_18_I2_LUT4_I2_I1_LUT4_O_I2 O=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 I1=L7_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 I3=L7_LUT4_I3_8_I1_LUT4_O_I2 O=L7_LUT4_I2_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_2_O I1=L7_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_5_O_LUT4_I2_O I3=L7_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=L7_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I1 I3=R7_LUT4_I3_4_O_LUT4_I2_1_O O=L7_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I0 I1=R7_LUT4_I3_5_O_LUT4_I2_O I2=L7_LUT4_I3_8_I2_LUT4_O_I1 I3=L7_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R7_LUT4_I3_3_O I1=R7_LUT4_I3_2_O I2=R7_LUT4_I3_1_O I3=R7_LUT4_I3_O O=L7_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_4_O_LUT4_I2_O O=L7_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_1_O I1=L7_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_4_O_LUT4_I2_2_O I3=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7(28) I3=L7_LUT4_I2_2_I3 O=R8_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L7_LUT4_I2_2_I3_LUT4_O_I0 I1=L7_LUT4_I2_2_I3_LUT4_O_I1 I2=L7_LUT4_I3_I0_LUT4_O_I3 I3=L7_LUT4_I3_I0_LUT4_O_I1 O=L7_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000001111111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1 I2=L7_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2 I3=L7_LUT4_I1_3_I2_LUT4_O_I3 O=L7_LUT4_I2_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_1_O I1=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_22_O_LUT4_I2_2_O I3=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=L7_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_I1_LUT4_O_I2 I2=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_23_O_LUT4_I2_O O=L7_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I2_I3_LUT4_O_I0 I1=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=L7_LUT4_I2_I3_LUT4_O_I2 I3=L7_LUT4_I2_I3_LUT4_O_I3 O=L7_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L7_LUT4_I1_1_I3_LUT4_O_I3 I1=L7_LUT4_I1_1_I3_LUT4_O_I1 I2=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L7_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_1_O I1=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_11_O_LUT4_I2_O I3=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_8_O I1=R7_LUT4_I3_9_O I2=R7_LUT4_I3_7_O I3=R7_LUT4_I3_6_O O=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_9_O I1=R7_LUT4_I3_7_O I2=R7_LUT4_I3_6_O I3=R7_LUT4_I3_8_O O=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_O I1=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_2_O O=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_1_O I1=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_10_O_LUT4_I2_2_O I3=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_6_O I1=R7_LUT4_I3_8_O I2=R7_LUT4_I3_7_O I3=R7_LUT4_I3_9_O O=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=R7_LUT4_I3_10_O_LUT4_I2_1_O I2=R7_LUT4_I3_11_O_LUT4_I2_O I3=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I3 O=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_O I1=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_2_O O=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_8_O I1=R7_LUT4_I3_7_O I2=R7_LUT4_I3_9_O I3=R7_LUT4_I3_6_O O=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L7_LUT4_I1_1_I2_LUT4_O_I2 I1=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_14_I1_LUT4_O_I2 I3=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_11_O_LUT4_I2_O O=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_O O=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_1_O I1=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_10_O_LUT4_I2_2_O I3=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_O I1=L7_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R7_LUT4_I3_11_O_LUT4_I2_O I3=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_1_O I1=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R7_LUT4_I3_10_O_LUT4_I2_2_O O=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=L7_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O I1=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I2 I3=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O O=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I2_LUT4_O_I1 I2=R7_LUT4_I3_10_O_LUT4_I2_2_O I3=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_1_O O=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_O I1=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L7_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_11_O_LUT4_I2_O O=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_O O=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R7_LUT4_I3_11_O_LUT4_I2_O O=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_1_O I1=L7_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R7_LUT4_I3_10_O_LUT4_I2_2_O I3=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_I0 I1=L7_LUT4_I3_I1 I2=L7_LUT4_I3_I2 I3=L7(2) O=R8_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L7_LUT4_I3_1_I0 I1=L7_LUT4_I3_1_I1 I2=L7_LUT4_I3_1_I2 I3=L7(6) O=R8_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L7_LUT4_I3_10_I0 I1=L7_LUT4_I3_10_I1 I2=L7_LUT4_I3_10_I2 I3=L7(11) O=R8_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L7_LUT4_I3_10_I0_LUT4_O_I0 I1=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I2=L7_LUT4_I3_10_I0_LUT4_O_I2 I3=L7_LUT4_I3_10_I0_LUT4_O_I3 O=L7_LUT4_I3_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0 I1=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I1 I2=R7_LUT4_I3_29_O I3=R7_LUT4_I3_28_O O=L7_LUT4_I3_10_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I1 I2=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0 I3=R7_LUT4_I3_28_O_LUT4_I2_O O=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=R7_LUT4_I3_28_O_LUT4_I2_1_O I3=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I2 O=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_25_O I1=R7_LUT4_I3_26_O I2=R7_LUT4_I3_27_O I3=R7_LUT4_I3_24_O O=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_27_O I1=R7_LUT4_I3_25_O I2=R7_LUT4_I3_26_O I3=R7_LUT4_I3_24_O O=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_28_O_LUT4_I2_1_O I3=L7_LUT4_I3_4_I0_LUT4_O_I2 O=L7_LUT4_I3_10_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R7_LUT4_I3_28_O_LUT4_I2_2_O I3=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I2 O=L7_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_O I1=L7_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_29_O_LUT4_I2_O O=L7_LUT4_I3_10_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_29_O_LUT4_I2_O I1=L7_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_1_O O=L7_LUT4_I3_10_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_27_O I1=R7_LUT4_I3_25_O I2=R7_LUT4_I3_24_O I3=R7_LUT4_I3_26_O O=L7_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_27_O I1=R7_LUT4_I3_26_O I2=R7_LUT4_I3_25_O I3=R7_LUT4_I3_24_O O=L7_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I1_2_I2_LUT4_O_I3 I3=L7_LUT4_I3_10_I1_LUT4_O_I3 O=L7_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I1_4_I2_LUT4_O_I2 O=L7_LUT4_I3_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_O I1=L7_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L7_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R7_LUT4_I3_28_O_LUT4_I2_2_O O=L7_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_29_O_LUT4_I2_O I1=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_1_O O=L7_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_10_I2_LUT4_O_I1 I2=R7_LUT4_I3_29_O_LUT4_I2_O I3=L7_LUT4_I3_4_I0_LUT4_O_I2 O=L7_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_O O=L7_LUT4_I3_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_2_O I1=L7_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R7_LUT4_I3_28_O_LUT4_I2_1_O I3=L7_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=L7_LUT4_I3_10_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_21_I0 I1=L7_LUT4_I3_11_I1 I2=L7_LUT4_I3_11_I2 I3=L7(12) O=R8_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L7_LUT4_I3_21_I2 I1=L7_LUT4_I3_7_I1_LUT4_O_I1 I2=L7_LUT4_I3_7_I2_LUT4_O_I2 I3=L7_LUT4_I3_7_I1_LUT4_O_I2 O=L7_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_11_I2_LUT4_O_I1 I2=L7_LUT4_I3_16_I2_LUT4_O_I3 I3=L7_LUT4_I3_21_I0_LUT4_O_I3 O=L7_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2 I3=R7_LUT4_I3_46_O_LUT4_I2_1_O O=L7_LUT4_I3_11_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_46_O_LUT4_I2_O O=L7_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_2_O I1=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_47_O_LUT4_I2_O I3=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_11_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_12_I0 I1=L7_LUT4_I3_12_I1 I2=L7_LUT4_I3_12_I2 I3=L7(13) O=R8_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_12_I0_LUT4_O_I1 I2=L7_LUT4_I3_I0_LUT4_O_I2 I3=L7_LUT4_I3_I0_LUT4_O_I0 O=L7_LUT4_I3_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_12_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_22_O_LUT4_I2_2_O I3=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L7_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_1_O I1=L7_LUT4_I3_I1_LUT4_O_I2 I2=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R7_LUT4_I3_23_O_LUT4_I2_O O=L7_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_12_I2_LUT4_O_I3 I1=R7_LUT4_I3_22_O_LUT4_I2_2_O I2=L7_LUT4_I3_I0_LUT4_O_I3 I3=L7_LUT4_I3_12_I1_LUT4_O_I3 O=L7_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_22_O_LUT4_I2_1_O O=L7_LUT4_I3_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_I2_LUT4_O_I2 I2=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_23_O_LUT4_I2_O O=L7_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_21_O I1=R7_LUT4_I3_19_O I2=R7_LUT4_I3_20_O I3=R7_LUT4_I3_18_O O=L7_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L7_LUT4_I3_I2_LUT4_I1_O I1=L7_LUT4_I3_12_I2 I2=L7_LUT4_I3_12_I2_LUT4_I1_I2 I3=L7_LUT4_I3_12_I2_LUT4_I1_I3 O=L7_LUT4_I2_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_22_O_LUT4_I2_2_O I3=L7_LUT4_I3_I2_LUT4_O_I2 O=L7_LUT4_I3_12_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_1_O I1=L7_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I1 I2=R7_LUT4_I3_23_O_LUT4_I2_O I3=L7_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I3 O=L7_LUT4_I3_12_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_21_O I1=R7_LUT4_I3_20_O I2=R7_LUT4_I3_18_O I3=R7_LUT4_I3_19_O O=L7_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_20_O I1=R7_LUT4_I3_18_O I2=R7_LUT4_I3_19_O I3=R7_LUT4_I3_21_O O=L7_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_12_I2_LUT4_O_I1 I2=R7_LUT4_I3_23_O_LUT4_I2_O I3=L7_LUT4_I3_12_I2_LUT4_O_I3 O=L7_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_22_O_LUT4_I2_1_O O=L7_LUT4_I3_12_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I1 I3=R7_LUT4_I3_22_O_LUT4_I2_2_O O=L7_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_21_O I1=R7_LUT4_I3_20_O I2=R7_LUT4_I3_19_O I3=R7_LUT4_I3_18_O O=L7_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_21_O I1=R7_LUT4_I3_20_O I2=R7_LUT4_I3_19_O I3=R7_LUT4_I3_18_O O=L7_LUT4_I3_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L7_LUT4_I3_13_I0 I1=L7_LUT4_I3_20_I2 I2=L7_LUT4_I3_13_I2 I3=L7(16) O=R8_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L7_LUT4_I3_13_I0_LUT4_O_I0 I1=L7_LUT4_I3_17_I1 I2=L7_LUT4_I3_13_I0_LUT4_O_I2 I3=L7_LUT4_I3_1_I2 O=L7_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_20_I2_LUT4_O_I2 O=L7_LUT4_I3_13_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_35_O_LUT4_I2_O I1=L7_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_2_O I3=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=L7_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_O I1=L7_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I3 I2=R7_LUT4_I3_34_O_LUT4_I2_1_O I3=L7_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_13_I2_LUT4_O_I2 I3=L7_LUT4_I3_20_I1 O=L7_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_1_O I1=R7_LUT4_I3_34_O_LUT4_I2_O I2=L7_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_2_O I1=L7_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_1_O I3=L7_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2 O=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_33_O I1=R7_LUT4_I3_32_O I2=R7_LUT4_I3_31_O I3=R7_LUT4_I3_30_O O=L7_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_O I1=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=L7_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_34_O_LUT4_I2_1_O O=L7_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_14_I0 I1=L7_LUT4_I3_14_I1 I2=L7_LUT4_I3_14_I2 I3=L7(20) O=R8_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=L7_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=L7_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_14_I1_LUT4_O_I2 I3=L7_LUT4_I1_1_I2_LUT4_O_I2 O=L7_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_14_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_1_O I1=L7_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L7_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R7_LUT4_I3_10_O_LUT4_I2_2_O O=L7_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_7_O I1=R7_LUT4_I3_8_O I2=R7_LUT4_I3_9_O I3=R7_LUT4_I3_6_O O=L7_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_O I1=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_11_O_LUT4_I2_O I3=L7_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I3_14_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_1_I3_LUT4_O_I0 I2=L7_LUT4_I3_14_I2_LUT4_O_I2 I3=L7_LUT4_I1_6_I2_LUT4_O_I1 O=L7_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_14_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_1_O I1=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_11_O_LUT4_I2_O I3=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_2_O I1=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_11_O_LUT4_I2_O I3=L7_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=R7_LUT4_I3_10_O_LUT4_I2_1_O O=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O I2=L7_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R7_LUT4_I3_10_O_LUT4_I2_O O=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_9_O I1=R7_LUT4_I3_8_O I2=R7_LUT4_I3_7_O I3=R7_LUT4_I3_6_O O=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R7_LUT4_I3_10_O_LUT4_I2_O I1=L7_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=R7_LUT4_I3_10_O_LUT4_I2_2_O I3=L7_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_6_I0 I1=L7_LUT4_I3_15_I1 I2=L7_LUT4_I3_15_I2 I3=L7(21) O=R8_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L7_LUT4_I3_6_I0_LUT4_O_I0 I1=L7_LUT4_I3_2_I2 I2=L7_LUT4_I3_19_I1_LUT4_O_I2 I3=L7_LUT4_I3_2_I1_LUT4_O_I0 O=L7_LUT4_I3_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_2_I0_LUT4_O_I2 I3=L7_LUT4_I3_19_I2_LUT4_O_I3 O=L7_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L7_LUT4_I3_21_I0 I1=L7_LUT4_I3_16_I1 I2=L7_LUT4_I3_16_I2 I3=L7(22) O=R8_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L7_LUT4_I3_16_I1_LUT4_O_I0 I1=L7_LUT4_I3_7_I1_LUT4_O_I1 I2=L7_LUT4_I3_7_I1_LUT4_O_I0 I3=L7_LUT4_I3_7_I1_LUT4_O_I2 O=L7_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L7_LUT4_I3_7_I2_LUT4_O_I2 I1=L7_LUT4_I3_21_I2_LUT4_O_I1 I2=L7_LUT4_I3_16_I1_LUT4_O_I0_LUT4_O_I2 I3=L7_LUT4_I3_16_I1_LUT4_O_I0_LUT4_O_I3 O=L7_LUT4_I3_16_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L7_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I1=R7_LUT4_I3_46_O_LUT4_I2_1_O I2=R7_LUT4_I3_46_O_LUT4_I2_2_O I3=L7_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_16_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_O I1=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_47_O_LUT4_I2_O I3=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I3_16_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_21_I0_LUT4_O_I3 I1=L7_LUT4_I3_21_I0_LUT4_O_I1 I2=L7_LUT4_I3_16_I2_LUT4_O_I2 I3=L7_LUT4_I3_16_I2_LUT4_O_I3 O=L7_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I0 I3=R7_LUT4_I3_46_O_LUT4_I2_O O=L7_LUT4_I3_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R7_LUT4_I3_46_O_LUT4_I2_1_O O=L7_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_2_O I1=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L7_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I3=R7_LUT4_I3_47_O_LUT4_I2_O O=L7_LUT4_I3_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2 I3=R7_LUT4_I3_47_O_LUT4_I2_O O=L7_LUT4_I3_16_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R7_LUT4_I3_46_O_LUT4_I2_2_O O=L7_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_O I1=L7_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_46_O_LUT4_I2_1_O I3=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_17_I0 I1=L7_LUT4_I3_17_I1 I2=L7_LUT4_I3_17_I2 I3=L7(24) O=R8_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L7_LUT4_I3_1_I0_LUT4_O_I0 I1=L7_LUT4_I3_1_I0_LUT4_O_I2 I2=L7_LUT4_I3_20_I1_LUT4_O_I2 I3=L7_LUT4_I3_17_I0_LUT4_O_I3 O=L7_LUT4_I3_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_13_I2_LUT4_O_I2 I2=L7_LUT4_I3_13_I0_LUT4_O_I0 I3=L7_LUT4_I3_20_I0_LUT4_O_I3 O=L7_LUT4_I3_17_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_17_I1_LUT4_O_I1 I2=L7_LUT4_I3_17_I1_LUT4_O_I2 I3=R7_LUT4_I3_34_O_LUT4_I2_O O=L7_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_34_O_LUT4_I2_1_O O=L7_LUT4_I3_17_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_35_O_LUT4_I2_O I1=L7_LUT4_I3_17_I1_LUT4_O_I2_LUT4_I3_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_2_O I3=L7_LUT4_I3_17_I1_LUT4_O_I2 O=L7_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_33_O I1=R7_LUT4_I3_32_O I2=R7_LUT4_I3_30_O I3=R7_LUT4_I3_31_O O=L7_LUT4_I3_17_I1_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_33_O I1=R7_LUT4_I3_32_O I2=R7_LUT4_I3_31_O I3=R7_LUT4_I3_30_O O=L7_LUT4_I3_17_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_2_O I1=R7_LUT4_I3_35_O_LUT4_I2_O I2=L7_LUT4_I3_17_I2_LUT4_O_I2 I3=L7_LUT4_I3_17_I2_LUT4_O_I3 O=L7_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R7_LUT4_I3_35_O_LUT4_I2_O I1=L7_LUT4_I3_17_I2_LUT4_O_I2 I2=L7_LUT4_I3_1_I1_LUT4_I1_I3_LUT4_O_I1 I3=R7_LUT4_I3_34_O_LUT4_I2_2_O O=L7_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_O I1=L7_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_2_O I3=L7_LUT4_I3_17_I2_LUT4_O_I2 O=L7_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_31_O I1=R7_LUT4_I3_30_O I2=R7_LUT4_I3_33_O I3=R7_LUT4_I3_32_O O=L7_LUT4_I3_17_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_35_O_LUT4_I2_O I1=L7_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_2_O I3=L7_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_17_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_30_O I1=R7_LUT4_I3_32_O I2=R7_LUT4_I3_31_O I3=R7_LUT4_I3_33_O O=L7_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_32_O I1=R7_LUT4_I3_31_O I2=R7_LUT4_I3_30_O I3=R7_LUT4_I3_33_O O=L7_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L7_LUT4_I3_18_I0 I1=L7_LUT4_I3_18_I1 I2=L7_LUT4_I3_18_I2 I3=L7(25) O=R8_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L7_LUT4_I3_5_I1_LUT4_O_I3 I1=L7_LUT4_I3_18_I0_LUT4_O_I1 I2=L7_LUT4_I2_1_I3_LUT4_O_I0 I3=L7_LUT4_I3_8_I0_LUT4_O_I2 O=L7_LUT4_I3_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_8_I1_LUT4_O_I3 I3=L7_LUT4_I3_5_I1_LUT4_O_I2 O=L7_LUT4_I3_18_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_18_I1_LUT4_O_I1 I2=L7_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I0 I3=R7_LUT4_I3_4_O_LUT4_I2_O O=L7_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 I3=R7_LUT4_I3_4_O_LUT4_I2_1_O O=L7_LUT4_I3_18_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_2_O I1=L7_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_5_O_LUT4_I2_O I3=L7_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I3_18_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_18_I2_LUT4_I2_I1 I2=L7_LUT4_I3_18_I2 I3=L7_LUT4_I3_8_I2_LUT4_O_I3 O=L7_LUT4_I3_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L7_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 I1=R7_LUT4_I3_5_O_LUT4_I2_O I2=L7_LUT4_I3_18_I2_LUT4_I2_I1_LUT4_O_I2 I3=L7_LUT4_I3_18_I2_LUT4_I2_I1_LUT4_O_I3 O=L7_LUT4_I3_18_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R7_LUT4_I3_3_O I1=R7_LUT4_I3_1_O I2=R7_LUT4_I3_2_O I3=R7_LUT4_I3_O O=L7_LUT4_I3_18_I2_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_4_O_LUT4_I2_1_O I3=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I3_18_I2_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_18_I2_LUT4_O_I2 I3=L7_LUT4_I3_18_I2_LUT4_O_I3 O=L7_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_4_O_LUT4_I2_1_O I3=L7_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_18_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_3_O I1=R7_LUT4_I3_2_O I2=R7_LUT4_I3_1_O I3=R7_LUT4_I3_O O=L7_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_3_O I1=R7_LUT4_I3_2_O I2=R7_LUT4_I3_O I3=R7_LUT4_I3_1_O O=L7_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_2_O I1=L7_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_5_O_LUT4_I2_O I3=L7_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_18_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_3_O I1=R7_LUT4_I3_O I2=R7_LUT4_I3_1_O I3=R7_LUT4_I3_2_O O=L7_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_1_O I1=R7_LUT4_I3_2_O I2=R7_LUT4_I3_3_O I3=R7_LUT4_I3_O O=L7_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L7_LUT4_I3_6_I0 I1=L7_LUT4_I3_19_I1 I2=L7_LUT4_I3_19_I2 I3=L7(27) O=R8_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L7_LUT4_I3_6_I1_LUT4_O_I1 I1=L7_LUT4_I3_6_I0_LUT4_O_I2 I2=L7_LUT4_I3_19_I1_LUT4_O_I2 I3=L7_LUT4_I3_6_I0_LUT4_O_I1 O=L7_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O I3=L7_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 O=L7_LUT4_I3_19_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_2_I0_LUT4_O_I1 I2=L7_LUT4_I3_19_I2_LUT4_O_I2 I3=L7_LUT4_I3_19_I2_LUT4_O_I3 O=L7_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_17_O_LUT4_I2_O O=L7_LUT4_I3_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_16_O_LUT4_I2_2_O O=L7_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R7_LUT4_I3_16_O_LUT4_I2_1_O O=L7_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_1_O I1=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2 I2=L7_LUT4_I3_2_I0_LUT4_O_I3 I3=L7_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_19_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R7_LUT4_I3_16_O_LUT4_I2_O O=L7_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_17_O_LUT4_I2_O I1=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_16_O_LUT4_I2_2_O I3=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_1_I0_LUT4_O_I0 I1=L7_LUT4_I3_1_I0_LUT4_O_I1 I2=L7_LUT4_I3_1_I0_LUT4_O_I2 I3=L7_LUT4_I3_13_I0 O=L7_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000011111111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I1 I2=L7_LUT4_I3_17_I1_LUT4_O_I2 I3=R7_LUT4_I3_34_O_LUT4_I2_1_O O=L7_LUT4_I3_1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 I3=R7_LUT4_I3_34_O_LUT4_I2_O O=L7_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I0 I1=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_20_I1_LUT4_O_I3 I3=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_O I3=L7_LUT4_I3_17_I1_LUT4_O_I2_LUT4_I3_I1 O=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=R7_LUT4_I3_34_O_LUT4_I2_2_O I2=R7_LUT4_I3_35_O_LUT4_I2_O I3=L7_LUT4_I3_1_I2_LUT4_O_I3 O=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001101011111 +.subckt LUT4 I0=R7_LUT4_I3_33_O I1=R7_LUT4_I3_32_O I2=R7_LUT4_I3_31_O I3=R7_LUT4_I3_30_O O=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_17_I1_LUT4_O_I2_LUT4_I3_I1 I2=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_34_O_LUT4_I2_O O=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=R7_LUT4_I3_33_O I1=R7_LUT4_I3_32_O I2=R7_LUT4_I3_31_O I3=R7_LUT4_I3_30_O O=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L7_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I1=R7_LUT4_I3_34_O_LUT4_I2_O I2=L7_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_35_O I3=R7_LUT4_I3_34_O O=L7_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001100110101 +.subckt LUT4 I0=L7_LUT4_I3_1_I1_LUT4_I1_I0 I1=L7_LUT4_I3_1_I1 I2=L7_LUT4_I3_1_I1_LUT4_I1_I2 I3=L7_LUT4_I3_1_I1_LUT4_I1_I3 O=L7_LUT4_I3_20_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_1_I1_LUT4_I1_I0_LUT4_O_I2 I3=L7_LUT4_I3_1_I1_LUT4_I1_I0_LUT4_O_I3 O=L7_LUT4_I3_1_I1_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_35_O_LUT4_I2_O I1=L7_LUT4_I3_1_I1_LUT4_I1_I3_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_O I3=L7_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 O=L7_LUT4_I3_1_I1_LUT4_I1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_35_O_LUT4_I2_O I1=L7_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2 I2=L7_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 I3=R7_LUT4_I3_34_O_LUT4_I2_2_O O=L7_LUT4_I3_1_I1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_O I1=L7_LUT4_I3_1_I1_LUT4_I1_I3_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_1_O I3=L7_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I3_1_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_32_O I1=R7_LUT4_I3_33_O I2=R7_LUT4_I3_31_O I3=R7_LUT4_I3_30_O O=L7_LUT4_I3_1_I1_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_1_I1 I3=L7_LUT4_I3_1_I1_LUT4_I1_I0 O=L7_LUT4_I3_13_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_1_I1_LUT4_O_I2 I3=L7_LUT4_I3_1_I1_LUT4_O_I3 O=L7_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_35_O_LUT4_I2_O I1=L7_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_O I3=L7_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_2_O I1=L7_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_1_O I3=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L7_LUT4_I3_1_I1_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_31_O I1=R7_LUT4_I3_32_O I2=R7_LUT4_I3_33_O I3=R7_LUT4_I3_30_O O=L7_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_35_O_LUT4_I2_O I1=L7_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_34_O_LUT4_I2_2_O I3=L7_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2 O=L7_LUT4_I3_1_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_32_O I1=R7_LUT4_I3_30_O I2=R7_LUT4_I3_31_O I3=R7_LUT4_I3_33_O O=L7_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_2_O I1=L7_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_1_O I3=L7_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_33_O I1=R7_LUT4_I3_30_O I2=R7_LUT4_I3_31_O I3=R7_LUT4_I3_32_O O=L7_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_33_O I1=R7_LUT4_I3_31_O I2=R7_LUT4_I3_32_O I3=R7_LUT4_I3_30_O O=L7_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_1_I2_LUT4_O_I1 I2=R7_LUT4_I3_34_O_LUT4_I2_1_O I3=L7_LUT4_I3_1_I2_LUT4_O_I3 O=L7_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_35_O_LUT4_I2_O O=L7_LUT4_I3_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_32_O I1=R7_LUT4_I3_31_O I2=R7_LUT4_I3_33_O I3=R7_LUT4_I3_30_O O=L7_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_33_O I1=R7_LUT4_I3_32_O I2=R7_LUT4_I3_31_O I3=R7_LUT4_I3_30_O O=L7_LUT4_I3_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L7_LUT4_I3_2_I0 I1=L7_LUT4_I3_2_I1 I2=L7_LUT4_I3_2_I2 I3=L7(15) O=R8_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=L7_LUT4_I3_20_I0 I1=L7_LUT4_I3_20_I1 I2=L7_LUT4_I3_20_I2 I3=L7(30) O=R8_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_20_I0_LUT4_O_I2 I3=L7_LUT4_I3_20_I0_LUT4_O_I3 O=L7_LUT4_I3_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I0 I2=L7_LUT4_I3_1_I2_LUT4_O_I3 I3=R7_LUT4_I3_35_O_LUT4_I2_O O=L7_LUT4_I3_20_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_20_I1_LUT4_O_I2 I3=L7_LUT4_I3_20_I1_LUT4_O_I3 O=L7_LUT4_I3_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_20_I1_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_1_I0_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_20_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L7_LUT4_I3_1_I2_LUT4_O_I3 I1=R7_LUT4_I3_34_O_LUT4_I2_O I2=R7_LUT4_I3_34_O_LUT4_I2_1_O I3=L7_LUT4_I3_1_I1_LUT4_I1_I3_LUT4_O_I1 O=L7_LUT4_I3_20_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_2_O I1=R7_LUT4_I3_35_O_LUT4_I2_O I2=L7_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_20_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R7_LUT4_I3_33_O I1=R7_LUT4_I3_31_O I2=R7_LUT4_I3_30_O I3=R7_LUT4_I3_32_O O=L7_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_35_O_LUT4_I2_O I1=L7_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I3 I2=R7_LUT4_I3_34_O_LUT4_I2_2_O I3=L7_LUT4_I3_17_I1_LUT4_O_I2_LUT4_I3_I1 O=L7_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_20_I2_LUT4_O_I2 I3=L7_LUT4_I3_17_I2 O=L7_LUT4_I3_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_34_O_LUT4_I2_2_O I1=R7_LUT4_I3_35_O_LUT4_I2_O I2=L7_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I1 I3=L7_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R7_LUT4_I3_35_O_LUT4_I2_O I1=L7_LUT4_I3_17_I2_LUT4_O_I3_LUT4_O_I3 I2=L7_LUT4_I3_1_I2_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_34_O_LUT4_I2_2_O O=L7_LUT4_I3_20_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_21_I0 I1=L7_LUT4_I3_21_I1 I2=L7_LUT4_I3_21_I2 I3=L7(32) O=R8_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_21_I0_LUT4_O_I1 I2=L7_LUT4_I3_7_I0_LUT4_O_I3 I3=L7_LUT4_I3_21_I0_LUT4_O_I3 O=L7_LUT4_I3_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_1_O I1=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I0 I2=L7_LUT4_I3_7_I0_LUT4_O_I1 I3=L7_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_21_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2 I3=R7_LUT4_I3_46_O_LUT4_I2_O O=L7_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I3_16_I2_LUT4_O_I2 O=L7_LUT4_I3_21_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_2_O I1=L7_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 I2=R7_LUT4_I3_47_O_LUT4_I2_O I3=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_O I1=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_46_O_LUT4_I2_1_O I3=L7_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I3_21_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_7_I0_LUT4_O_I2 I2=L7_LUT4_I3_11_I2_LUT4_O_I1 I3=L7_LUT4_I3_21_I0_LUT4_O_I1 O=L7_LUT4_I3_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_21_I2_LUT4_O_I1 I2=L7_LUT4_I3_7_I1_LUT4_O_I0 I3=L7_LUT4_I3_7_I2 O=L7_LUT4_I3_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_21_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_1_O I1=L7_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R7_LUT4_I3_47_O_LUT4_I2_O O=L7_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_2_O I1=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 I2=L7_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 I3=R7_LUT4_I3_46_O_LUT4_I2_O O=L7_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_2_I0_LUT4_O_I0 I1=L7_LUT4_I3_2_I0_LUT4_O_I1 I2=L7_LUT4_I3_2_I0_LUT4_O_I2 I3=L7_LUT4_I3_2_I0_LUT4_O_I3 O=L7_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 I2=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2 I3=R7_LUT4_I3_16_O_LUT4_I2_2_O O=L7_LUT4_I3_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_16_O_LUT4_I2_O O=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_17_O_LUT4_I2_O I1=L7_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_16_O_LUT4_I2_1_O O=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2 I2=R7_LUT4_I3_17_O_LUT4_I2_O I3=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_15_O I1=R7_LUT4_I3_14_O I2=R7_LUT4_I3_13_O I3=R7_LUT4_I3_12_O O=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_17_O_LUT4_I2_O I1=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_16_O_LUT4_I2_2_O I3=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_16_O_LUT4_I2_1_O I3=L7_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_13_O I1=R7_LUT4_I3_12_O I2=R7_LUT4_I3_15_O I3=R7_LUT4_I3_14_O O=L7_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_2_O I1=L7_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R7_LUT4_I3_16_O_LUT4_I2_1_O O=L7_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_17_O_LUT4_I2_O I3=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_17_O_LUT4_I2_O I3=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_13_O I1=R7_LUT4_I3_14_O I2=R7_LUT4_I3_15_O I3=R7_LUT4_I3_12_O O=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_15_O I1=R7_LUT4_I3_13_O I2=R7_LUT4_I3_12_O I3=R7_LUT4_I3_14_O O=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_2_O I1=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_16_O_LUT4_I2_1_O I3=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_12_O I1=R7_LUT4_I3_14_O I2=R7_LUT4_I3_13_O I3=R7_LUT4_I3_15_O O=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_15_O I1=R7_LUT4_I3_14_O I2=R7_LUT4_I3_13_O I3=R7_LUT4_I3_12_O O=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L7_LUT4_I3_2_I1_LUT4_O_I0 I1=L7_LUT4_I3_6_I0_LUT4_O_I2 I2=L7_LUT4_I3_6_I0_LUT4_O_I0 I3=L7_LUT4_I3_6_I1_LUT4_O_I0 O=L7_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I2 I3=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I3 O=L7_LUT4_I3_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_2_O I1=L7_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_16_O_LUT4_I2_1_O I3=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_15_O I1=R7_LUT4_I3_14_O I2=R7_LUT4_I3_13_O I3=R7_LUT4_I3_12_O O=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I0 I2=R7_LUT4_I3_17_O_LUT4_I2_O I3=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_15_O I1=R7_LUT4_I3_12_O I2=R7_LUT4_I3_13_O I3=R7_LUT4_I3_14_O O=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_2_I2 I3=L7_LUT4_I3_2_I1_LUT4_O_I0 O=L7_LUT4_I3_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_2_I2_LUT4_O_I2 I3=L7_LUT4_I3_2_I2_LUT4_O_I3 O=L7_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L7_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I0 I1=R7_LUT4_I3_16_O_LUT4_I2_2_O I2=R7_LUT4_I3_16_O_LUT4_I2_1_O I3=L7_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_15_O I1=R7_LUT4_I3_14_O I2=R7_LUT4_I3_13_O I3=R7_LUT4_I3_12_O O=L7_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_15_O I1=R7_LUT4_I3_14_O I2=R7_LUT4_I3_13_O I3=R7_LUT4_I3_12_O O=L7_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I2=L7_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_17_O_LUT4_I2_O O=L7_LUT4_I3_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_14_O I1=R7_LUT4_I3_12_O I2=R7_LUT4_I3_13_O I3=R7_LUT4_I3_15_O O=L7_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L7_LUT4_I3_3_I0 I1=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I2=L7_LUT4_I3_3_I2 I3=L7(17) O=R8_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=L7_LUT4_I3_3_I0_LUT4_O_I0 I1=L7_LUT4_I3_3_I0_LUT4_O_I1 I2=L7_LUT4_I3_9_I2_LUT4_O_I2 I3=L7_LUT4_I1_I3_LUT4_O_I2 O=L7_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L7_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I1=L7_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I2=R7_LUT4_I3_40_O I3=R7_LUT4_I3_41_O O=L7_LUT4_I3_3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R7_LUT4_I3_38_O I1=R7_LUT4_I3_37_O I2=R7_LUT4_I3_39_O I3=R7_LUT4_I3_36_O O=L7_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_1_O I1=L7_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_40_O_LUT4_I2_2_O I3=L7_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 O=L7_LUT4_I3_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I1_I2_LUT4_O_I0 I1=L7_LUT4_I3_3_I2_LUT4_O_I1 I2=L7_LUT4_I1_I2_LUT4_O_I1 I3=L7_LUT4_I3_3_I2_LUT4_O_I3 O=L7_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_9_I0_LUT4_O_I1 I2=L7_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R7_LUT4_I3_40_O_LUT4_I2_2_O O=L7_LUT4_I3_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_40_O_LUT4_I2_O O=L7_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_1_O I1=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_41_O_LUT4_I2_O I3=L7_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_39_O I1=R7_LUT4_I3_36_O I2=R7_LUT4_I3_37_O I3=R7_LUT4_I3_38_O O=L7_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L7_LUT4_I3_4_I0 I1=L7_LUT4_I3_4_I1 I2=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I3=L7(29) O=R8_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_4_I0_LUT4_O_I1 I2=L7_LUT4_I3_4_I0_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_O O=L7_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_29_O_LUT4_I2_O O=L7_LUT4_I3_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_28_O_LUT4_I2_2_O I1=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I1 I3=R7_LUT4_I3_28_O_LUT4_I2_1_O O=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_26_O I1=R7_LUT4_I3_25_O I2=R7_LUT4_I3_27_O I3=R7_LUT4_I3_24_O O=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_27_O I1=R7_LUT4_I3_26_O I2=R7_LUT4_I3_25_O I3=R7_LUT4_I3_24_O O=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_27_O I1=R7_LUT4_I3_26_O I2=R7_LUT4_I3_25_O I3=R7_LUT4_I3_24_O O=L7_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L7_LUT4_I3_4_I1_LUT4_O_I0 I1=L7_LUT4_I3_4_I1_LUT4_O_I1 I2=L7_LUT4_I1_2_I3_LUT4_O_I2 I3=L7_LUT4_I1_4_I3_LUT4_O_I3 O=L7_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=L7_LUT4_I1_2_I2_LUT4_O_I3 I1=L7_LUT4_I1_4_I2_LUT4_O_I1 I2=L7_LUT4_I3_10_I1_LUT4_O_I3 I3=L7_LUT4_I1_4_I2_LUT4_O_I3 O=L7_LUT4_I3_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_O O=L7_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_28_O_LUT4_I2_1_O O=L7_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_29_O_LUT4_I2_O I1=L7_LUT4_I3_10_I0_LUT4_O_I0_LUT4_O_I1 I2=R7_LUT4_I3_28_O_LUT4_I2_2_O I3=L7_LUT4_I3_10_I0_LUT4_O_I3_LUT4_O_I2 O=L7_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_27_O I1=R7_LUT4_I3_26_O I2=R7_LUT4_I3_25_O I3=R7_LUT4_I3_24_O O=L7_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L7_LUT4_I3_8_I0 I1=L7_LUT4_I3_5_I1 I2=L7_LUT4_I3_5_I2 I3=L7(3) O=R8_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_5_I1_LUT4_O_I2 I3=L7_LUT4_I3_5_I1_LUT4_O_I3 O=L7_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_2_O I1=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R7_LUT4_I3_5_O_LUT4_I2_O O=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_4_O_LUT4_I2_1_O I3=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_3_O I1=R7_LUT4_I3_1_O I2=R7_LUT4_I3_O I3=R7_LUT4_I3_2_O O=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_O I1=R7_LUT4_I3_2_O I2=R7_LUT4_I3_1_O I3=R7_LUT4_I3_3_O O=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=R7_LUT4_I3_4_O_LUT4_I2_2_O I3=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_1_O I1=L7_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_5_O_LUT4_I2_O I3=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_5_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_1_O I1=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R7_LUT4_I3_5_O_LUT4_I2_O O=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_4_O_LUT4_I2_2_O O=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_3_O I1=R7_LUT4_I3_2_O I2=R7_LUT4_I3_1_O I3=R7_LUT4_I3_O O=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_4_O_LUT4_I2_1_O I3=L7_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I0 O=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I1 I3=R7_LUT4_I3_4_O_LUT4_I2_O O=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_2_O I1=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_5_O_LUT4_I2_O I3=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_8_I2_LUT4_O_I1 I2=L7_LUT4_I3_8_I2_LUT4_O_I3 I3=L7_LUT4_I3_5_I2_LUT4_O_I3 O=L7_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 I2=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2 I3=L7_LUT4_I3_18_I1 O=L7_LUT4_I3_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L7_LUT4_I3_6_I0 I1=L7_LUT4_I3_6_I1 I2=L7_LUT4_I3_6_I2 I3=L7(5) O=R8_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L7_LUT4_I3_6_I0_LUT4_O_I0 I1=L7_LUT4_I3_6_I0_LUT4_O_I1 I2=L7_LUT4_I3_6_I0_LUT4_O_I2 I3=L7_LUT4_I3_6_I0_LUT4_O_I3 O=L7_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L7_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 I1=L7_LUT4_I3_6_I1_LUT4_O_I1 I2=L7_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 I3=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O O=L7_LUT4_I3_6_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 I2=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I1_O I3=L7_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=L7_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R7_LUT4_I3_17_O_LUT4_I2_O I1=L7_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_16_O_LUT4_I2_1_O I3=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I0 I1=R7_LUT4_I3_17_O_LUT4_I2_O I2=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=L7_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_16_O_LUT4_I2_2_O I3=L7_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=L7_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_2_O I1=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_16_O_LUT4_I2_1_O I3=L7_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 O=L7_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=R7_LUT4_I3_17_O_LUT4_I2_O I3=L7_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I0 O=L7_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=L7_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_16_O_LUT4_I2_2_O O=L7_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_17_O_LUT4_I2_O I1=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_16_O_LUT4_I2_1_O O=L7_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_14_O I1=R7_LUT4_I3_13_O I2=R7_LUT4_I3_15_O I3=R7_LUT4_I3_12_O O=L7_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L7_LUT4_I3_6_I1_LUT4_O_I0 I1=L7_LUT4_I3_6_I1_LUT4_O_I1 I2=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O I3=L7_LUT4_I3_6_I1_LUT4_O_I3 O=L7_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O I2=L7_LUT4_I3_6_I0_LUT4_O_I0_LUT4_O_I0 I3=L7_LUT4_I3_6_I0_LUT4_O_I1 O=L7_LUT4_I3_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_16_O_LUT4_I2_1_O O=L7_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=R7_LUT4_I3_16_O_LUT4_I2_2_O I2=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=R7_LUT4_I3_15_O I1=R7_LUT4_I3_14_O I2=R7_LUT4_I3_12_O I3=R7_LUT4_I3_13_O O=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R7_LUT4_I3_16_O_LUT4_I2_O O=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_14_O I1=R7_LUT4_I3_15_O I2=R7_LUT4_I3_13_O I3=R7_LUT4_I3_12_O O=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_6_I1_LUT4_O_I3 I2=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_16_O_LUT4_I2_2_O O=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_2_O I1=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_16_O_LUT4_I2_1_O O=L7_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_14_O I1=R7_LUT4_I3_13_O I2=R7_LUT4_I3_12_O I3=R7_LUT4_I3_15_O O=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_15_O I1=R7_LUT4_I3_13_O I2=R7_LUT4_I3_14_O I3=R7_LUT4_I3_12_O O=L7_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_2_I0_LUT4_O_I0 I3=L7_LUT4_I3_6_I2_LUT4_O_I3 O=L7_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L7_LUT4_I3_19_I2_LUT4_O_I2 I1=L7_LUT4_I3_2_I0_LUT4_O_I3 I2=L7_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R7_LUT4_I3_16_O_LUT4_I2_O I1=L7_LUT4_I3_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_16_O_LUT4_I2_2_O I3=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_17_O_LUT4_I2_O I1=L7_LUT4_I3_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_16_O_LUT4_I2_1_O I3=L7_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=L7_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_7_I0 I1=L7_LUT4_I3_7_I1 I2=L7_LUT4_I3_7_I2 I3=L7(7) O=R8_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_7_I0_LUT4_O_I1 I2=L7_LUT4_I3_7_I0_LUT4_O_I2 I3=L7_LUT4_I3_7_I0_LUT4_O_I3 O=L7_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_7_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_2_O I1=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_47_O_LUT4_I2_O I3=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_45_O I1=R7_LUT4_I3_43_O I2=R7_LUT4_I3_42_O I3=R7_LUT4_I3_44_O O=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_45_O I1=R7_LUT4_I3_43_O I2=R7_LUT4_I3_44_O I3=R7_LUT4_I3_42_O O=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_O I1=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_46_O_LUT4_I2_1_O I3=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_42_O I1=R7_LUT4_I3_44_O I2=R7_LUT4_I3_43_O I3=R7_LUT4_I3_45_O O=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L7_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I1=R7_LUT4_I3_47_O_LUT4_I2_O I2=R7_LUT4_I3_46_O_LUT4_I2_1_O I3=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_43_O I1=R7_LUT4_I3_42_O I2=R7_LUT4_I3_45_O I3=R7_LUT4_I3_44_O O=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_2_O I1=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_46_O_LUT4_I2_O I3=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_44_O I1=R7_LUT4_I3_43_O I2=R7_LUT4_I3_45_O I3=R7_LUT4_I3_42_O O=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_45_O I1=R7_LUT4_I3_42_O I2=R7_LUT4_I3_43_O I3=R7_LUT4_I3_44_O O=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L7_LUT4_I3_16_I2_LUT4_O_I3 I1=L7_LUT4_I3_11_I2_LUT4_O_I1 I2=L7_LUT4_I3_7_I0_LUT4_O_I2 I3=L7_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_1_O I1=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_47_O_LUT4_I2_O I3=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_2_O I1=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R7_LUT4_I3_46_O_LUT4_I2_O O=L7_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_7_I1_LUT4_O_I0 I1=L7_LUT4_I3_7_I1_LUT4_O_I1 I2=L7_LUT4_I3_7_I1_LUT4_O_I2 I3=L7_LUT4_I3_7_I1_LUT4_O_I3 O=L7_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I1 I2=L7_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2 I3=R7_LUT4_I3_46_O_LUT4_I2_2_O O=L7_LUT4_I3_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_7_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R7_LUT4_I3_46_O_LUT4_I2_1_O O=L7_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_O I1=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 I2=R7_LUT4_I3_47_O_LUT4_I2_O I3=L7_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_43_O I1=R7_LUT4_I3_44_O I2=R7_LUT4_I3_45_O I3=R7_LUT4_I3_42_O O=L7_LUT4_I3_7_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I0 I1=R7_LUT4_I3_46_O_LUT4_I2_2_O I2=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R7_LUT4_I3_45_O I1=R7_LUT4_I3_44_O I2=R7_LUT4_I3_43_O I3=R7_LUT4_I3_42_O O=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R7_LUT4_I3_44_O I1=R7_LUT4_I3_42_O I2=R7_LUT4_I3_43_O I3=R7_LUT4_I3_45_O O=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_O I1=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_46_O_LUT4_I2_1_O O=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_44_O I1=R7_LUT4_I3_43_O I2=R7_LUT4_I3_42_O I3=R7_LUT4_I3_45_O O=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_O I1=L7_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_46_O_LUT4_I2_1_O I3=L7_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I2 O=L7_LUT4_I3_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_44_O I1=R7_LUT4_I3_45_O I2=R7_LUT4_I3_43_O I3=R7_LUT4_I3_42_O O=L7_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_2_O I1=L7_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_47_O_LUT4_I2_O I3=L7_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_45_O I1=R7_LUT4_I3_44_O I2=R7_LUT4_I3_43_O I3=R7_LUT4_I3_42_O O=L7_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_45_O I1=R7_LUT4_I3_44_O I2=R7_LUT4_I3_43_O I3=R7_LUT4_I3_42_O O=L7_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_7_I2_LUT4_O_I2 I3=L7_LUT4_I3_7_I2_LUT4_O_I3 O=L7_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_O I1=L7_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I0 I2=R7_LUT4_I3_47_O_LUT4_I2_O I3=L7_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_45_O I1=R7_LUT4_I3_44_O I2=R7_LUT4_I3_43_O I3=R7_LUT4_I3_42_O O=L7_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_2_O I1=L7_LUT4_I3_7_I1_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_46_O_LUT4_I2_1_O I3=L7_LUT4_I3_7_I1_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I0 I1=L7_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_46_O_LUT4_I2_2_O I3=R7_LUT4_I3_46_O_LUT4_I2_O O=L7_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=R7_LUT4_I3_46_O_LUT4_I2_2_O I1=L7_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I0 I2=R7_LUT4_I3_47_O_LUT4_I2_O I3=L7_LUT4_I3_7_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_21_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_45_O I1=R7_LUT4_I3_44_O I2=R7_LUT4_I3_42_O I3=R7_LUT4_I3_43_O O=L7_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_45_O I1=R7_LUT4_I3_44_O I2=R7_LUT4_I3_43_O I3=R7_LUT4_I3_42_O O=L7_LUT4_I3_7_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L7_LUT4_I3_8_I0 I1=L7_LUT4_I3_8_I1 I2=L7_LUT4_I3_8_I2 I3=L7(8) O=R8_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I2_1_I3_LUT4_O_I3 I2=L7_LUT4_I3_8_I0_LUT4_O_I2 I3=L7_LUT4_I2_1_I3_LUT4_O_I0 O=L7_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_8_I1_LUT4_O_I2 I3=L7_LUT4_I3_8_I1_LUT4_O_I3 O=L7_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_4_O_LUT4_I2_2_O O=L7_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_1_O I1=L7_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I1 I3=R7_LUT4_I3_5_O_LUT4_I2_O O=L7_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_2_O I1=R7_LUT4_I3_O I2=R7_LUT4_I3_1_O I3=R7_LUT4_I3_3_O O=L7_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I2 O=L7_LUT4_I3_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I3_18_I2_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_4_O_LUT4_I2_1_O I3=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_2_O I1=R7_LUT4_I3_1_O I2=R7_LUT4_I3_O I3=R7_LUT4_I3_3_O O=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_2_O I1=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=R7_LUT4_I3_5_O_LUT4_I2_O O=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_1_O I1=R7_LUT4_I3_O I2=R7_LUT4_I3_3_O I3=R7_LUT4_I3_2_O O=L7_LUT4_I3_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_8_I2_LUT4_O_I1 I2=L7_LUT4_I3_18_I2 I3=L7_LUT4_I3_8_I2_LUT4_O_I3 O=L7_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_1_O I1=L7_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_5_O_LUT4_I2_O I3=L7_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_2_O I1=R7_LUT4_I3_1_O I2=R7_LUT4_I3_3_O I3=R7_LUT4_I3_O O=L7_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I3_18_I2_LUT4_I2_I1_LUT4_O_I2 I2=L7_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3 I3=R7_LUT4_I3_4_O_LUT4_I2_2_O O=L7_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_5_O_LUT4_I2_O I3=L7_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R7_LUT4_I3_4_O_LUT4_I2_2_O I3=L7_LUT4_I2_1_I3_LUT4_O_I3_LUT4_O_I0 O=L7_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_4_O_LUT4_I2_O I1=L7_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3 I2=R7_LUT4_I3_4_O_LUT4_I2_1_O I3=L7_LUT4_I3_18_I2_LUT4_I2_I1_LUT4_O_I2 O=L7_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_3_O I1=R7_LUT4_I3_2_O I2=R7_LUT4_I3_1_O I3=R7_LUT4_I3_O O=L7_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L7_LUT4_I3_9_I0 I1=L7_LUT4_I3_9_I1 I2=L7_LUT4_I3_9_I2 I3=L7(9) O=R8_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110001110011 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_9_I0_LUT4_O_I1 I2=L7_LUT4_I1_I2_LUT4_O_I1 I3=L7_LUT4_I1_5_I3_LUT4_O_I1 O=L7_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_O I1=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R7_LUT4_I3_40_O_LUT4_I2_1_O I3=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I2 O=L7_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_41_O_LUT4_I2_O I1=L7_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_40_O_LUT4_I2_2_O I3=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_9_I1 I1=L7_LUT4_I3_9_I1_LUT4_I0_I1 I2=L7_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I3=L7_LUT4_I3_9_I1_LUT4_I0_I3 O=L7_LUT4_I1_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_9_I1_LUT4_I0_I1_LUT4_O_I1 I2=R7_LUT4_I3_41_O_LUT4_I2_O I3=L7_LUT4_I3_9_I1_LUT4_O_I2 O=L7_LUT4_I3_9_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I2 I3=R7_LUT4_I3_40_O_LUT4_I2_O O=L7_LUT4_I3_9_I1_LUT4_I0_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I0 I1=R7_LUT4_I3_40_O_LUT4_I2_2_O I2=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I2 I3=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I3 O=L7_LUT4_I3_9_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R7_LUT4_I3_36_O I1=R7_LUT4_I3_38_O I2=R7_LUT4_I3_37_O I3=R7_LUT4_I3_39_O O=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_37_O I1=R7_LUT4_I3_38_O I2=R7_LUT4_I3_39_O I3=R7_LUT4_I3_36_O O=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_O I1=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=R7_LUT4_I3_40_O_LUT4_I2_1_O I3=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_9_I1_LUT4_O_I1 I2=L7_LUT4_I3_9_I1_LUT4_O_I2 I3=R7_LUT4_I3_40_O_LUT4_I2_O O=L7_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1 I2=R7_LUT4_I3_40_O_LUT4_I2_1_O I3=L7_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 O=L7_LUT4_I3_9_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_41_O_LUT4_I2_O I1=L7_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 I2=R7_LUT4_I3_40_O_LUT4_I2_2_O I3=L7_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 O=L7_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_39_O I1=R7_LUT4_I3_38_O I2=R7_LUT4_I3_37_O I3=R7_LUT4_I3_36_O O=L7_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_9_I2_LUT4_O_I2 I3=L7_LUT4_I1_5_I3_LUT4_O_I3 O=L7_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I3=L7_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 O=L7_LUT4_I3_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_O I1=L7_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R7_LUT4_I3_41_O_LUT4_I2_O I3=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L7_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_40_O_LUT4_I2_1_O I1=L7_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=L7_LUT4_I3_9_I1_LUT4_I0_I3_LUT4_O_I0 I3=R7_LUT4_I3_40_O_LUT4_I2_2_O O=L7_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_I0_LUT4_O_I0 I1=L7_LUT4_I3_I0_LUT4_O_I1 I2=L7_LUT4_I3_I0_LUT4_O_I2 I3=L7_LUT4_I3_I0_LUT4_O_I3 O=L7_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1 I2=L7_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2 I3=L7_LUT4_I1_3_I2_LUT4_O_I2 O=L7_LUT4_I3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I2=R7_LUT4_I3_23_O_LUT4_I2_O I3=L7_LUT4_I3_I2_LUT4_O_I2 O=L7_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_1_O I1=L7_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_12_I2_LUT4_I1_I3_LUT4_O_I3 I3=R7_LUT4_I3_22_O_LUT4_I2_2_O O=L7_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_20_O I1=R7_LUT4_I3_19_O I2=R7_LUT4_I3_21_O I3=R7_LUT4_I3_18_O O=L7_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L7_LUT4_I1_3_I2_LUT4_O_I3 I1=L7_LUT4_I1_3_I2_LUT4_O_I1 I2=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L7_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I2 I1=L7_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I3 I2=L7_LUT4_I3_12_I0_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I2_2_I3_LUT4_O_I0_LUT4_O_I1 O=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=R7_LUT4_I3_22_O_LUT4_I2_O I2=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R7_LUT4_I3_19_O I1=R7_LUT4_I3_20_O I2=R7_LUT4_I3_21_O I3=R7_LUT4_I3_18_O O=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_20_O I1=R7_LUT4_I3_19_O I2=R7_LUT4_I3_18_O I3=R7_LUT4_I3_21_O O=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_2_O I1=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_23_O_LUT4_I2_O I3=L7_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 O=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I1 I2=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I1_3_I2_LUT4_O_I1 O=L7_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L7_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=L7_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L7_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_2_O I1=L7_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R7_LUT4_I3_23_O_LUT4_I2_O I3=L7_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L7_LUT4_I3_12_I2_LUT4_O_I3 I1=R7_LUT4_I3_22_O_LUT4_I2_1_O I2=L7_LUT4_I1_3_I3_LUT4_O_I1 I3=L7_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L7_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R7_LUT4_I3_23_O_LUT4_I2_O I3=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=L7_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_22_O_LUT4_I2_2_O I3=L7_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L7_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_23_O_LUT4_I2_O I1=R7_LUT4_I3_22_O_LUT4_I2_2_O I2=L7_LUT4_I3_I1_LUT4_O_I2 I3=L7_LUT4_I3_I1_LUT4_O_I3 O=L7_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R7_LUT4_I3_21_O I1=R7_LUT4_I3_20_O I2=R7_LUT4_I3_19_O I3=R7_LUT4_I3_18_O O=L7_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I3=R7_LUT4_I3_22_O_LUT4_I2_1_O O=L7_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_22_O_LUT4_I2_2_O O=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_21_O I1=R7_LUT4_I3_20_O I2=R7_LUT4_I3_19_O I3=R7_LUT4_I3_18_O O=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R7_LUT4_I3_21_O I1=R7_LUT4_I3_18_O I2=R7_LUT4_I3_19_O I3=R7_LUT4_I3_20_O O=L7_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_I2 I2=L7_LUT4_I3_I1_LUT4_O_I2 I3=R7_LUT4_I3_22_O_LUT4_I2_2_O O=L7_LUT4_I3_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L7_LUT4_I3_I2_LUT4_O_I1 I2=L7_LUT4_I3_I2_LUT4_O_I2 I3=R7_LUT4_I3_22_O_LUT4_I2_1_O O=L7_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=L7_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R7_LUT4_I3_23_O_LUT4_I2_O O=L7_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_22_O_LUT4_I2_O I1=L7_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=R7_LUT4_I3_22_O_LUT4_I2_1_O I3=L7_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 O=L7_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R7_LUT4_I3_20_O I1=R7_LUT4_I3_21_O I2=R7_LUT4_I3_19_O I3=R7_LUT4_I3_18_O O=L7_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R7_LUT4_I3_21_O I1=R7_LUT4_I3_19_O I2=R7_LUT4_I3_18_O I3=R7_LUT4_I3_20_O O=L7_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R7_LUT4_I3_21_O I1=R7_LUT4_I3_20_O I2=R7_LUT4_I3_19_O I3=R7_LUT4_I3_18_O O=L7_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=L7(1) D=R6(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(2) D=R6(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(11) D=R6(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(12) D=R6(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(13) D=R6(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(14) D=R6(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(15) D=R6(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(16) D=R6(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(17) D=R6(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(18) D=R6(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(19) D=R6(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(20) D=R6(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(3) D=R6(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(21) D=R6(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(22) D=R6(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(23) D=R6(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(24) D=R6(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(25) D=R6(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(26) D=R6(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(27) D=R6(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(28) D=R6(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(29) D=R6(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(30) D=R6(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(4) D=R6(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(31) D=R6(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(32) D=R6(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(5) D=R6(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(6) D=R6(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(7) D=R6(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(8) D=R6(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(9) D=R6(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L7(10) D=R6(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:155.1-156.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L8(3) I2=L8_LUT4_I1_I2 I3=L8_LUT4_I1_I3 O=R9_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L8(10) I2=L8_LUT4_I1_1_I2 I3=L8_LUT4_I1_1_I3 O=R9_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I1=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L8_LUT4_I1_1_I2_LUT4_O_I2 I3=L8_LUT4_I1_1_I2_LUT4_O_I3 O=L8_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I1=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I2=L8_LUT4_I1_1_I2_LUT4_O_I2 I3=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3 O=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I0 I2=R8_LUT4_I3_10_O_LUT4_I2_2_O I3=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_O I1=L8_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I1 I3=R8_LUT4_I3_11_O_LUT4_I2_O O=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_20_I2_LUT4_O_I2 I3=R8_LUT4_I3_10_O_LUT4_I2_O O=L8_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_10_O_LUT4_I2_2_O O=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_1_O I1=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_11_O_LUT4_I2_O O=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_8_O I1=R8_LUT4_I3_9_O I2=R8_LUT4_I3_7_O I3=R8_LUT4_I3_6_O O=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_O I1=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_10_O_LUT4_I2_2_O I3=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_6_O I1=R8_LUT4_I3_8_O I2=R8_LUT4_I3_7_O I3=R8_LUT4_I3_9_O O=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_8_O I1=R8_LUT4_I3_7_O I2=R8_LUT4_I3_6_O I3=R8_LUT4_I3_9_O O=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_1_O I1=L8_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_11_O_LUT4_I2_O I3=L8_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 O=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O I1=L8_LUT4_I1_1_I3_LUT4_O_I1 I2=L8_LUT4_I1_1_I3_LUT4_O_I2 I3=L8_LUT4_I1_1_I3_LUT4_O_I3 O=L8_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L8_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I1=L8_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_11_O I3=R8_LUT4_I3_10_O O=L8_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R8_LUT4_I3_9_O I1=R8_LUT4_I3_8_O I2=R8_LUT4_I3_6_O I3=R8_LUT4_I3_7_O O=L8_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_9_O I1=R8_LUT4_I3_8_O I2=R8_LUT4_I3_7_O I3=R8_LUT4_I3_6_O O=L8_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I1_2_I2_LUT4_O_I2 I1=L8_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_16_I1_LUT4_O_I2 I3=L8_LUT4_I1_1_I2_LUT4_O_I3 O=L8_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_20_I2_LUT4_O_I2 I3=R8_LUT4_I3_10_O_LUT4_I2_2_O O=L8_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I3=R8_LUT4_I3_10_O_LUT4_I2_O O=L8_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_1_O I1=L8_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=R8_LUT4_I3_11_O_LUT4_I2_O I3=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=L8_LUT4_I3_20_I1_LUT4_O_I3 I2=L8_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I1_2_I3_LUT4_O_I0 O=L8_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_O I1=L8_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_11_O_LUT4_I2_O I3=L8_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L8_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8(1) I2=L8_LUT4_I1_2_I2 I3=L8_LUT4_I1_2_I3 O=R9_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=L8_LUT4_I1_2_I2_LUT4_O_I2 I3=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O O=L8_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_20_I2_LUT4_O_I2 I3=R8_LUT4_I3_11_O_LUT4_I2_O O=L8_LUT4_I1_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_10_O_LUT4_I2_O O=L8_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_1_O I1=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_10_O_LUT4_I2_2_O I3=L8_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 O=L8_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_9_O I1=R8_LUT4_I3_6_O I2=R8_LUT4_I3_7_O I3=R8_LUT4_I3_8_O O=L8_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I1_2_I3_LUT4_O_I0 I1=L8_LUT4_I1_2_I3_LUT4_O_I1 I2=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L8_LUT4_I3_20_I1 O=L8_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2 I3=L8_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3 O=L8_LUT4_I1_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_O I1=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_11_O_LUT4_I2_O I3=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_1_O I1=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_10_O_LUT4_I2_2_O O=L8_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_8_O I1=R8_LUT4_I3_7_O I2=R8_LUT4_I3_9_O I3=R8_LUT4_I3_6_O O=L8_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I1_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_1_O I1=L8_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_11_O_LUT4_I2_O I3=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_9_O I1=R8_LUT4_I3_7_O I2=R8_LUT4_I3_6_O I3=R8_LUT4_I3_8_O O=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_O I1=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I1 I3=R8_LUT4_I3_10_O_LUT4_I2_2_O O=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_7_O I1=R8_LUT4_I3_6_O I2=R8_LUT4_I3_9_O I3=R8_LUT4_I3_8_O O=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L8(5) I2=L8_LUT4_I1_3_I2 I3=L8_LUT4_I1_3_I3 O=R9_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_3_I2_LUT4_O_I1 I2=L8_LUT4_I3_4_I2_LUT4_O_I1 I3=L8_LUT4_I1_3_I2_LUT4_O_I3 O=L8_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I1_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_O I1=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R8_LUT4_I3_17_O_LUT4_I2_O O=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_15_O I1=R8_LUT4_I3_14_O I2=R8_LUT4_I3_13_O I3=R8_LUT4_I3_12_O O=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I2 I2=R8_LUT4_I3_16_O_LUT4_I2_2_O I3=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_14_O I1=R8_LUT4_I3_15_O I2=R8_LUT4_I3_13_O I3=R8_LUT4_I3_12_O O=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I0 I1=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 I1=R8_LUT4_I3_16_O_LUT4_I2_2_O I2=R8_LUT4_I3_17_O_LUT4_I2_O I3=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_15_O I1=R8_LUT4_I3_14_O I2=R8_LUT4_I3_13_O I3=R8_LUT4_I3_12_O O=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_16_O_LUT4_I2_O I3=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_15_O I1=R8_LUT4_I3_12_O I2=R8_LUT4_I3_13_O I3=R8_LUT4_I3_14_O O=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_15_O I1=R8_LUT4_I3_14_O I2=R8_LUT4_I3_12_O I3=R8_LUT4_I3_13_O O=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_O I1=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_16_O_LUT4_I2_2_O O=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_17_O_LUT4_I2_O I3=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I2_I3_LUT4_O_I0 I1=L8_LUT4_I1_3_I3_LUT4_O_I1 I2=L8_LUT4_I3_4_I0_LUT4_I0_O I3=L8_LUT4_I1_3_I3_LUT4_O_I3 O=L8_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I1_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I3=R8_LUT4_I3_16_O_LUT4_I2_2_O O=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_14_O I1=R8_LUT4_I3_13_O I2=R8_LUT4_I3_12_O I3=R8_LUT4_I3_15_O O=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_O I1=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_17_O_LUT4_I2_O O=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_15_O I1=R8_LUT4_I3_13_O I2=R8_LUT4_I3_14_O I3=R8_LUT4_I3_12_O O=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_15_O I1=R8_LUT4_I3_14_O I2=R8_LUT4_I3_13_O I3=R8_LUT4_I3_12_O O=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L8(6) I2=L8_LUT4_I1_4_I2 I3=L8_LUT4_I1_4_I3 O=R9_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I2=L8_LUT4_I1_4_I2_LUT4_O_I2 I3=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=L8_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I0 I1=R8_LUT4_I3_34_O_LUT4_I2_2_O I2=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=R8_LUT4_I3_30_O I1=R8_LUT4_I3_32_O I2=R8_LUT4_I3_31_O I3=R8_LUT4_I3_33_O O=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R8_LUT4_I3_35_O_LUT4_I2_O O=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_32_O I1=R8_LUT4_I3_31_O I2=R8_LUT4_I3_30_O I3=R8_LUT4_I3_33_O O=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 I2=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 I3=R8_LUT4_I3_35_O_LUT4_I2_O O=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_O I1=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I0 I2=R8_LUT4_I3_34_O_LUT4_I2_2_O I3=L8_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=L8_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2 I3=R8_LUT4_I3_34_O_LUT4_I2_1_O O=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_35_O_LUT4_I2_O I1=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_34_O_LUT4_I2_2_O I3=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=R8_LUT4_I3_34_O_LUT4_I2_1_O I3=L8_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_31_O I1=R8_LUT4_I3_30_O I2=R8_LUT4_I3_33_O I3=R8_LUT4_I3_32_O O=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I1_4_I3_LUT4_O_I0 I1=L8_LUT4_I1_4_I3_LUT4_O_I1 I2=L8_LUT4_I1_8_I3_LUT4_O_I3 I3=L8_LUT4_I1_4_I3_LUT4_O_I3 O=L8_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I0 I1=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I1 I2=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2 I3=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I3 O=L8_LUT4_I1_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=R8_LUT4_I3_34_O_LUT4_I2_1_O I3=R8_LUT4_I3_34_O_LUT4_I2_O O=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=R8_LUT4_I3_33_O I1=R8_LUT4_I3_32_O I2=R8_LUT4_I3_31_O I3=R8_LUT4_I3_30_O O=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_O I1=L8_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2 I2=R8_LUT4_I3_35_O_LUT4_I2_O I3=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_1_O I1=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_34_O_LUT4_I2_2_O I3=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_32_O I1=R8_LUT4_I3_33_O I2=R8_LUT4_I3_31_O I3=R8_LUT4_I3_30_O O=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_33_O I1=R8_LUT4_I3_32_O I2=R8_LUT4_I3_30_O I3=R8_LUT4_I3_31_O O=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_O I1=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_34_O_LUT4_I2_1_O I3=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I0 I1=L8_LUT4_I3_14_I1_LUT4_O_I3 I2=L8_LUT4_I1_8_I2_LUT4_O_I2 I3=L8_LUT4_I3_19_I0_LUT4_O_I3 O=L8_LUT4_I1_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I1=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_34_O_LUT4_I2_1_O I3=L8_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=L8_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_2_O I1=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_35_O_LUT4_I2_O I3=L8_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2 O=L8_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_19_I2_LUT4_O_I1 I1=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I2=L8_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_O I1=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I0 I3=R8_LUT4_I3_34_O_LUT4_I2_1_O O=L8_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_35_O_LUT4_I2_O I1=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R8_LUT4_I3_34_O_LUT4_I2_2_O O=L8_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8(7) I2=L8_LUT4_I1_5_I2 I3=L8_LUT4_I1_5_I3 O=R9_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_5_I2_LUT4_O_I1 I2=L8_LUT4_I1_5_I2_LUT4_O_I2 I3=L8_LUT4_I1_5_I2_LUT4_O_I3 O=L8_LUT4_I1_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_11_I1_LUT4_O_I3 I3=L8_LUT4_I3_11_I1_LUT4_O_I1 O=L8_LUT4_I1_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L8_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_46_O_LUT4_I2_2_O I3=R8_LUT4_I3_46_O_LUT4_I2_1_O O=L8_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011001100110101 +.subckt LUT4 I0=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I0 I1=L8_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 I2=R8_LUT4_I3_46_O_LUT4_I2_2_O I3=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R8_LUT4_I3_45_O I1=R8_LUT4_I3_42_O I2=R8_LUT4_I3_43_O I3=R8_LUT4_I3_44_O O=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_1_O I1=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=R8_LUT4_I3_47_O_LUT4_I2_O I3=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_45_O I1=R8_LUT4_I3_44_O I2=R8_LUT4_I3_43_O I3=R8_LUT4_I3_42_O O=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I3 I3=L8_LUT4_I1_5_I2_LUT4_O_I3 O=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_2_O I1=L8_LUT4_I3_2_I1_LUT4_O_I2 I2=L8_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R8_LUT4_I3_46_O_LUT4_I2_O O=L8_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_46_O_LUT4_I2_1_O I3=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I0 O=L8_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_2_I2_LUT4_O_I2 I2=L8_LUT4_I1_5_I3_LUT4_O_I2 I3=L8_LUT4_I1_5_I3_LUT4_O_I3 O=L8_LUT4_I1_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_1_O I1=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_46_O_LUT4_I2_O I3=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_44_O I1=R8_LUT4_I3_42_O I2=R8_LUT4_I3_43_O I3=R8_LUT4_I3_45_O O=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_45_O I1=R8_LUT4_I3_44_O I2=R8_LUT4_I3_43_O I3=R8_LUT4_I3_42_O O=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_46_O_LUT4_I2_2_O I3=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_43_O I1=R8_LUT4_I3_42_O I2=R8_LUT4_I3_45_O I3=R8_LUT4_I3_44_O O=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_45_O I1=R8_LUT4_I3_43_O I2=R8_LUT4_I3_44_O I3=R8_LUT4_I3_42_O O=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L8(8) I2=L8_LUT4_I1_6_I2 I3=L8_LUT4_I1_6_I3 O=R9_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_6_I2_LUT4_O_I1 I2=L8_LUT4_I3_3_I2 I3=L8_LUT4_I1_6_I2_LUT4_O_I3 O=L8_LUT4_I1_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_6_I2_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I1_6_I2_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I1_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_1_O I1=L8_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I0 I3=R8_LUT4_I3_5_O_LUT4_I2_O O=L8_LUT4_I1_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_4_O_LUT4_I2_2_O I3=L8_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 O=L8_LUT4_I1_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_5_O_LUT4_I2_O I3=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 O=L8_LUT4_I1_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_4_O_LUT4_I2_2_O I3=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I0 O=L8_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I2=L8_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I3 I3=R8_LUT4_I3_4_O_LUT4_I2_1_O O=L8_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I1_6_I3_LUT4_O_I0 I1=L8_LUT4_I1_I2_LUT4_O_I1 I2=L8_LUT4_I3_13_I0 I3=L8_LUT4_I1_6_I3_LUT4_O_I3 O=L8_LUT4_I1_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I3_13_I2_LUT4_O_I3 I1=L8_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_13_I2_LUT4_O_I1 O=L8_LUT4_I1_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I0 I1=R8_LUT4_I3_5_O_LUT4_I2_O I2=L8_LUT4_I1_6_I2_LUT4_O_I1 I3=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R8_LUT4_I3_3_O I1=R8_LUT4_I3_2_O I2=R8_LUT4_I3_1_O I3=R8_LUT4_I3_O O=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_4_O_LUT4_I2_2_O O=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I3=R8_LUT4_I3_4_O_LUT4_I2_1_O O=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_1_O I1=R8_LUT4_I3_2_O I2=R8_LUT4_I3_3_O I3=R8_LUT4_I3_O O=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L8(19) I2=L8_LUT4_I1_7_I2 I3=L8_LUT4_I1_7_I3 O=R9_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_7_I2_LUT4_O_I1 I2=L8_LUT4_I1_7_I2_LUT4_O_I2 I3=L8_LUT4_I1_7_I2_LUT4_O_I3 O=L8_LUT4_I1_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I1_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L8_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I0 I1=R8_LUT4_I3_28_O_LUT4_I2_O I2=R8_LUT4_I3_28_O_LUT4_I2_1_O I3=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_28_O_LUT4_I2_2_O I3=L8_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_26_O I1=R8_LUT4_I3_25_O I2=R8_LUT4_I3_27_O I3=R8_LUT4_I3_24_O O=L8_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_28_O_LUT4_I2_2_O I1=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_28_O_LUT4_I2_1_O I3=L8_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 O=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_27_O I1=R8_LUT4_I3_26_O I2=R8_LUT4_I3_25_O I3=R8_LUT4_I3_24_O O=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_28_O_LUT4_I2_O I3=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_27_O I1=R8_LUT4_I3_26_O I2=R8_LUT4_I3_25_O I3=R8_LUT4_I3_24_O O=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_7_I3_LUT4_O_I1 I2=L8_LUT4_I1_7_I3_LUT4_O_I2 I3=L8_LUT4_I3_10_I0 O=L8_LUT4_I1_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=L8_LUT4_I3_8_I1_LUT4_O_I2 I1=L8_LUT4_I3_8_I1_LUT4_O_I1 I2=L8_LUT4_I3_5_I2_LUT4_I1_I2 I3=L8_LUT4_I1_7_I3_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I1_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_7_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L8_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I0 I1=R8_LUT4_I3_28_O_LUT4_I2_2_O I2=R8_LUT4_I3_28_O_LUT4_I2_O I3=L8_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I3 I2=L8_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 I3=R8_LUT4_I3_28_O_LUT4_I2_1_O O=L8_LUT4_I1_7_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8(30) I2=L8_LUT4_I1_8_I2 I3=L8_LUT4_I1_8_I3 O=R9_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_8_I2_LUT4_O_I1 I2=L8_LUT4_I1_8_I2_LUT4_O_I2 I3=L8_LUT4_I3_14_I1 O=L8_LUT4_I1_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L8_LUT4_I3_19_I2_LUT4_O_I1 I1=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I2=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I1_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R8_LUT4_I3_35_O_LUT4_I2_O I1=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_34_O_LUT4_I2_2_O O=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_33_O I1=R8_LUT4_I3_31_O I2=R8_LUT4_I3_32_O I3=R8_LUT4_I3_30_O O=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_O I1=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_34_O_LUT4_I2_1_O I3=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_33_O I1=R8_LUT4_I3_30_O I2=R8_LUT4_I3_31_O I3=R8_LUT4_I3_32_O O=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2 I3=R8_LUT4_I3_34_O_LUT4_I2_2_O O=L8_LUT4_I1_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_33_O I1=R8_LUT4_I3_32_O I2=R8_LUT4_I3_31_O I3=R8_LUT4_I3_30_O O=L8_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O I2=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=L8_LUT4_I1_8_I3_LUT4_O_I3 O=L8_LUT4_I1_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O I2=L8_LUT4_I1_4_I2_LUT4_O_I2 I3=L8_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_8_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_2_O I1=R8_LUT4_I3_35_O_LUT4_I2_O I2=L8_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_1_O I1=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_34_O_LUT4_I2_2_O O=L8_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_31_O I1=R8_LUT4_I3_32_O I2=R8_LUT4_I3_33_O I3=R8_LUT4_I3_30_O O=L8_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=R8_LUT4_I3_35_O_LUT4_I2_O I2=R8_LUT4_I3_34_O_LUT4_I2_2_O I3=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=L8_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I1_I2_LUT4_O_I0 I1=L8_LUT4_I1_I2_LUT4_O_I1 I2=L8_LUT4_I1_I2_LUT4_O_I2 I3=L8_LUT4_I1_I2_LUT4_O_I3 O=L8_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I2=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R8_LUT4_I3_4_O_LUT4_I2_O O=L8_LUT4_I1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_4_O_LUT4_I2_1_O O=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_5_O_LUT4_I2_O I1=L8_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_4_O_LUT4_I2_2_O I3=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_3_O I1=R8_LUT4_I3_2_O I2=R8_LUT4_I3_1_O I3=R8_LUT4_I3_O O=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R8_LUT4_I3_3_O I1=R8_LUT4_I3_2_O I2=R8_LUT4_I3_1_O I3=R8_LUT4_I3_O O=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I1_6_I3_LUT4_O_I3 I3=L8_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 I1=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R8_LUT4_I3_4_O_LUT4_I2_1_O O=L8_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_5_O_LUT4_I2_O I1=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_4_O_LUT4_I2_2_O O=L8_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_13_I0_LUT4_O_I2 I1=L8_LUT4_I3_13_I0_LUT4_O_I3 I2=L8_LUT4_I1_6_I2_LUT4_O_I3 I3=L8_LUT4_I1_6_I2_LUT4_O_I1 O=L8_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_I3_LUT4_O_I1 I2=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I0 I3=R8_LUT4_I3_4_O_LUT4_I2_O O=L8_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R8_LUT4_I3_4_O_LUT4_I2_1_O O=L8_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_5_O_LUT4_I2_O I1=L8_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_4_O_LUT4_I2_2_O I3=L8_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I0 O=L8_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8(15) I3=L8_LUT4_I2_I3 O=R9_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L8_LUT4_I2_I3_LUT4_O_I0 I1=L8_LUT4_I3_4_I0_LUT4_I0_O I2=L8_LUT4_I2_I3_LUT4_O_I2 I3=L8_LUT4_I2_I3_LUT4_O_I3 O=L8_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L8_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_16_O_LUT4_I2_O I3=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 O=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_14_O I1=R8_LUT4_I3_12_O I2=R8_LUT4_I3_13_O I3=R8_LUT4_I3_15_O O=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_17_O_LUT4_I2_O I1=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I2=R8_LUT4_I3_16_O_LUT4_I2_2_O I3=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_15_O I1=R8_LUT4_I3_13_O I2=R8_LUT4_I3_12_O I3=R8_LUT4_I3_14_O O=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_4_I0_LUT4_O_I3 I3=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O O=L8_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_17_I2_LUT4_O_I2 O=L8_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I2 I3=R8_LUT4_I3_17_O_LUT4_I2_O O=L8_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=R8_LUT4_I3_16_O_LUT4_I2_1_O I2=L8_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100001101 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=R8_LUT4_I3_16_O_LUT4_I2_O O=L8_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I0 I1=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 I3=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2 O=L8_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I3_I0 I1=L8_LUT4_I3_I1 I2=L8_LUT4_I3_I2 I3=L8(2) O=R9_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=L8_LUT4_I3_1_I0 I1=L8_LUT4_I3_1_I1 I2=L8_LUT4_I3_1_I2 I3=L8(17) O=R9_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=L8_LUT4_I3_10_I0 I1=L8_LUT4_I3_10_I1 I2=L8_LUT4_I3_10_I2 I3=L8(11) O=R9_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_8_I1_LUT4_O_I3 I3=L8_LUT4_I3_5_I1 O=L8_LUT4_I3_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_28_O_LUT4_I2_1_O I1=L8_LUT4_I3_10_I1_LUT4_O_I1 I2=L8_LUT4_I3_10_I1_LUT4_O_I2 I3=L8_LUT4_I3_10_I1_LUT4_O_I3 O=L8_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R8_LUT4_I3_27_O I1=R8_LUT4_I3_26_O I2=R8_LUT4_I3_25_O I3=R8_LUT4_I3_24_O O=L8_LUT4_I3_10_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I1_7_I2_LUT4_O_I1 O=L8_LUT4_I3_10_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I0 I2=R8_LUT4_I3_28_O_LUT4_I2_1_O I3=L8_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L8_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_28_O_LUT4_I2_2_O I1=L8_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_28_O_LUT4_I2_O I3=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_29_O_LUT4_I2_O O=L8_LUT4_I3_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_28_O_LUT4_I2_2_O I1=L8_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 I2=R8_LUT4_I3_28_O_LUT4_I2_O I3=L8_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_26_O I1=R8_LUT4_I3_25_O I2=R8_LUT4_I3_24_O I3=R8_LUT4_I3_27_O O=L8_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L8_LUT4_I3_10_I1_LUT4_O_I2 I1=L8_LUT4_I3_10_I2 I2=L8_LUT4_I3_10_I2_LUT4_I1_I2 I3=L8_LUT4_I3_10_I2_LUT4_I1_I3 O=L8_LUT4_I3_5_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_10_I2_LUT4_I1_I2 I3=L8_LUT4_I3_10_I2 O=L8_LUT4_I1_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_7_I2_LUT4_O_I2 I3=L8_LUT4_I3_10_I2_LUT4_O_I3 O=L8_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_8_I0_LUT4_O_I2 I3=L8_LUT4_I3_10_I2_LUT4_O_I3 O=L8_LUT4_I3_10_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_10_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_28_O_LUT4_I2_1_O I1=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_28_O_LUT4_I2_O I3=L8_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 O=L8_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I0 I2=L8_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I0 I3=R8_LUT4_I3_28_O_LUT4_I2_2_O O=L8_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_21_I0 I1=L8_LUT4_I3_11_I1 I2=L8_LUT4_I3_11_I2 I3=L8(12) O=R9_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L8_LUT4_I3_21_I2_LUT4_O_I3 I1=L8_LUT4_I3_11_I1_LUT4_O_I1 I2=L8_LUT4_I3_11_I1_LUT4_O_I2 I3=L8_LUT4_I3_11_I1_LUT4_O_I3 O=L8_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_11_I1_LUT4_O_I1_LUT4_I3_I1 I2=L8_LUT4_I3_11_I1_LUT4_O_I1_LUT4_I3_I2 I3=L8_LUT4_I3_11_I1_LUT4_O_I1 O=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_46_O_LUT4_I2_2_O I3=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I0 O=L8_LUT4_I3_11_I1_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_1_O I1=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R8_LUT4_I3_46_O_LUT4_I2_O O=L8_LUT4_I3_11_I1_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_11_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_46_O_LUT4_I2_O I3=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_2_O I1=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R8_LUT4_I3_46_O_LUT4_I2_1_O O=L8_LUT4_I3_11_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_5_I2_LUT4_O_I2 I3=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3 O=L8_LUT4_I3_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_2_O I1=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_46_O_LUT4_I2_1_O I3=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I0 I2=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_46_O_LUT4_I2_O O=L8_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_2_I0_LUT4_O_I2 I2=L8_LUT4_I3_11_I2_LUT4_O_I2 I3=L8_LUT4_I3_2_I1 O=L8_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_2_I1_LUT4_O_I2 I3=R8_LUT4_I3_47_O_LUT4_I2_O O=L8_LUT4_I3_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R8_LUT4_I3_46_O_LUT4_I2_1_O O=L8_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=R8_LUT4_I3_46_O_LUT4_I2_2_O I2=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_46_O_LUT4_I2_O O=L8_LUT4_I3_11_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_12_I0 I1=L8_LUT4_I3_12_I1 I2=L8_LUT4_I3_12_I2 I3=L8(13) O=R9_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=L8_LUT4_I3_I0_LUT4_O_I2 I1=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I2=L8_LUT4_I3_I0_LUT4_O_I1 I3=L8_LUT4_I3_12_I0_LUT4_O_I3 O=L8_LUT4_I3_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_I1_LUT4_O_I1 I2=L8_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L8_LUT4_I3_12_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L8_LUT4_I3_12_I2_LUT4_O_I3 I1=R8_LUT4_I3_22_O_LUT4_I2_2_O I2=L8_LUT4_I3_I2_LUT4_O_I2 I3=L8_LUT4_I3_12_I1_LUT4_O_I3 O=L8_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_22_O_LUT4_I2_1_O O=L8_LUT4_I3_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_15_I2_LUT4_I3_I1_LUT4_O_I3 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 O=L8_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_21_O I1=R8_LUT4_I3_18_O I2=R8_LUT4_I3_19_O I3=R8_LUT4_I3_20_O O=L8_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_12_I2_LUT4_O_I1 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_12_I2_LUT4_O_I3 O=L8_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_22_O_LUT4_I2_1_O O=L8_LUT4_I3_12_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_15_I2_LUT4_I3_I2_LUT4_O_I1 I2=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=R8_LUT4_I3_22_O_LUT4_I2_2_O O=L8_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_21_O I1=R8_LUT4_I3_20_O I2=R8_LUT4_I3_19_O I3=R8_LUT4_I3_18_O O=L8_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_21_O I1=R8_LUT4_I3_20_O I2=R8_LUT4_I3_19_O I3=R8_LUT4_I3_18_O O=L8_LUT4_I3_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I3_13_I0 I1=L8_LUT4_I1_I3 I2=L8_LUT4_I3_13_I2 I3=L8(14) O=R9_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=L8_LUT4_I1_I3 I1=L8_LUT4_I1_I2_LUT4_O_I0 I2=L8_LUT4_I3_13_I0_LUT4_O_I2 I3=L8_LUT4_I3_13_I0_LUT4_O_I3 O=L8_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R8_LUT4_I3_5_O_LUT4_I2_O I1=L8_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_4_O_LUT4_I2_2_O I3=L8_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_13_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_3_O I1=R8_LUT4_I3_2_O I2=R8_LUT4_I3_O I3=R8_LUT4_I3_1_O O=L8_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_3_O I1=R8_LUT4_I3_O I2=R8_LUT4_I3_1_O I3=R8_LUT4_I3_2_O O=L8_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=R8_LUT4_I3_4_O_LUT4_I2_1_O O=L8_LUT4_I3_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_2_O I1=R8_LUT4_I3_3_O I2=R8_LUT4_I3_1_O I3=R8_LUT4_I3_O O=L8_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I1_6_I3_LUT4_O_I3 I1=L8_LUT4_I3_13_I2_LUT4_O_I1 I2=L8_LUT4_I3_13_I2_LUT4_O_I2 I3=L8_LUT4_I3_13_I2_LUT4_O_I3 O=L8_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 I2=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_5_O_LUT4_I2_O O=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I0 I1=R8_LUT4_I3_4_O_LUT4_I2_1_O I2=R8_LUT4_I3_4_O_LUT4_I2_2_O I3=L8_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_1_O I1=L8_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_4_O_LUT4_I2_2_O I3=L8_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R8_LUT4_I3_5_O_LUT4_I2_O I3=L8_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_I3_I1 I2=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_I3_I2 I3=L8_LUT4_I3_13_I2_LUT4_O_I2 O=L8_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=L8_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I1 I3=R8_LUT4_I3_5_O_LUT4_I2_O O=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_1_O I1=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=L8_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_4_O_LUT4_I2_2_O O=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I0 I3=R8_LUT4_I3_4_O_LUT4_I2_1_O O=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_2_O I1=R8_LUT4_I3_1_O I2=R8_LUT4_I3_O I3=R8_LUT4_I3_3_O O=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_5_O_LUT4_I2_O I1=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_4_O_LUT4_I2_2_O I3=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_1_O I1=R8_LUT4_I3_O I2=R8_LUT4_I3_3_O I3=R8_LUT4_I3_2_O O=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_3_O I1=R8_LUT4_I3_1_O I2=R8_LUT4_I3_O I3=R8_LUT4_I3_2_O O=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_13_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_1_O I1=L8_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_4_O_LUT4_I2_2_O O=L8_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_2_O I1=R8_LUT4_I3_1_O I2=R8_LUT4_I3_3_O I3=R8_LUT4_I3_O O=L8_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 I3=R8_LUT4_I3_5_O_LUT4_I2_O O=L8_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_14_I0 I1=L8_LUT4_I3_14_I1 I2=L8_LUT4_I3_14_I2 I3=L8(16) O=R9_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_4_I3_LUT4_O_I3 I2=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O I3=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=L8_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_14_I1_LUT4_O_I2 I3=L8_LUT4_I3_14_I1_LUT4_O_I3 O=L8_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I1 I3=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2 O=L8_LUT4_I3_14_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_2_O I1=R8_LUT4_I3_35_O_LUT4_I2_O I2=L8_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_O I1=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_35_O_LUT4_I2_O O=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_33_O I1=R8_LUT4_I3_31_O I2=R8_LUT4_I3_30_O I3=R8_LUT4_I3_32_O O=L8_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_35_O_LUT4_I2_O I1=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_34_O_LUT4_I2_2_O O=L8_LUT4_I3_14_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_1_O I1=R8_LUT4_I3_34_O_LUT4_I2_O I2=L8_LUT4_I3_14_I2_LUT4_O_I2 I3=L8_LUT4_I3_14_I2_LUT4_O_I3 O=L8_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_14_I2_LUT4_O_I2_LUT4_I2_I1 I2=L8_LUT4_I3_14_I2_LUT4_O_I2 I3=R8_LUT4_I3_34_O_LUT4_I2_1_O O=L8_LUT4_I1_8_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_O I1=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I0 I3=R8_LUT4_I3_35_O_LUT4_I2_O O=L8_LUT4_I3_14_I2_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_33_O I1=R8_LUT4_I3_32_O I2=R8_LUT4_I3_31_O I3=R8_LUT4_I3_30_O O=L8_LUT4_I3_14_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_O I1=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_34_O_LUT4_I2_1_O O=L8_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_33_O I1=R8_LUT4_I3_32_O I2=R8_LUT4_I3_31_O I3=R8_LUT4_I3_30_O O=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_O I1=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2 I2=R8_LUT4_I3_35_O_LUT4_I2_O I3=L8_LUT4_I1_8_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_32_O I1=R8_LUT4_I3_30_O I2=R8_LUT4_I3_31_O I3=R8_LUT4_I3_33_O O=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I3_15_I0 I1=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I2=L8_LUT4_I3_15_I2 I3=L8(18) O=R9_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_15_I0_LUT4_O_I1 I2=L8_LUT4_I3_12_I1 I3=L8_LUT4_I3_7_I0_LUT4_O_I3 O=L8_LUT4_I3_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_15_I0_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_15_I0_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_15_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_1_O I1=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_22_O_LUT4_I2_2_O I3=L8_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I2 O=L8_LUT4_I3_15_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L8_LUT4_I3_15_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_15_I2_LUT4_I3_I1 I2=L8_LUT4_I3_15_I2_LUT4_I3_I2 I3=L8_LUT4_I3_15_I2 O=L8_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_15_I2_LUT4_I3_I1_LUT4_O_I3 O=L8_LUT4_I3_15_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_21_O I1=R8_LUT4_I3_20_O I2=R8_LUT4_I3_18_O I3=R8_LUT4_I3_19_O O=L8_LUT4_I3_15_I2_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_1_O I1=L8_LUT4_I3_15_I2_LUT4_I3_I2_LUT4_O_I1 I2=L8_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 I3=R8_LUT4_I3_22_O_LUT4_I2_2_O O=L8_LUT4_I3_15_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_20_O I1=R8_LUT4_I3_18_O I2=R8_LUT4_I3_19_O I3=R8_LUT4_I3_21_O O=L8_LUT4_I3_15_I2_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_15_I2_LUT4_O_I1 I2=L8_LUT4_I3_15_I2_LUT4_O_I2 I3=L8_LUT4_I3_I1_LUT4_O_I1 O=L8_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_1_O I1=L8_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_22_O_LUT4_I2_2_O I3=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_15_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_20_O I1=R8_LUT4_I3_19_O I2=R8_LUT4_I3_21_O I3=R8_LUT4_I3_18_O O=L8_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_19_O I1=R8_LUT4_I3_18_O I2=R8_LUT4_I3_21_O I3=R8_LUT4_I3_20_O O=L8_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_20_O I1=R8_LUT4_I3_21_O I2=R8_LUT4_I3_19_O I3=R8_LUT4_I3_18_O O=L8_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I3_16_I0 I1=L8_LUT4_I3_16_I1 I2=L8_LUT4_I3_16_I2 I3=L8(20) O=R9_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O O=L8_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_16_I1_LUT4_O_I2 I3=L8_LUT4_I1_2_I2_LUT4_O_I2 O=L8_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_16_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_1_O I1=L8_LUT4_I1_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_11_O_LUT4_I2_O I3=L8_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I1 O=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_O I1=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_10_O_LUT4_I2_2_O I3=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_1_O I1=L8_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_10_O_LUT4_I2_2_O I3=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I2=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_10_O_LUT4_I2_O O=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I2=R8_LUT4_I3_11_O_LUT4_I2_O I3=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I0 O=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_8_O I1=R8_LUT4_I3_6_O I2=R8_LUT4_I3_7_O I3=R8_LUT4_I3_9_O O=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_2_I3_LUT4_O_I1 I2=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L8_LUT4_I3_20_I2 O=L8_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L8_LUT4_I3_17_I0 I1=L8_LUT4_I3_17_I1 I2=L8_LUT4_I3_17_I2 I3=L8(21) O=R9_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_3_I3_LUT4_O_I1 I2=L8_LUT4_I2_I3_LUT4_O_I0 I3=L8_LUT4_I3_4_I0_LUT4_I0_O O=L8_LUT4_I3_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_4_I0_LUT4_O_I2 I2=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O I3=L8_LUT4_I3_4_I0_LUT4_I0_O O=L8_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_3_I2_LUT4_O_I1 I2=L8_LUT4_I3_17_I2_LUT4_O_I2 I3=L8_LUT4_I3_4_I2_LUT4_O_I2 O=L8_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I2 I3=R8_LUT4_I3_16_O_LUT4_I2_O O=L8_LUT4_I3_17_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_16_O_LUT4_I2_1_O O=L8_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_17_O_LUT4_I2_O I1=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=R8_LUT4_I3_16_O_LUT4_I2_2_O O=L8_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_15_O I1=R8_LUT4_I3_14_O I2=R8_LUT4_I3_13_O I3=R8_LUT4_I3_12_O O=L8_LUT4_I3_17_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I3_9_I0 I1=L8_LUT4_I3_18_I1 I2=L8_LUT4_I3_18_I2 I3=L8(23) O=R9_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L8_LUT4_I3_6_I1 I1=L8_LUT4_I3_9_I1_LUT4_O_I1 I2=L8_LUT4_I3_9_I1_LUT4_O_I0 I3=L8_LUT4_I3_18_I1_LUT4_O_I3 O=L8_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_18_I1_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_40_O_LUT4_I2_1_O I3=L8_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 O=L8_LUT4_I3_18_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1 I3=R8_LUT4_I3_40_O_LUT4_I2_O O=L8_LUT4_I3_18_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_41_O_LUT4_I2_O I1=L8_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_40_O_LUT4_I2_2_O I3=L8_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_9_I0_LUT4_O_I1 I2=L8_LUT4_I3_9_I2_LUT4_O_I2 I3=L8_LUT4_I3_1_I1_LUT4_O_I2 O=L8_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L8_LUT4_I3_19_I0 I1=L8_LUT4_I3_19_I1 I2=L8_LUT4_I3_19_I2 I3=L8(24) O=R9_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_14_I1_LUT4_O_I2 I2=L8_LUT4_I1_4_I3_LUT4_O_I0 I3=L8_LUT4_I3_19_I0_LUT4_O_I3 O=L8_LUT4_I3_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_34_O_LUT4_I2_1_O I3=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_19_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_34_O_LUT4_I2_2_O O=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 I2=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3 I3=R8_LUT4_I3_34_O_LUT4_I2_O O=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_33_O I1=R8_LUT4_I3_32_O I2=R8_LUT4_I3_31_O I3=R8_LUT4_I3_30_O O=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_19_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=L8_LUT4_I1_4_I2_LUT4_O_I2 I3=L8_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=L8_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=L8_LUT4_I1_8_I2_LUT4_O_I2 I1=L8_LUT4_I3_19_I2_LUT4_O_I1 I2=L8_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=L8_LUT4_I3_14_I2 O=L8_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_19_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_O I1=L8_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_35_O_LUT4_I2_O I3=L8_LUT4_I1_8_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=L8_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_32_O I1=R8_LUT4_I3_31_O I2=R8_LUT4_I3_33_O I3=R8_LUT4_I3_30_O O=L8_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_34_O_LUT4_I2_1_O I1=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=R8_LUT4_I3_34_O_LUT4_I2_2_O I3=L8_LUT4_I1_4_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_19_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_9_I0_LUT4_O_I0 I1=L8_LUT4_I3_1_I0_LUT4_O_I1 I2=L8_LUT4_I3_9_I0_LUT4_O_I1 I3=L8_LUT4_I3_1_I0_LUT4_O_I3 O=L8_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L8_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I0 I1=L8_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_41_O I3=R8_LUT4_I3_40_O O=L8_LUT4_I3_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R8_LUT4_I3_39_O I1=R8_LUT4_I3_37_O I2=R8_LUT4_I3_38_O I3=R8_LUT4_I3_36_O O=L8_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_39_O I1=R8_LUT4_I3_38_O I2=R8_LUT4_I3_37_O I3=R8_LUT4_I3_36_O O=L8_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_41_O_LUT4_I2_O I3=L8_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_1_I1_LUT4_O_I2 I3=L8_LUT4_I3_1_I1_LUT4_O_I3 O=L8_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 I2=R8_LUT4_I3_40_O_LUT4_I2_1_O I3=L8_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_41_O_LUT4_I2_O I1=L8_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_40_O_LUT4_I2_2_O I3=L8_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_40_O_LUT4_I2_O I3=L8_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 O=L8_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I0 I3=R8_LUT4_I3_41_O_LUT4_I2_O O=L8_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_2_O I1=L8_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_40_O_LUT4_I2_1_O I3=L8_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_1_I2_LUT4_O_I2 I3=L8_LUT4_I3_6_I1_LUT4_O_I3 O=L8_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_2_O I1=L8_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I0 I2=R8_LUT4_I3_40_O_LUT4_I2_1_O I3=L8_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_2_I0 I1=L8_LUT4_I3_2_I1 I2=L8_LUT4_I3_2_I2 I3=L8(22) O=R9_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L8_LUT4_I3_20_I0 I1=L8_LUT4_I3_20_I1 I2=L8_LUT4_I3_20_I2 I3=L8(26) O=R9_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_I2_O I1=L8_LUT4_I1_1_I3_LUT4_O_I2 I2=L8_LUT4_I3_16_I1 I3=L8_LUT4_I3_20_I0_LUT4_O_I3 O=L8_LUT4_I3_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O O=L8_LUT4_I3_20_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L8_LUT4_I3_20_I1_LUT4_O_I0 I1=L8_LUT4_I3_20_I1_LUT4_O_I1 I2=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=L8_LUT4_I3_20_I1_LUT4_O_I3 O=L8_LUT4_I3_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I0 I1=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1 I2=R8_LUT4_I3_11_O I3=R8_LUT4_I3_10_O O=L8_LUT4_I3_20_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=R8_LUT4_I3_9_O I1=R8_LUT4_I3_8_O I2=R8_LUT4_I3_7_O I3=R8_LUT4_I3_6_O O=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I1 I2=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1 I3=R8_LUT4_I3_10_O_LUT4_I2_1_O O=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_2_O I1=L8_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_11_O_LUT4_I2_O I3=L8_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I2=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I0 I3=R8_LUT4_I3_10_O_LUT4_I2_O O=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_O I1=L8_LUT4_I1_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=R8_LUT4_I3_10_O_LUT4_I2_2_O I3=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1 O=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_9_O I1=R8_LUT4_I3_8_O I2=R8_LUT4_I3_7_O I3=R8_LUT4_I3_6_O O=L8_LUT4_I3_20_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_O I1=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_10_O_LUT4_I2_1_O I3=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_20_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_9_O I1=R8_LUT4_I3_8_O I2=R8_LUT4_I3_7_O I3=R8_LUT4_I3_6_O O=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_1_O I1=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3 I3=R8_LUT4_I3_11_O_LUT4_I2_O O=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_7_O I1=R8_LUT4_I3_8_O I2=R8_LUT4_I3_9_O I3=R8_LUT4_I3_6_O O=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_20_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_O I1=L8_LUT4_I3_20_I1_LUT4_O_I1_LUT4_O_I3 I2=R8_LUT4_I3_10_O_LUT4_I2_2_O I3=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_1_O I1=L8_LUT4_I3_16_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_11_O_LUT4_I2_O O=L8_LUT4_I3_20_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_20_I2_LUT4_O_I1 I2=L8_LUT4_I3_20_I2_LUT4_O_I2 I3=R8_LUT4_I3_10_O_LUT4_I2_1_O O=L8_LUT4_I3_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_10_O_LUT4_I2_2_O O=L8_LUT4_I3_20_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_10_O_LUT4_I2_O I1=L8_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L8_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I3=R8_LUT4_I3_11_O_LUT4_I2_O O=L8_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_9_O I1=R8_LUT4_I3_7_O I2=R8_LUT4_I3_8_O I3=R8_LUT4_I3_6_O O=L8_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_9_O I1=R8_LUT4_I3_8_O I2=R8_LUT4_I3_7_O I3=R8_LUT4_I3_6_O O=L8_LUT4_I3_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I3_21_I0 I1=L8_LUT4_I3_21_I1 I2=L8_LUT4_I3_21_I2 I3=L8(32) O=R9_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_21_I0_LUT4_O_I2 I3=L8_LUT4_I1_5_I3_LUT4_O_I3 O=L8_LUT4_I3_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_5_I3_LUT4_O_I2 I2=L8_LUT4_I3_2_I2 I3=L8_LUT4_I3_11_I2_LUT4_O_I2 O=L8_LUT4_I3_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_5_I2_LUT4_O_I3 I3=L8_LUT4_I3_21_I2_LUT4_O_I3 O=L8_LUT4_I3_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I1_5_I2_LUT4_O_I1_LUT4_O_I1 I3=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2 O=L8_LUT4_I3_21_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L8_LUT4_I3_2_I0_LUT4_O_I0 I1=L8_LUT4_I1_5_I3_LUT4_O_I3 I2=L8_LUT4_I3_2_I0_LUT4_O_I2 I3=L8_LUT4_I3_2_I0_LUT4_O_I3 O=L8_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=L8_LUT4_I1_5_I2_LUT4_O_I2 I1=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 I2=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I2 I3=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3 O=L8_LUT4_I3_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_2_O I1=L8_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_46_O_LUT4_I2_1_O I3=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_46_O_LUT4_I2_O I3=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_1_O I1=L8_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 I2=L8_LUT4_I3_2_I0_LUT4_O_I3 I3=L8_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_46_O_LUT4_I2_O O=L8_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R8_LUT4_I3_46_O_LUT4_I2_2_O O=L8_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_2_O I1=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_46_O_LUT4_I2_O O=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_45_O I1=R8_LUT4_I3_44_O I2=R8_LUT4_I3_43_O I3=R8_LUT4_I3_42_O O=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_46_O_LUT4_I2_1_O I3=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_45_O I1=R8_LUT4_I3_44_O I2=R8_LUT4_I3_43_O I3=R8_LUT4_I3_42_O O=L8_LUT4_I3_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I3_2_I1 I1=L8_LUT4_I3_11_I2_LUT4_O_I2 I2=L8_LUT4_I1_5_I3_LUT4_O_I2 I3=L8_LUT4_I3_2_I1_LUT4_I0_I3 O=L8_LUT4_I1_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_2_I1_LUT4_I0_I3_LUT4_O_I2 I3=L8_LUT4_I3_2_I1_LUT4_I0_I3_LUT4_O_I3 O=L8_LUT4_I3_2_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_46_O_LUT4_I2_O I3=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_2_I1_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_2_O I1=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_46_O_LUT4_I2_1_O I3=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_2_I1_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_2_I1_LUT4_O_I1 I2=L8_LUT4_I3_2_I1_LUT4_O_I2 I3=R8_LUT4_I3_46_O_LUT4_I2_O O=L8_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_46_O_LUT4_I2_1_O O=L8_LUT4_I3_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_46_O_LUT4_I2_2_O I3=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_44_O I1=R8_LUT4_I3_43_O I2=R8_LUT4_I3_45_O I3=R8_LUT4_I3_42_O O=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_45_O I1=R8_LUT4_I3_43_O I2=R8_LUT4_I3_42_O I3=R8_LUT4_I3_44_O O=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_44_O I1=R8_LUT4_I3_45_O I2=R8_LUT4_I3_43_O I3=R8_LUT4_I3_42_O O=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_43_O I1=R8_LUT4_I3_44_O I2=R8_LUT4_I3_45_O I3=R8_LUT4_I3_42_O O=L8_LUT4_I3_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_2_I0_LUT4_O_I2 I3=L8_LUT4_I3_2_I2 O=L8_LUT4_I3_21_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_1_O I1=L8_LUT4_I3_2_I1_LUT4_O_I2 I2=L8_LUT4_I3_2_I2_LUT4_O_I2 I3=L8_LUT4_I3_2_I2_LUT4_O_I3 O=L8_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_46_O_LUT4_I2_2_O I1=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R8_LUT4_I3_46_O_LUT4_I2_O O=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_44_O I1=R8_LUT4_I3_43_O I2=R8_LUT4_I3_42_O I3=R8_LUT4_I3_45_O O=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_47_O_LUT4_I2_O I1=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_46_O_LUT4_I2_1_O I3=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_42_O I1=R8_LUT4_I3_44_O I2=R8_LUT4_I3_43_O I3=R8_LUT4_I3_45_O O=L8_LUT4_I3_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_47_O_LUT4_I2_O O=L8_LUT4_I3_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L8_LUT4_I1_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=R8_LUT4_I3_46_O_LUT4_I2_O I2=R8_LUT4_I3_46_O_LUT4_I2_2_O I3=L8_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_45_O I1=R8_LUT4_I3_44_O I2=R8_LUT4_I3_42_O I3=R8_LUT4_I3_43_O O=L8_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_45_O I1=R8_LUT4_I3_44_O I2=R8_LUT4_I3_43_O I3=R8_LUT4_I3_42_O O=L8_LUT4_I3_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I3_3_I0 I1=L8_LUT4_I1_I3 I2=L8_LUT4_I3_3_I2 I3=L8(25) O=R9_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L8_LUT4_I3_13_I0 I1=L8_LUT4_I1_6_I2_LUT4_O_I3 I2=L8_LUT4_I3_3_I0_LUT4_O_I2 I3=L8_LUT4_I3_3_I0_LUT4_O_I3 O=L8_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L8_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I0 I1=L8_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I2=R8_LUT4_I3_4_O_LUT4_I2_O I3=L8_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R8_LUT4_I3_2_O I1=R8_LUT4_I3_O I2=R8_LUT4_I3_1_O I3=R8_LUT4_I3_3_O O=L8_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_1_O I1=L8_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_13_I0_LUT4_O_I2_LUT4_O_I3 I3=R8_LUT4_I3_5_O_LUT4_I2_O O=L8_LUT4_I3_3_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I3_13_I2_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_5_O_LUT4_I2_O I3=L8_LUT4_I1_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=L8_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_1_O I1=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_4_O_LUT4_I2_2_O I3=L8_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_3_I0_LUT4_O_I2 I2=L8_LUT4_I3_3_I2 I3=L8_LUT4_I1_6_I2_LUT4_O_I3 O=L8_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_3_I2_LUT4_O_I2 I3=L8_LUT4_I3_3_I2_LUT4_O_I3 O=L8_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_1_O I1=L8_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=R8_LUT4_I3_5_O_LUT4_I2_O O=L8_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_3_O I1=R8_LUT4_I3_2_O I2=R8_LUT4_I3_1_O I3=R8_LUT4_I3_O O=L8_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_O I1=R8_LUT4_I3_2_O I2=R8_LUT4_I3_1_O I3=R8_LUT4_I3_3_O O=L8_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_4_O_LUT4_I2_O I1=L8_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_4_O_LUT4_I2_2_O I3=L8_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_3_O I1=R8_LUT4_I3_2_O I2=R8_LUT4_I3_1_O I3=R8_LUT4_I3_O O=L8_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_3_O I1=R8_LUT4_I3_1_O I2=R8_LUT4_I3_2_O I3=R8_LUT4_I3_O O=L8_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I3_4_I0 I1=L8_LUT4_I3_4_I1 I2=L8_LUT4_I3_4_I2 I3=L8(27) O=R9_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L8_LUT4_I3_4_I0 I1=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O I2=L8_LUT4_I3_4_I1_LUT4_O_I3 I3=L8_LUT4_I3_4_I1_LUT4_O_I1 O=L8_LUT4_I3_4_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I3_4_I1_LUT4_O_I3 I1=L8_LUT4_I3_4_I0 I2=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O I3=L8_LUT4_I3_4_I0_LUT4_I1_I3 O=L8_LUT4_I1_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 I3=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3 O=L8_LUT4_I3_4_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_17_O_LUT4_I2_O I1=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_16_O_LUT4_I2_2_O I3=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3 I1=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I2 I2=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_I2 I3=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_I3 O=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_16_O_LUT4_I2_O I3=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_17_O_LUT4_I2_O I1=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_16_O_LUT4_I2_2_O I3=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 O=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_4_I0_LUT4_O_I2 I3=L8_LUT4_I3_4_I0_LUT4_O_I3 O=L8_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I2=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I3=R8_LUT4_I3_16_O_LUT4_I2_O O=L8_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_17_O_LUT4_I2_O I1=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_16_O_LUT4_I2_2_O I3=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 O=L8_LUT4_I3_4_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I2=R8_LUT4_I3_16_O_LUT4_I2_O I3=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_17_O_LUT4_I2_O I1=L8_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_16_O_LUT4_I2_2_O I3=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 O=L8_LUT4_I3_4_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I1_3_I3_LUT4_O_I1 I1=L8_LUT4_I3_4_I1_LUT4_O_I1 I2=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_I0_O I3=L8_LUT4_I3_4_I1_LUT4_O_I3 O=L8_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 I1=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_16_O_LUT4_I2_O I3=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=R8_LUT4_I3_12_O I1=R8_LUT4_I3_14_O I2=R8_LUT4_I3_13_O I3=R8_LUT4_I3_15_O O=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_14_O I1=R8_LUT4_I3_13_O I2=R8_LUT4_I3_15_O I3=R8_LUT4_I3_12_O O=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=R8_LUT4_I3_16_O_LUT4_I2_2_O I2=R8_LUT4_I3_17_O_LUT4_I2_O I3=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_4_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I1=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_17_O_LUT4_I2_O I3=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R8_LUT4_I3_13_O I1=R8_LUT4_I3_14_O I2=R8_LUT4_I3_15_O I3=R8_LUT4_I3_12_O O=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_13_O I1=R8_LUT4_I3_12_O I2=R8_LUT4_I3_15_O I3=R8_LUT4_I3_14_O O=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=R8_LUT4_I3_16_O_LUT4_I2_1_O I2=R8_LUT4_I3_16_O_LUT4_I2_2_O I3=L8_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_4_I2_LUT4_O_I1 I2=L8_LUT4_I3_4_I2_LUT4_O_I2 I3=L8_LUT4_I3_4_I2_LUT4_O_I3 O=L8_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=R8_LUT4_I3_16_O_LUT4_I2_2_O I2=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R8_LUT4_I3_16_O_LUT4_I2_O O=L8_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=L8_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I0 I3=R8_LUT4_I3_17_O_LUT4_I2_O O=L8_LUT4_I3_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_16_O_LUT4_I2_O I3=L8_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_17_O_LUT4_I2_O I3=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=L8_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=R8_LUT4_I3_16_O_LUT4_I2_2_O I3=L8_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_16_O_LUT4_I2_1_O I1=L8_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 I2=L8_LUT4_I1_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=R8_LUT4_I3_16_O_LUT4_I2_O O=L8_LUT4_I3_4_I0_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_15_O I1=R8_LUT4_I3_14_O I2=R8_LUT4_I3_13_O I3=R8_LUT4_I3_12_O O=L8_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I1_3_I2_LUT4_O_I3 I2=L8_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L8_LUT4_I3_5_I0 I1=L8_LUT4_I3_5_I1 I2=L8_LUT4_I3_5_I2 I3=L8(29) O=R9_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L8_LUT4_I3_5_I0_LUT4_O_I0 I1=L8_LUT4_I1_7_I3_LUT4_O_I2 I2=L8_LUT4_I3_8_I1_LUT4_O_I3 I3=L8_LUT4_I3_8_I1_LUT4_O_I2 O=L8_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_5_I1_LUT4_O_I1 I2=L8_LUT4_I3_5_I1_LUT4_O_I2 I3=R8_LUT4_I3_28_O_LUT4_I2_2_O O=L8_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_28_O_LUT4_I2_O O=L8_LUT4_I3_5_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_28_O_LUT4_I2_1_O I3=L8_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 O=L8_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_27_O I1=R8_LUT4_I3_25_O I2=R8_LUT4_I3_24_O I3=R8_LUT4_I3_26_O O=L8_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_26_O I1=R8_LUT4_I3_27_O I2=R8_LUT4_I3_25_O I3=R8_LUT4_I3_24_O O=L8_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_24_O I1=R8_LUT4_I3_26_O I2=R8_LUT4_I3_25_O I3=R8_LUT4_I3_27_O O=L8_LUT4_I3_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_5_I2 I2=L8_LUT4_I3_5_I2_LUT4_I1_I2 I3=L8_LUT4_I3_8_I1_LUT4_O_I1 O=L8_LUT4_I1_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_5_I2_LUT4_I1_I2_LUT4_O_I1 I2=L8_LUT4_I3_5_I1_LUT4_O_I2 I3=R8_LUT4_I3_28_O_LUT4_I2_O O=L8_LUT4_I3_5_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_5_I2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_28_O_LUT4_I2_2_O O=L8_LUT4_I3_5_I2_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_28_O_LUT4_I2_1_O I3=L8_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_5_I2_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_5_I1_LUT4_O_I2 I2=L8_LUT4_I3_5_I2 I3=L8_LUT4_I3_5_I2_LUT4_I2_I3 O=L8_LUT4_I3_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_5_I2_LUT4_I2_I3_LUT4_O_I1 I2=L8_LUT4_I3_10_I1_LUT4_O_I1 I3=R8_LUT4_I3_28_O_LUT4_I2_2_O O=L8_LUT4_I3_5_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_28_O_LUT4_I2_1_O I1=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_28_O_LUT4_I2_O I3=L8_LUT4_I3_10_I1_LUT4_O_I3_LUT4_O_I2 O=L8_LUT4_I3_5_I2_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_5_I2_LUT4_O_I2 I3=L8_LUT4_I3_5_I2_LUT4_O_I3 O=L8_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L8_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I0 I1=R8_LUT4_I3_28_O_LUT4_I2_1_O I2=R8_LUT4_I3_28_O_LUT4_I2_O I3=L8_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_27_O I1=R8_LUT4_I3_26_O I2=R8_LUT4_I3_24_O I3=R8_LUT4_I3_25_O O=L8_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_26_O I1=R8_LUT4_I3_24_O I2=R8_LUT4_I3_25_O I3=R8_LUT4_I3_27_O O=L8_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_28_O_LUT4_I2_2_O I3=L8_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_25_O I1=R8_LUT4_I3_24_O I2=R8_LUT4_I3_27_O I3=R8_LUT4_I3_26_O O=L8_LUT4_I3_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I3_6_I0 I1=L8_LUT4_I3_6_I1 I2=L8_LUT4_I3_6_I2 I3=L8(31) O=R9_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L8_LUT4_I3_9_I0_LUT4_O_I0 I1=L8_LUT4_I3_6_I0_LUT4_O_I1 I2=L8_LUT4_I3_6_I0_LUT4_O_I2 I3=L8_LUT4_I3_1_I1_LUT4_O_I3 O=L8_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=L8_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I1=L8_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_40_O I3=R8_LUT4_I3_41_O O=L8_LUT4_I3_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=R8_LUT4_I3_41_O_LUT4_I2_O I1=L8_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_40_O_LUT4_I2_2_O I3=L8_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_39_O I1=R8_LUT4_I3_37_O I2=R8_LUT4_I3_36_O I3=R8_LUT4_I3_38_O O=L8_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_39_O I1=R8_LUT4_I3_38_O I2=R8_LUT4_I3_37_O I3=R8_LUT4_I3_36_O O=L8_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_6_I1_LUT4_O_I1 I2=L8_LUT4_I3_6_I1_LUT4_O_I2 I3=L8_LUT4_I3_6_I1_LUT4_O_I3 O=L8_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_40_O_LUT4_I2_2_O O=L8_LUT4_I3_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_39_O I1=R8_LUT4_I3_38_O I2=R8_LUT4_I3_36_O I3=R8_LUT4_I3_37_O O=L8_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_38_O I1=R8_LUT4_I3_36_O I2=R8_LUT4_I3_37_O I3=R8_LUT4_I3_39_O O=L8_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_41_O_LUT4_I2_O I1=L8_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_40_O_LUT4_I2_1_O I3=L8_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_38_O I1=R8_LUT4_I3_37_O I2=R8_LUT4_I3_39_O I3=R8_LUT4_I3_36_O O=L8_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_38_O I1=R8_LUT4_I3_39_O I2=R8_LUT4_I3_37_O I3=R8_LUT4_I3_36_O O=L8_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I1=R8_LUT4_I3_41_O_LUT4_I2_O I2=L8_LUT4_I3_9_I1_LUT4_O_I1 I3=L8_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R8_LUT4_I3_39_O I1=R8_LUT4_I3_38_O I2=R8_LUT4_I3_37_O I3=R8_LUT4_I3_36_O O=L8_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1 I3=R8_LUT4_I3_40_O_LUT4_I2_1_O O=L8_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_40_O_LUT4_I2_2_O I3=L8_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_6_I2 I2=L8_LUT4_I3_1_I2_LUT4_O_I2 I3=L8_LUT4_I3_18_I1_LUT4_O_I3 O=L8_LUT4_I3_9_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_6_I2_LUT4_O_I2 I3=L8_LUT4_I3_6_I2_LUT4_O_I3 O=L8_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_2_O I1=L8_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_40_O_LUT4_I2_1_O I3=L8_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I1 O=L8_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_41_O_LUT4_I2_O O=L8_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_39_O I1=R8_LUT4_I3_38_O I2=R8_LUT4_I3_37_O I3=R8_LUT4_I3_36_O O=L8_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_41_O_LUT4_I2_O I3=L8_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_39_O I1=R8_LUT4_I3_38_O I2=R8_LUT4_I3_37_O I3=R8_LUT4_I3_36_O O=L8_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I3_7_I0 I1=L8_LUT4_I3_I0 I2=L8_LUT4_I3_7_I2 I3=L8(28) O=R9_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_12_I2 I2=L8_LUT4_I3_I2_LUT4_O_I2 I3=L8_LUT4_I3_7_I0_LUT4_O_I3 O=L8_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_I2_LUT4_O_I1 O=L8_LUT4_I3_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_1_O I1=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 O=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_2_O I1=L8_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I2=L8_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R8_LUT4_I3_22_O_LUT4_I2_1_O O=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I2=L8_LUT4_I3_12_I2_LUT4_O_I3 I3=R8_LUT4_I3_22_O_LUT4_I2_O O=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_21_O I1=R8_LUT4_I3_20_O I2=R8_LUT4_I3_19_O I3=R8_LUT4_I3_18_O O=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I2 I2=L8_LUT4_I3_15_I2_LUT4_I3_I1_LUT4_O_I3 I3=R8_LUT4_I3_22_O_LUT4_I2_2_O O=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_7_I2_LUT4_O_I1 I2=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O I3=L8_LUT4_I3_I0_LUT4_O_I2 O=L8_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_22_O_LUT4_I2_O O=L8_LUT4_I3_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_22_O_LUT4_I2_1_O O=L8_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L8_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=R8_LUT4_I3_22_O_LUT4_I2_2_O I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_19_O I1=R8_LUT4_I3_20_O I2=R8_LUT4_I3_21_O I3=R8_LUT4_I3_18_O O=L8_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I3_8_I0 I1=L8_LUT4_I3_8_I1 I2=L8_LUT4_I3_8_I2 I3=L8(4) O=R9_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_8_I0_LUT4_O_I2 I3=L8_LUT4_I1_7_I2_LUT4_O_I3 O=L8_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 I2=L8_LUT4_I3_8_I0_LUT4_O_I2 I3=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_I2_I3 O=L8_LUT4_I3_10_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_28_O_LUT4_I2_2_O I1=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I3=R8_LUT4_I3_28_O_LUT4_I2_O O=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_25_O I1=R8_LUT4_I3_26_O I2=R8_LUT4_I3_27_O I3=R8_LUT4_I3_24_O O=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_28_O_LUT4_I2_1_O I3=L8_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I0 O=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_8_I1_LUT4_O_I1 I2=L8_LUT4_I3_8_I1_LUT4_O_I2 I3=L8_LUT4_I3_8_I1_LUT4_O_I3 O=L8_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_10_I1_LUT4_O_I1 I3=R8_LUT4_I3_29_O_LUT4_I2_O O=L8_LUT4_I3_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_28_O_LUT4_I2_O O=L8_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_28_O_LUT4_I2_2_O I1=L8_LUT4_I1_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_28_O_LUT4_I2_1_O I3=L8_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_10_I1_LUT4_O_I1 I3=R8_LUT4_I3_28_O_LUT4_I2_O O=L8_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_5_I1_LUT4_O_I2 I3=R8_LUT4_I3_28_O_LUT4_I2_1_O O=L8_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I1_7_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_28_O_LUT4_I2_2_O I3=L8_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_8_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_8_I2_LUT4_O_I2 I3=L8_LUT4_I3_8_I2_LUT4_O_I3 O=L8_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L8_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I0 I1=R8_LUT4_I3_28_O_LUT4_I2_O I2=R8_LUT4_I3_28_O_LUT4_I2_2_O I3=L8_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_27_O I1=R8_LUT4_I3_26_O I2=R8_LUT4_I3_25_O I3=R8_LUT4_I3_24_O O=L8_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 I1=L8_LUT4_I3_5_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_29_O I3=R8_LUT4_I3_28_O O=L8_LUT4_I3_8_I0_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=R8_LUT4_I3_27_O I1=R8_LUT4_I3_26_O I2=R8_LUT4_I3_25_O I3=R8_LUT4_I3_24_O O=L8_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R8_LUT4_I3_29_O_LUT4_I2_O I1=L8_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_28_O_LUT4_I2_1_O O=L8_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_27_O I1=R8_LUT4_I3_24_O I2=R8_LUT4_I3_25_O I3=R8_LUT4_I3_26_O O=L8_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_27_O I1=R8_LUT4_I3_25_O I2=R8_LUT4_I3_26_O I3=R8_LUT4_I3_24_O O=L8_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L8_LUT4_I3_9_I0 I1=L8_LUT4_I3_9_I1 I2=L8_LUT4_I3_9_I2 I3=L8(9) O=R9_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=L8_LUT4_I3_9_I0_LUT4_O_I0 I1=L8_LUT4_I3_9_I0_LUT4_O_I1 I2=L8_LUT4_I3_9_I0_LUT4_O_I2 I3=L8_LUT4_I3_9_I0_LUT4_O_I3 O=L8_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I3_1_I1_LUT4_O_I3 I1=L8_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1 I2=L8_LUT4_I3_1_I1_LUT4_O_I2 I3=L8_LUT4_I3_9_I2_LUT4_O_I2 O=L8_LUT4_I3_9_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R8_LUT4_I3_40_O_LUT4_I2_2_O I3=L8_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 O=L8_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I2=L8_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_40_O_LUT4_I2_1_O O=L8_LUT4_I3_9_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_41_O_LUT4_I2_O O=L8_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_2_O I1=L8_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3 I2=R8_LUT4_I3_40_O_LUT4_I2_1_O I3=L8_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1 O=L8_LUT4_I3_9_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_41_O_LUT4_I2_O I1=L8_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_40_O_LUT4_I2_1_O I3=L8_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_9_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_36_O I1=R8_LUT4_I3_38_O I2=R8_LUT4_I3_37_O I3=R8_LUT4_I3_39_O O=L8_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_37_O I1=R8_LUT4_I3_36_O I2=R8_LUT4_I3_39_O I3=R8_LUT4_I3_38_O O=L8_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_40_O_LUT4_I2_2_O O=L8_LUT4_I3_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_38_O I1=R8_LUT4_I3_37_O I2=R8_LUT4_I3_36_O I3=R8_LUT4_I3_39_O O=L8_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_37_O I1=R8_LUT4_I3_38_O I2=R8_LUT4_I3_39_O I3=R8_LUT4_I3_36_O O=L8_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L8_LUT4_I3_9_I1_LUT4_O_I0 I1=L8_LUT4_I3_9_I1_LUT4_O_I1 I2=L8_LUT4_I3_9_I1_LUT4_O_I2 I3=L8_LUT4_I3_9_I1_LUT4_O_I3 O=L8_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_9_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_40_O_LUT4_I2_1_O I3=L8_LUT4_I3_6_I0_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_41_O_LUT4_I2_O I1=L8_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_40_O_LUT4_I2_2_O I3=L8_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I0 O=L8_LUT4_I3_9_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_41_O_LUT4_I2_O I1=L8_LUT4_I3_1_I0_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_9_I1_LUT4_O_I2 I3=L8_LUT4_I3_9_I1_LUT4_O_I3 O=L8_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_40_O_LUT4_I2_1_O I3=L8_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_39_O I1=R8_LUT4_I3_36_O I2=R8_LUT4_I3_37_O I3=R8_LUT4_I3_38_O O=L8_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R8_LUT4_I3_41_O_LUT4_I2_O I1=L8_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3 I2=L8_LUT4_I3_6_I1_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_40_O_LUT4_I2_2_O O=L8_LUT4_I3_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_9_I2_LUT4_O_I2 I3=L8_LUT4_I3_1_I1_LUT4_O_I3 O=L8_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_41_O_LUT4_I2_O I1=L8_LUT4_I3_9_I0_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_40_O_LUT4_I2_2_O O=L8_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_40_O_LUT4_I2_O I1=L8_LUT4_I3_9_I0_LUT4_O_I2_LUT4_O_I3 I2=L8_LUT4_I3_6_I1_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_40_O_LUT4_I2_1_O O=L8_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I1=L8_LUT4_I3_I0_LUT4_O_I1 I2=L8_LUT4_I3_I0_LUT4_O_I2 I3=L8_LUT4_I3_I0_LUT4_O_I3 O=L8_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_7_I2_LUT4_O_I1 O=L8_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=L8_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_1_O I1=L8_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=L8_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 I3=R8_LUT4_I3_23_O_LUT4_I2_O O=L8_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R8_LUT4_I3_22_O_LUT4_I2_2_O I3=L8_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I3=L8_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R8_LUT4_I3_22_O_LUT4_I2_1_O I3=L8_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L8_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_2_O I1=L8_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_12_I2_LUT4_O_I1_LUT4_O_I2 O=L8_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I1=L8_LUT4_I3_I1_LUT4_O_I1 I2=L8_LUT4_I3_I0_LUT4_O_I1 I3=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L8_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L8_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=L8_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=L8_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_22_O_LUT4_I2_1_O I3=L8_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_20_O I1=R8_LUT4_I3_19_O I2=R8_LUT4_I3_18_O I3=R8_LUT4_I3_21_O O=L8_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_2_O I1=L8_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_15_I2_LUT4_I3_I2_LUT4_O_I1 O=L8_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L8_LUT4_I3_I2_LUT4_O_I0 I1=L8_LUT4_I3_I2_LUT4_O_I1 I2=L8_LUT4_I3_I2_LUT4_O_I2 I3=L8_LUT4_I3_I2_LUT4_O_I3 O=L8_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I1=L8_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=R8_LUT4_I3_22_O I3=R8_LUT4_I3_23_O O=L8_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R8_LUT4_I3_21_O I1=R8_LUT4_I3_19_O I2=R8_LUT4_I3_20_O I3=R8_LUT4_I3_18_O O=L8_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_22_O_LUT4_I2_2_O O=L8_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_15_I2_LUT4_I3_I1_LUT4_O_I3 I3=R8_LUT4_I3_22_O_LUT4_I2_1_O O=L8_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_21_O I1=R8_LUT4_I3_20_O I2=R8_LUT4_I3_19_O I3=R8_LUT4_I3_18_O O=L8_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L8_LUT4_I3_12_I2_LUT4_O_I3 I1=R8_LUT4_I3_22_O_LUT4_I2_1_O I2=L8_LUT4_I3_15_I0_LUT4_O_I1 I3=L8_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=L8_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R8_LUT4_I3_23_O_LUT4_I2_O I3=L8_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=L8_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=L8_LUT4_I3_15_I2_LUT4_I3_I2_LUT4_O_I1 I3=R8_LUT4_I3_22_O_LUT4_I2_2_O O=L8_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_18_O I1=R8_LUT4_I3_20_O I2=R8_LUT4_I3_19_O I3=R8_LUT4_I3_21_O O=L8_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_22_O_LUT4_I2_2_O O=L8_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_21_O I1=R8_LUT4_I3_19_O I2=R8_LUT4_I3_18_O I3=R8_LUT4_I3_20_O O=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_1_O I1=L8_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I1 I2=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=R8_LUT4_I3_23_O_LUT4_I2_O O=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1 I2=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=L8_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I1_O O=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R8_LUT4_I3_22_O_LUT4_I2_O I1=L8_LUT4_I3_15_I2_LUT4_O_I1_LUT4_O_I1 I2=L8_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R8_LUT4_I3_22_O_LUT4_I2_2_O O=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R8_LUT4_I3_21_O I1=R8_LUT4_I3_20_O I2=R8_LUT4_I3_19_O I3=R8_LUT4_I3_18_O O=L8_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=L8(1) D=R7(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(2) D=R7(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(11) D=R7(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(12) D=R7(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(13) D=R7(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(14) D=R7(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(15) D=R7(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(16) D=R7(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(17) D=R7(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(18) D=R7(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(19) D=R7(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(20) D=R7(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(3) D=R7(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(21) D=R7(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(22) D=R7(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(23) D=R7(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(24) D=R7(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(25) D=R7(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(26) D=R7(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(27) D=R7(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(28) D=R7(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(29) D=R7(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(30) D=R7(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(4) D=R7(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(31) D=R7(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(32) D=R7(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(5) D=R7(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(6) D=R7(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(7) D=R7(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(8) D=R7(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(9) D=R7(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L8(10) D=R7(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:161.1-162.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=K1(1) I1=L9(10) I2=L9_LUT4_I1_I2 I3=L9_LUT4_I1_I3 O=R10_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L9(22) I2=L9_LUT4_I1_1_I2 I3=L9_LUT4_I1_1_I3 O=R10_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_1_I2_LUT4_O_I1 I2=L9_LUT4_I1_1_I2_LUT4_O_I2 I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_I2_O O=L9_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I1_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_46_O_LUT4_I2_1_O I1=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_46_O_LUT4_I2_O I3=L9_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_45_O I1=R9_LUT4_I3_44_O I2=R9_LUT4_I3_43_O I3=R9_LUT4_I3_42_O O=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R9_LUT4_I3_46_O_LUT4_I2_2_O I3=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_42_O I1=R9_LUT4_I3_44_O I2=R9_LUT4_I3_43_O I3=R9_LUT4_I3_45_O O=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_47_O_LUT4_I2_O O=L9_LUT4_I1_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_46_O_LUT4_I2_O O=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_46_O_LUT4_I2_2_O I1=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_46_O_LUT4_I2_1_O I3=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_45_O I1=R9_LUT4_I3_43_O I2=R9_LUT4_I3_44_O I3=R9_LUT4_I3_42_O O=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_43_O I1=R9_LUT4_I3_44_O I2=R9_LUT4_I3_45_O I3=R9_LUT4_I3_42_O O=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L9_LUT4_I1_1_I3_LUT4_O_I0 I1=L9_LUT4_I1_1_I3_LUT4_O_I1 I2=L9_LUT4_I1_4_I3_LUT4_O_I3 I3=L9_LUT4_I1_1_I3_LUT4_O_I3 O=L9_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2 I3=L9_LUT4_I1_4_I2_LUT4_O_I3 O=L9_LUT4_I1_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I0 I2=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_46_O_LUT4_I2_1_O O=L9_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 I1=L9_LUT4_I3_21_I2_LUT4_O_I3 I2=L9_LUT4_I1_4_I2_LUT4_O_I2 I3=L9_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L9_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=L9_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I1 I2=R9_LUT4_I3_47_O I3=R9_LUT4_I3_46_O O=L9_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100111111 +.subckt LUT4 I0=K1(1) I1=R9_LUT4_I3_46_O_LUT4_I2_1_O I2=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I1_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_I2_O I1=L9_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I1_1_I2_LUT4_O_I2 I3=L9_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 I2=R9_LUT4_I3_47_O I3=R9_LUT4_I3_46_O O=L9_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_46_O_LUT4_I2_O I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_44_O I1=R9_LUT4_I3_43_O I2=R9_LUT4_I3_42_O I3=R9_LUT4_I3_45_O O=L9_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L9(1) I2=L9_LUT4_I1_2_I2 I3=L9_LUT4_I1_2_I3 O=R10_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_2_I2_LUT4_O_I1 I2=L9_LUT4_I1_2_I2_LUT4_O_I2 I3=L9_LUT4_I1_2_I2_LUT4_O_I3 O=L9_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I1_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_2_O I1=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_6_O_LUT4_I2_O I3=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_11_O I1=R9_LUT4_I3_9_O I2=R9_LUT4_I3_8_O I3=R9_LUT4_I3_10_O O=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_7_O_LUT4_I2_O I1=L9_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R9_LUT4_I3_6_O_LUT4_I2_1_O I3=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_9_O I1=R9_LUT4_I3_8_O I2=R9_LUT4_I3_11_O I3=R9_LUT4_I3_10_O O=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_2_O I1=L9_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R9_LUT4_I3_6_O_LUT4_I2_O I3=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_7_O_LUT4_I2_O I1=L9_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R9_LUT4_I3_6_O_LUT4_I2_1_O I3=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_7_O_LUT4_I2_O I1=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2 I2=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0 I3=L9_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R9_LUT4_I3_6_O_LUT4_I2_1_O O=L9_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_2_O I1=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_6_O_LUT4_I2_O I3=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_11_O I1=R9_LUT4_I3_10_O I2=R9_LUT4_I3_8_O I3=R9_LUT4_I3_9_O O=L9_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_I2_LUT4_O_I2 I2=L9_LUT4_I1_2_I3_LUT4_O_I2 I3=L9_LUT4_I1_I3_LUT4_O_I3 O=L9_LUT4_I1_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R9_LUT4_I3_6_O_LUT4_I2_O O=L9_LUT4_I1_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R9_LUT4_I3_6_O_LUT4_I2_1_O I3=L9_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 O=L9_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L9_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I1=R9_LUT4_I3_7_O_LUT4_I2_O I2=R9_LUT4_I3_6_O_LUT4_I2_2_O I3=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9(5) I2=L9_LUT4_I1_3_I2 I3=L9_LUT4_I1_3_I3 O=R10_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_3_I2_LUT4_O_I1 I2=L9_LUT4_I3_6_I2_LUT4_O_I3 I3=L9_LUT4_I3_6_I2_LUT4_O_I1 O=L9_LUT4_I1_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1 I3=L9_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I1_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_O I1=L9_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=R9_LUT4_I3_17_O_LUT4_I2_O O=L9_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_15_O I1=R9_LUT4_I3_14_O I2=R9_LUT4_I3_13_O I3=R9_LUT4_I3_12_O O=L9_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L9_LUT4_I1_3_I3_LUT4_O_I0 I1=L9_LUT4_I1_3_I3_LUT4_O_I1 I2=L9_LUT4_I1_3_I3_LUT4_O_I2 I3=L9_LUT4_I1_3_I3_LUT4_O_I3 O=L9_LUT4_I1_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2 I3=L9_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3 O=L9_LUT4_I1_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_16_O_LUT4_I2_O I3=L9_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_17_O_LUT4_I2_O I1=L9_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_16_O_LUT4_I2_2_O I3=L9_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_3_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I1_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_O I1=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_16_O_LUT4_I2_2_O I3=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 O=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_15_O I1=R9_LUT4_I3_13_O I2=R9_LUT4_I3_14_O I3=R9_LUT4_I3_12_O O=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R9_LUT4_I3_17_O_LUT4_I2_O O=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_15_O I1=R9_LUT4_I3_14_O I2=R9_LUT4_I3_13_O I3=R9_LUT4_I3_12_O O=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I2=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I3_O I3=L9_LUT4_I3_5_I1_LUT4_I3_O O=L9_LUT4_I1_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L9_LUT4_I3_6_I1_LUT4_O_I3 I1=L9_LUT4_I3_5_I1_LUT4_I3_O I2=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I3=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_17_O_LUT4_I2_O I1=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=R9_LUT4_I3_16_O_LUT4_I2_2_O I3=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I2 I3=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3 O=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I2=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R9_LUT4_I3_17_O_LUT4_I2_O O=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_O I1=L9_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R9_LUT4_I3_16_O_LUT4_I2_2_O O=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9(7) I2=L9_LUT4_I1_4_I2 I3=L9_LUT4_I1_4_I3 O=R10_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_4_I2_LUT4_O_I1 I2=L9_LUT4_I1_4_I2_LUT4_O_I2 I3=L9_LUT4_I1_4_I2_LUT4_O_I3 O=L9_LUT4_I1_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_21_I2_LUT4_O_I1 I2=L9_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_12_I1_LUT4_O_I3 O=L9_LUT4_I1_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 I3=L9_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I0 O=L9_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I0 I1=R9_LUT4_I3_46_O_LUT4_I2_O I2=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=R9_LUT4_I3_44_O I1=R9_LUT4_I3_43_O I2=R9_LUT4_I3_45_O I3=R9_LUT4_I3_42_O O=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_45_O I1=R9_LUT4_I3_44_O I2=R9_LUT4_I3_43_O I3=R9_LUT4_I3_42_O O=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I1_1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R9_LUT4_I3_46_O_LUT4_I2_1_O O=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_45_O I1=R9_LUT4_I3_44_O I2=R9_LUT4_I3_43_O I3=R9_LUT4_I3_42_O O=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R9_LUT4_I3_46_O_LUT4_I2_2_O I1=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I2=L9_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I0 I3=R9_LUT4_I3_46_O_LUT4_I2_1_O O=L9_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_46_O_LUT4_I2_O I3=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_4_I3_LUT4_O_I1 I2=L9_LUT4_I1_4_I3_LUT4_O_I2 I3=L9_LUT4_I1_4_I3_LUT4_O_I3 O=L9_LUT4_I1_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I2 I2=L9_LUT4_I1_4_I3_LUT4_O_I1 I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_I2_I3 O=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I2=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_46_O_LUT4_I2_1_O O=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I1_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_46_O_LUT4_I2_1_O I1=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_46_O_LUT4_I2_O I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_44_O I1=R9_LUT4_I3_45_O I2=R9_LUT4_I3_43_O I3=R9_LUT4_I3_42_O O=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_45_O I1=R9_LUT4_I3_44_O I2=R9_LUT4_I3_42_O I3=R9_LUT4_I3_43_O O=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_46_O_LUT4_I2_2_O I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_43_O I1=R9_LUT4_I3_42_O I2=R9_LUT4_I3_45_O I3=R9_LUT4_I3_44_O O=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_45_O I1=R9_LUT4_I3_42_O I2=R9_LUT4_I3_43_O I3=R9_LUT4_I3_44_O O=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_46_O_LUT4_I2_2_O I1=L9_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I1 I2=R9_LUT4_I3_46_O_LUT4_I2_1_O I3=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_45_O I1=R9_LUT4_I3_44_O I2=R9_LUT4_I3_43_O I3=R9_LUT4_I3_42_O O=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_46_O_LUT4_I2_O I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_44_O I1=R9_LUT4_I3_42_O I2=R9_LUT4_I3_43_O I3=R9_LUT4_I3_45_O O=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I1_4_I3_LUT4_O_I2 I3=L9_LUT4_I3_21_I1_LUT4_O_I1 O=L9_LUT4_I1_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=R9_LUT4_I3_47_O_LUT4_I2_O I2=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=L9_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=R9_LUT4_I3_46_O_LUT4_I2_2_O I2=R9_LUT4_I3_46_O_LUT4_I2_1_O I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9(19) I2=L9_LUT4_I1_5_I2 I3=L9_LUT4_I1_5_I3 O=R10_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=L9_LUT4_I3_1_I1 I1=L9_LUT4_I3_3_I2_LUT4_O_I3 I2=L9_LUT4_I1_5_I2_LUT4_O_I2 I3=L9_LUT4_I1_5_I2_LUT4_O_I3 O=L9_LUT4_I1_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R9_LUT4_I3_29_O_LUT4_I2_O I1=L9_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I2=L9_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_28_O_LUT4_I2_1_O O=L9_LUT4_I1_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_26_O I1=R9_LUT4_I3_27_O I2=R9_LUT4_I3_25_O I3=R9_LUT4_I3_24_O O=L9_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_O I1=L9_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I2=L9_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 I3=R9_LUT4_I3_28_O_LUT4_I2_2_O O=L9_LUT4_I1_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_25_O I1=R9_LUT4_I3_26_O I2=R9_LUT4_I3_27_O I3=R9_LUT4_I3_24_O O=L9_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_5_I3_LUT4_O_I1 I2=L9_LUT4_I3_3_I1 I3=L9_LUT4_I1_5_I3_LUT4_O_I3 O=L9_LUT4_I1_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_7_I0_LUT4_O_I3 I2=L9_LUT4_I3_7_I1_LUT4_I0_I2 I3=L9_LUT4_I3_1_I2_LUT4_O_I2 O=L9_LUT4_I1_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=L9(28) I2=L9_LUT4_I1_6_I2 I3=L9_LUT4_I1_6_I3 O=R10_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=L9_LUT4_I1_6_I2_LUT4_O_I0 I1=L9_LUT4_I3_I0_LUT4_O_I2 I2=L9_LUT4_I1_6_I2_LUT4_O_I2 I3=L9_LUT4_I1_6_I2_LUT4_O_I3 O=L9_LUT4_I1_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_4_I0_LUT4_O_I1 I2=L9_LUT4_I3_4_I0_LUT4_O_I0 I3=L9_LUT4_I3_I0_LUT4_O_I0 O=L9_LUT4_I1_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=R9_LUT4_I3_23_O_LUT4_I3_2_O I3=L9_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I1 O=L9_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I2_O I1=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I3=R9_LUT4_I3_23_O_LUT4_I3_1_O O=L9_LUT4_I1_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_O_I2 O=L9_LUT4_I1_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_I2_LUT4_O_I0 I2=R9_LUT4_I3_23_O_LUT4_I3_1_O I3=L9_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_14_I2 I1=L9_LUT4_I1_6_I3_LUT4_O_I1 I2=L9_LUT4_I3_I2 I3=L9_LUT4_I3_I0_LUT4_O_I3 O=L9_LUT4_I1_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I1_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_23_O_LUT4_I3_1_O O=L9_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_2_O I1=L9_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_23_O_LUT4_I2_O O=L9_LUT4_I1_6_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I1_I2_LUT4_O_I0 I1=L9_LUT4_I1_I2_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I2 I3=L9_LUT4_I1_I2_LUT4_O_I3 O=L9_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R9_LUT4_I3_6_O_LUT4_I2_1_O O=L9_LUT4_I1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_6_O_LUT4_I2_2_O O=L9_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_O I1=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_7_O_LUT4_I2_O O=L9_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_11_O I1=R9_LUT4_I3_10_O I2=R9_LUT4_I3_9_O I3=R9_LUT4_I3_8_O O=L9_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_6_O_LUT4_I2_O O=L9_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_7_O_LUT4_I2_O O=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_2_O I1=L9_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I2=R9_LUT4_I3_6_O_LUT4_I2_1_O I3=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_10_O I1=R9_LUT4_I3_9_O I2=R9_LUT4_I3_11_O I3=R9_LUT4_I3_8_O O=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_11_O I1=R9_LUT4_I3_10_O I2=R9_LUT4_I3_9_O I3=R9_LUT4_I3_8_O O=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_6_O_LUT4_I2_1_O O=L9_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_6_O_LUT4_I2_O O=L9_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_2_O I1=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_7_O_LUT4_I2_O I3=L9_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 O=L9_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_10_O I1=R9_LUT4_I3_8_O I2=R9_LUT4_I3_9_O I3=R9_LUT4_I3_11_O O=L9_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_O I1=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_6_O_LUT4_I2_1_O I3=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_11_O I1=R9_LUT4_I3_8_O I2=R9_LUT4_I3_9_O I3=R9_LUT4_I3_10_O O=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_9_O I1=R9_LUT4_I3_10_O I2=R9_LUT4_I3_11_O I3=R9_LUT4_I3_8_O O=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_2_O I1=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_7_O_LUT4_I2_O I3=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_11_O I1=R9_LUT4_I3_10_O I2=R9_LUT4_I3_9_O I3=R9_LUT4_I3_8_O O=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_10_O I1=R9_LUT4_I3_9_O I2=R9_LUT4_I3_8_O I3=R9_LUT4_I3_11_O O=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L9_LUT4_I1_I3_LUT4_O_I0 I1=L9_LUT4_I1_I3_LUT4_O_I1 I2=L9_LUT4_I1_I3_LUT4_O_I2 I3=L9_LUT4_I1_I3_LUT4_O_I3 O=L9_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=L9_LUT4_I1_2_I3_LUT4_O_I2 I1=L9_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 I2=L9_LUT4_I3_15_I1_LUT4_O_I2 I3=L9_LUT4_I1_I2_LUT4_O_I3 O=L9_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R9_LUT4_I3_7_O_LUT4_I2_O O=L9_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_6_O_LUT4_I2_O O=L9_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L9_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I1=R9_LUT4_I3_6_O_LUT4_I2_1_O I2=R9_LUT4_I3_6_O_LUT4_I2_2_O I3=L9_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L9_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 I1=L9_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=R9_LUT4_I3_7_O I3=R9_LUT4_I3_6_O O=L9_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010111110011 +.subckt LUT4 I0=R9_LUT4_I3_11_O I1=R9_LUT4_I3_9_O I2=R9_LUT4_I3_10_O I3=R9_LUT4_I3_8_O O=L9_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_11_O I1=R9_LUT4_I3_10_O I2=R9_LUT4_I3_9_O I3=R9_LUT4_I3_8_O O=L9_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0 I1=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_15_I2_LUT4_O_I2 I3=L9_LUT4_I1_2_I2_LUT4_O_I2 O=L9_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_7_O_LUT4_I2_O I1=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_6_O_LUT4_I2_1_O I3=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_2_O I1=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R9_LUT4_I3_6_O_LUT4_I2_O I3=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_10_O I1=R9_LUT4_I3_11_O I2=R9_LUT4_I3_9_O I3=R9_LUT4_I3_8_O O=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_7_O_LUT4_I2_O I1=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_6_O_LUT4_I2_1_O I3=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I1_I2_LUT4_O_I0 I1=L9_LUT4_I3_20_I2_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I1 I3=L9_LUT4_I1_I2_LUT4_O_I2 O=L9_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9(14) I3=L9_LUT4_I2_I3 O=R10_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9(17) I3=L9_LUT4_I2_1_I3 O=R10_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=L9_LUT4_I2_1_I3_LUT4_O_I0 I1=L9_LUT4_I2_1_I3_LUT4_O_I1 I2=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I3=L9_LUT4_I2_1_I3_LUT4_O_I3 O=L9_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=L9_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I0 I1=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I2=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 I3=L9_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 O=L9_LUT4_I2_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=R9_LUT4_I3_40_O_LUT4_I2_O I2=R9_LUT4_I3_40_O_LUT4_I2_1_O I3=L9_LUT4_I3_2_I1_LUT4_O_I1 O=L9_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001101011111 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_2_I0_LUT4_O_I3 I2=R9_LUT4_I3_41_O_LUT4_I2_O I3=L9_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_39_O I1=R9_LUT4_I3_38_O I2=R9_LUT4_I3_36_O I3=R9_LUT4_I3_37_O O=L9_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I2_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_1_O I1=L9_LUT4_I3_2_I0_LUT4_O_I3 I2=L9_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_40_O_LUT4_I2_O O=L9_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_37_O I1=R9_LUT4_I3_38_O I2=R9_LUT4_I3_39_O I3=R9_LUT4_I3_36_O O=L9_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_8_I1_LUT4_O_I2 I2=R9_LUT4_I3_41_O_LUT4_I2_O I3=L9_LUT4_I3_8_I0_LUT4_O_I0 O=L9_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3 I3=L9_LUT4_I3_8_I2_LUT4_O_I0 O=L9_LUT4_I2_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9(30) I3=L9_LUT4_I2_2_I3 O=R10_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=L9_LUT4_I2_2_I3_LUT4_O_I0 I1=L9_LUT4_I3_13_I1 I2=L9_LUT4_I2_2_I3_LUT4_O_I2 I3=L9_LUT4_I2_2_I3_LUT4_O_I3 O=L9_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_18_I1_LUT4_O_I2 I2=L9_LUT4_I3_18_I1_LUT4_O_I3 I3=L9_LUT4_I3_10_I2_LUT4_O_I3 O=L9_LUT4_I2_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_10_I2_LUT4_O_I1 I3=L9_LUT4_I3_18_I2_LUT4_O_I1 O=L9_LUT4_I2_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_O I1=L9_LUT4_I3_10_I1_LUT4_O_I0 I2=L9_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I2_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=L9_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I0 I1=R9_LUT4_I3_34_O_LUT4_I2_2_O I2=R9_LUT4_I3_35_O_LUT4_I2_O I3=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I2_I3_LUT4_O_I0 I1=L9_LUT4_I3_19_I1 I2=L9_LUT4_I2_I3_LUT4_O_I2 I3=L9_LUT4_I2_I3_LUT4_O_I3 O=L9_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=L9_LUT4_I3_19_I1 I1=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1 I2=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=L9_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 I3=R9_LUT4_I3_4_O_LUT4_I2_O O=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 I3=R9_LUT4_I3_4_O_LUT4_I2_2_O O=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_5_O_LUT4_I2_O I1=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=R9_LUT4_I3_4_O_LUT4_I2_1_O I3=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_19_I2_LUT4_I1_I3_LUT4_O_I3 I2=L9_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 I3=R9_LUT4_I3_5_O_LUT4_I2_O O=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_2_O I1=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_4_O_LUT4_I2_1_O I3=L9_LUT4_I3_19_I2_LUT4_I1_I0_LUT4_O_I2 O=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_3_O I1=R9_LUT4_I3_2_O I2=R9_LUT4_I3_1_O I3=R9_LUT4_I3_O O=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0 I1=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_11_I1_LUT4_O_I2 O=L9_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R9_LUT4_I3_5_O_LUT4_I2_O I3=L9_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 O=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_4_O_LUT4_I2_O O=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_2_O I1=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=L9_LUT4_I3_19_I2_LUT4_I1_I3_LUT4_O_I3 I3=R9_LUT4_I3_4_O_LUT4_I2_1_O O=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_2_O I1=L9_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_4_O_LUT4_I2_1_O I3=L9_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=L9_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_5_O_LUT4_I2_O O=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_5_O_LUT4_I2_O I1=L9_LUT4_I3_19_I2_LUT4_I1_I3_LUT4_O_I1 I2=R9_LUT4_I3_4_O_LUT4_I2_1_O I3=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=R9_LUT4_I3_4_O_LUT4_I2_2_O I3=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 I1=R9_LUT4_I3_4_O_LUT4_I2_2_O I2=L9_LUT4_I3_9_I2_LUT4_O_I1 I3=L9_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R9_LUT4_I3_3_O I1=R9_LUT4_I3_2_O I2=R9_LUT4_I3_1_O I3=R9_LUT4_I3_O O=L9_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=R9_LUT4_I3_4_O_LUT4_I2_O O=L9_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_5_O_LUT4_I2_O I1=L9_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_4_O_LUT4_I2_1_O I3=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_I0 I1=L9_LUT4_I3_I1 I2=L9_LUT4_I3_I2 I3=L9(2) O=R10_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L9_LUT4_I3_1_I0 I1=L9_LUT4_I3_1_I1 I2=L9_LUT4_I3_1_I2 I3=L9(4) O=R10_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L9_LUT4_I3_10_I0 I1=L9_LUT4_I3_10_I1 I2=L9_LUT4_I3_10_I2 I3=L9(6) O=R10_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_13_I0_LUT4_O_I1 I3=L9_LUT4_I2_2_I3_LUT4_O_I2 O=L9_LUT4_I3_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I3_10_I1_LUT4_O_I0 I1=L9_LUT4_I3_10_I1_LUT4_O_I1 I2=L9_LUT4_I3_10_I1_LUT4_O_I2 I3=L9_LUT4_I3_18_I0_LUT4_O_I3 O=L9_LUT4_I3_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=R9_LUT4_I3_33_O I1=R9_LUT4_I3_32_O I2=R9_LUT4_I3_31_O I3=R9_LUT4_I3_30_O O=L9_LUT4_I3_10_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L9_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I0 I1=L9_LUT4_I3_13_I1_LUT4_O_I3 I2=L9_LUT4_I3_13_I1_LUT4_O_I2 I3=L9_LUT4_I2_2_I3_LUT4_O_I3 O=L9_LUT4_I3_10_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_31_O I3=R9_LUT4_I3_30_O O=L9_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=L9_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I0 I1=L9_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_35_O I3=R9_LUT4_I3_34_O O=L9_LUT4_I3_10_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=K1(1) I1=R9_LUT4_I3_30_O I2=R9_LUT4_I3_31_O I3=L9_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_10_I2_LUT4_O_I1 I2=L9_LUT4_I3_10_I2_LUT4_O_I2 I3=L9_LUT4_I3_10_I2_LUT4_O_I3 O=L9_LUT4_I3_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_13_I0_LUT4_O_I3 I3=L9_LUT4_I3_18_I2_LUT4_O_I3 O=L9_LUT4_I3_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I0 I1=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_34_O_LUT4_I2_2_O I3=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_10_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R9_LUT4_I3_32_O I1=R9_LUT4_I3_31_O I2=R9_LUT4_I3_33_O I3=R9_LUT4_I3_30_O O=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_30_O I1=R9_LUT4_I3_32_O I2=R9_LUT4_I3_31_O I3=R9_LUT4_I3_33_O O=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_35_O_LUT4_I2_O I1=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_34_O_LUT4_I2_1_O I3=L9_LUT4_I3_10_I1_LUT4_O_I0 O=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_O I1=L9_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_18_I1_LUT4_O_I2 I3=L9_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_10_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R9_LUT4_I3_32_O I1=R9_LUT4_I3_31_O I2=R9_LUT4_I3_30_O I3=R9_LUT4_I3_33_O O=L9_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_O I1=L9_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I0 I3=R9_LUT4_I3_35_O_LUT4_I2_O O=L9_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=R9_LUT4_I3_31_O I1=R9_LUT4_I3_32_O I2=R9_LUT4_I3_33_O I3=R9_LUT4_I3_30_O O=L9_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L9_LUT4_I3_9_I0 I1=L9_LUT4_I3_11_I1 I2=L9_LUT4_I3_11_I2 I3=L9(8) O=R10_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_11_I1_LUT4_O_I2 I3=L9_LUT4_I3_11_I1_LUT4_O_I3 O=L9_LUT4_I3_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L9_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_4_O_LUT4_I2_2_O O=L9_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_5_O_LUT4_I2_O I1=L9_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 I3=R9_LUT4_I3_4_O_LUT4_I2_1_O O=L9_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_2_O I1=R9_LUT4_I3_O I2=R9_LUT4_I3_1_O I3=R9_LUT4_I3_3_O O=L9_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2 O=L9_LUT4_I3_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_5_O_LUT4_I2_O I3=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_2_O I1=R9_LUT4_I3_1_O I2=R9_LUT4_I3_O I3=R9_LUT4_I3_3_O O=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_2_O I1=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_4_O_LUT4_I2_1_O I3=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_1_O I1=R9_LUT4_I3_O I2=R9_LUT4_I3_3_O I3=R9_LUT4_I3_2_O O=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_9_I2_LUT4_O_I1 I2=L9_LUT4_I3_19_I2 I3=L9_LUT4_I3_9_I2_LUT4_O_I2 O=L9_LUT4_I3_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L9_LUT4_I3_21_I0 I1=L9_LUT4_I3_12_I1 I2=L9_LUT4_I3_12_I2 I3=L9(12) O=R10_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=L9_LUT4_I3_12_I1_LUT4_O_I0 I1=L9_LUT4_I1_1_I3_LUT4_O_I0 I2=L9_LUT4_I1_4_I2_LUT4_O_I2 I3=L9_LUT4_I3_12_I1_LUT4_O_I3 O=L9_LUT4_I3_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_4_I2_LUT4_O_I1_LUT4_O_I2 I2=L9_LUT4_I3_21_I2_LUT4_O_I1 I3=L9_LUT4_I3_21_I2_LUT4_O_I3 O=L9_LUT4_I3_12_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I1_1_I3_LUT4_O_I0_LUT4_O_I2 O=L9_LUT4_I3_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_46_O_LUT4_I2_2_O I1=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R9_LUT4_I3_46_O_LUT4_I2_O I3=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I3_12_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_21_I1_LUT4_O_I1 I2=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_I2_O I3=L9_LUT4_I1_1_I3_LUT4_O_I3 O=L9_LUT4_I3_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=L9_LUT4_I3_13_I0 I1=L9_LUT4_I3_13_I1 I2=L9_LUT4_I3_13_I2 I3=L9(16) O=R10_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L9_LUT4_I2_2_I3_LUT4_O_I2 I1=L9_LUT4_I3_13_I0_LUT4_O_I1 I2=L9_LUT4_I2_2_I3_LUT4_O_I0 I3=L9_LUT4_I3_13_I0_LUT4_O_I3 O=L9_LUT4_I3_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_10_I2_LUT4_O_I2 I2=L9_LUT4_I3_13_I0_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_10_I2_LUT4_O_I3 O=L9_LUT4_I3_13_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L9_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 I1=R9_LUT4_I3_34_O_LUT4_I2_2_O I2=L9_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=L9_LUT4_I3_13_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_13_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=L9_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I0 I1=R9_LUT4_I3_35_O_LUT4_I2_O I2=R9_LUT4_I3_34_O_LUT4_I2_1_O I3=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I3_13_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_2_O I1=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_35_O_LUT4_I2_O I3=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I0 O=L9_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_1_O I1=L9_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_34_O_LUT4_I2_O O=L9_LUT4_I3_13_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_13_I1_LUT4_O_I1 I2=L9_LUT4_I3_13_I1_LUT4_O_I2 I3=L9_LUT4_I3_13_I1_LUT4_O_I3 O=L9_LUT4_I3_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_13_I1_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_13_I1_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_13_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 I1=R9_LUT4_I3_35_O_LUT4_I2_O I2=R9_LUT4_I3_34_O_LUT4_I2_1_O I3=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_13_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I0 I1=R9_LUT4_I3_34_O_LUT4_I2_O I2=R9_LUT4_I3_34_O_LUT4_I2_2_O I3=L9_LUT4_I3_10_I1_LUT4_O_I0 O=L9_LUT4_I3_13_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_34_O_LUT4_I2_1_O I3=L9_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_13_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_34_O_LUT4_I2_O O=L9_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_33_O I1=R9_LUT4_I3_32_O I2=R9_LUT4_I3_31_O I3=R9_LUT4_I3_30_O O=L9_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I0 I1=R9_LUT4_I3_34_O_LUT4_I2_O I2=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=R9_LUT4_I3_33_O I1=R9_LUT4_I3_31_O I2=R9_LUT4_I3_32_O I3=R9_LUT4_I3_30_O O=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_35_O_LUT4_I2_O I3=L9_LUT4_I3_10_I1_LUT4_O_I1_LUT4_O_I0 O=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_2_O I1=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I0 I2=R9_LUT4_I3_35_O_LUT4_I2_O I3=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_33_O I1=R9_LUT4_I3_31_O I2=R9_LUT4_I3_30_O I3=R9_LUT4_I3_32_O O=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_1_O I1=R9_LUT4_I3_34_O_LUT4_I2_2_O I2=L9_LUT4_I3_13_I2_LUT4_O_I2 I3=L9_LUT4_I3_13_I2_LUT4_O_I3 O=L9_LUT4_I3_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_34_O_LUT4_I2_1_O I3=L9_LUT4_I3_13_I2_LUT4_O_I2 O=L9_LUT4_I2_2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_30_O I3=R9_LUT4_I3_31_O O=L9_LUT4_I3_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_32_O I3=R9_LUT4_I3_33_O O=L9_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=L9_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I0 I1=R9_LUT4_I3_34_O_LUT4_I2_2_O I2=R9_LUT4_I3_34_O_LUT4_I2_1_O I3=L9_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_13_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R9_LUT4_I3_30_O I2=L9_LUT4_I3_13_I2_LUT4_O_I2_LUT4_O_I1 I3=R9_LUT4_I3_31_O O=L9_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=R9_LUT4_I3_32_O I1=R9_LUT4_I3_30_O I2=R9_LUT4_I3_31_O I3=R9_LUT4_I3_33_O O=L9_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L9_LUT4_I3_14_I0 I1=L9_LUT4_I3_14_I1 I2=L9_LUT4_I3_14_I2 I3=L9(18) O=R10_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_14_I0_LUT4_O_I1 I2=L9_LUT4_I1_6_I2_LUT4_O_I0 I3=L9_LUT4_I3_I0_LUT4_O_I1 O=L9_LUT4_I3_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_14_I0_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_14_I0_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I1_6_I2_LUT4_O_I3 O=L9_LUT4_I3_14_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 I2=R9_LUT4_I3_23_O_LUT4_I3_2_O I3=L9_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_14_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I2_O I1=L9_LUT4_I3_I2_LUT4_O_I0 I2=R9_LUT4_I3_23_O_LUT4_I3_1_O I3=L9_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_14_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_4_I2_LUT4_O_I2 I3=L9_LUT4_I3_I2_LUT4_O_I3 O=L9_LUT4_I3_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I3_I1_LUT4_O_I1 I1=L9_LUT4_I3_I1_LUT4_O_I2 I2=L9_LUT4_I3_14_I2_LUT4_O_I2 I3=L9_LUT4_I3_14_I2_LUT4_O_I3 O=L9_LUT4_I3_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_2_O I1=L9_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_23_O_LUT4_I2_O I3=L9_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_14_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_21_O I1=R9_LUT4_I3_18_O I2=R9_LUT4_I3_19_O I3=R9_LUT4_I3_20_O O=L9_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_23_O_LUT4_I3_1_O I3=L9_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I1 O=L9_LUT4_I3_14_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_20_O I1=R9_LUT4_I3_19_O I2=R9_LUT4_I3_18_O I3=R9_LUT4_I3_21_O O=L9_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L9_LUT4_I3_15_I0 I1=L9_LUT4_I3_15_I1 I2=L9_LUT4_I3_15_I2 I3=L9(20) O=R10_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_I2_LUT4_O_I1 I3=L9_LUT4_I1_I3_LUT4_O_I3 O=L9_LUT4_I3_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_15_I1_LUT4_O_I2 I3=L9_LUT4_I1_2_I3_LUT4_O_I2 O=L9_LUT4_I3_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_15_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_2_O I1=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_6_O_LUT4_I2_1_O O=L9_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_O I1=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_7_O_LUT4_I2_O I3=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_15_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_2_I2_LUT4_O_I1 I2=L9_LUT4_I3_15_I2_LUT4_O_I2 I3=L9_LUT4_I3_20_I2_LUT4_O_I3 O=L9_LUT4_I3_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_2_O I1=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_7_O_LUT4_I2_O I3=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_11_O I1=R9_LUT4_I3_10_O I2=R9_LUT4_I3_9_O I3=R9_LUT4_I3_8_O O=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R9_LUT4_I3_6_O_LUT4_I2_O I1=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_6_O_LUT4_I2_1_O I3=L9_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_8_O I1=R9_LUT4_I3_10_O I2=R9_LUT4_I3_9_O I3=R9_LUT4_I3_11_O O=L9_LUT4_I3_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L9_LUT4_I3_16_I0 I1=L9_LUT4_I3_16_I1 I2=L9_LUT4_I3_16_I2 I3=L9(21) O=R10_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_3_I3_LUT4_O_I1 I2=L9_LUT4_I1_3_I3_LUT4_O_I0 I3=L9_LUT4_I1_3_I3_LUT4_O_I2 O=L9_LUT4_I3_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I3_O I1=L9_LUT4_I3_16_I1_LUT4_O_I1 I2=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I3=L9_LUT4_I3_5_I1 O=L9_LUT4_I3_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_16_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I3=R9_LUT4_I3_16_O_LUT4_I2_O O=L9_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_17_O_LUT4_I2_O I1=L9_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 I2=R9_LUT4_I3_16_O_LUT4_I2_2_O I3=L9_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I3_16_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I1_3_I2_LUT4_O_I1 I2=L9_LUT4_I3_5_I2_LUT4_O_I2 I3=L9_LUT4_I3_6_I2_LUT4_O_I2 O=L9_LUT4_I3_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L9_LUT4_I3_17_I0 I1=L9_LUT4_I3_17_I1 I2=L9_LUT4_I3_17_I2 I3=L9(23) O=R10_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_2_I0_LUT4_O_I0 I3=L9_LUT4_I3_8_I2 O=L9_LUT4_I3_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=L9_LUT4_I3_17_I1_LUT4_O_I0 I1=L9_LUT4_I3_17_I1_LUT4_O_I1 I2=L9_LUT4_I3_2_I1 I3=L9_LUT4_I3_2_I0_LUT4_O_I2 O=L9_LUT4_I3_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3 I3=L9_LUT4_I3_8_I2_LUT4_O_I1 O=L9_LUT4_I3_17_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_2_I2_LUT4_O_I2 I3=R9_LUT4_I3_40_O_LUT4_I2_2_O O=L9_LUT4_I3_17_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_8_I0_LUT4_O_I0 I3=R9_LUT4_I3_40_O_LUT4_I2_O O=L9_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_41_O_LUT4_I2_O I1=L9_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_40_O_LUT4_I2_1_O O=L9_LUT4_I3_17_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I3=L9_LUT4_I2_1_I3_LUT4_O_I1 O=L9_LUT4_I3_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I3_18_I0 I1=L9_LUT4_I3_18_I1 I2=L9_LUT4_I3_18_I2 I3=L9(24) O=R10_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_13_I1_LUT4_O_I1 I2=L9_LUT4_I3_13_I1_LUT4_O_I2 I3=L9_LUT4_I3_18_I0_LUT4_O_I3 O=L9_LUT4_I3_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L9_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I0 I1=R9_LUT4_I3_34_O_LUT4_I2_1_O I2=L9_LUT4_I3_13_I1_LUT4_O_I1_LUT4_O_I3 I3=L9_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_18_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L9_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=L9_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_35_O I3=R9_LUT4_I3_34_O O=L9_LUT4_I3_18_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_18_I1_LUT4_O_I2 I3=L9_LUT4_I3_18_I1_LUT4_O_I3 O=L9_LUT4_I3_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_18_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_O I1=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_35_O_LUT4_I2_O I3=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_31_O I1=R9_LUT4_I3_30_O I2=R9_LUT4_I3_33_O I3=R9_LUT4_I3_32_O O=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_32_O I1=R9_LUT4_I3_33_O I2=R9_LUT4_I3_31_O I3=R9_LUT4_I3_30_O O=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_2_O I1=L9_LUT4_I3_13_I1_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_34_O_LUT4_I2_1_O I3=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I0 O=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_18_I1_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_35_O_LUT4_I2_O I3=L9_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_18_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000011 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I1 I3=R9_LUT4_I3_34_O_LUT4_I2_O O=L9_LUT4_I3_18_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=L9_LUT4_I2_2_I3_LUT4_O_I3 I1=L9_LUT4_I3_18_I2_LUT4_O_I1 I2=L9_LUT4_I3_13_I2 I3=L9_LUT4_I3_18_I2_LUT4_O_I3 O=L9_LUT4_I3_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_18_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_O I1=L9_LUT4_I3_18_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_35_O_LUT4_I2_O I3=L9_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_10_I1_LUT4_O_I2_LUT4_O_I1 I1=R9_LUT4_I3_34_O_LUT4_I2_1_O I2=R9_LUT4_I3_34_O_LUT4_I2_2_O I3=L9_LUT4_I3_10_I2_LUT4_O_I2_LUT4_O_I0 O=L9_LUT4_I3_18_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_18_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_2_O I1=L9_LUT4_I3_13_I2_LUT4_O_I3_LUT4_O_I3 I2=L9_LUT4_I3_13_I1_LUT4_O_I3_LUT4_O_I0 I3=R9_LUT4_I3_34_O_LUT4_I2_1_O O=L9_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_34_O_LUT4_I2_O I1=L9_LUT4_I3_10_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_35_O_LUT4_I2_O I3=L9_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_33_O I1=R9_LUT4_I3_30_O I2=R9_LUT4_I3_31_O I3=R9_LUT4_I3_32_O O=L9_LUT4_I3_18_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L9_LUT4_I3_19_I0 I1=L9_LUT4_I3_19_I1 I2=L9_LUT4_I3_19_I2 I3=L9(25) O=R10_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=L9_LUT4_I3_9_I1_LUT4_O_I3 I1=L9_LUT4_I3_19_I0_LUT4_O_I1 I2=L9_LUT4_I2_I3_LUT4_O_I0 I3=L9_LUT4_I3_9_I0_LUT4_O_I2 O=L9_LUT4_I3_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_11_I1_LUT4_O_I3 I3=L9_LUT4_I3_9_I1_LUT4_O_I2 O=L9_LUT4_I3_19_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_19_I1_LUT4_O_I1 I2=L9_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 I3=R9_LUT4_I3_4_O_LUT4_I2_O O=L9_LUT4_I3_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 I3=R9_LUT4_I3_5_O_LUT4_I2_O O=L9_LUT4_I3_19_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_2_O I1=L9_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_4_O_LUT4_I2_1_O I3=L9_LUT4_I3_19_I2_LUT4_I1_I3_LUT4_O_I1 O=L9_LUT4_I3_19_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_19_I2_LUT4_I1_I0 I1=L9_LUT4_I3_19_I2 I2=L9_LUT4_I3_9_I2_LUT4_O_I2 I3=L9_LUT4_I3_19_I2_LUT4_I1_I3 O=L9_LUT4_I3_9_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=R9_LUT4_I3_4_O_LUT4_I2_2_O I2=L9_LUT4_I3_19_I2_LUT4_I1_I0_LUT4_O_I2 I3=L9_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_19_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=R9_LUT4_I3_3_O I1=R9_LUT4_I3_1_O I2=R9_LUT4_I3_2_O I3=R9_LUT4_I3_O O=L9_LUT4_I3_19_I2_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_19_I2_LUT4_I1_I3_LUT4_O_I1 I2=R9_LUT4_I3_5_O_LUT4_I2_O I3=L9_LUT4_I3_19_I2_LUT4_I1_I3_LUT4_O_I3 O=L9_LUT4_I3_19_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_2_O I1=R9_LUT4_I3_1_O I2=R9_LUT4_I3_3_O I3=R9_LUT4_I3_O O=L9_LUT4_I3_19_I2_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_2_O I1=R9_LUT4_I3_3_O I2=R9_LUT4_I3_1_O I3=R9_LUT4_I3_O O=L9_LUT4_I3_19_I2_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_19_I2_LUT4_O_I2 I3=L9_LUT4_I3_19_I2_LUT4_O_I3 O=L9_LUT4_I3_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_4_O_LUT4_I2_2_O I3=L9_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_3_O I1=R9_LUT4_I3_2_O I2=R9_LUT4_I3_1_O I3=R9_LUT4_I3_O O=L9_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_1_O I1=R9_LUT4_I3_2_O I2=R9_LUT4_I3_3_O I3=R9_LUT4_I3_O O=L9_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_5_O_LUT4_I2_O I1=L9_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_4_O_LUT4_I2_1_O I3=L9_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_19_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_3_O I1=R9_LUT4_I3_2_O I2=R9_LUT4_I3_O I3=R9_LUT4_I3_1_O O=L9_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_3_O I1=R9_LUT4_I3_O I2=R9_LUT4_I3_1_O I3=R9_LUT4_I3_2_O O=L9_LUT4_I3_19_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L9_LUT4_I3_1_I0_LUT4_O_I0 I1=L9_LUT4_I3_1_I0_LUT4_O_I1 I2=R9_LUT4_I3_29_O_LUT4_I2_O I3=L9_LUT4_I3_1_I0_LUT4_O_I3 O=L9_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R9_LUT4_I3_24_O I1=R9_LUT4_I3_26_O I2=R9_LUT4_I3_25_O I3=R9_LUT4_I3_27_O O=L9_LUT4_I3_1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_26_O I1=R9_LUT4_I3_25_O I2=R9_LUT4_I3_27_O I3=R9_LUT4_I3_24_O O=L9_LUT4_I3_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L9_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I1=R9_LUT4_I3_28_O_LUT4_I2_O I2=L9_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I2 O=L9_LUT4_I3_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L9_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I1=R9_LUT4_I3_28_O_LUT4_I2_1_O I2=R9_LUT4_I3_28_O_LUT4_I2_2_O I3=L9_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2 O=L9_LUT4_I3_1_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001101011111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_1_I1_LUT4_O_I2 I3=L9_LUT4_I3_1_I1_LUT4_O_I3 O=L9_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_O I1=L9_LUT4_I3_1_I0_LUT4_O_I1 I2=L9_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_28_O_LUT4_I2_1_O O=L9_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_29_O_LUT4_I2_O I1=L9_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=R9_LUT4_I3_28_O_LUT4_I2_2_O O=L9_LUT4_I3_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2 I3=R9_LUT4_I3_29_O_LUT4_I2_O O=L9_LUT4_I3_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L9_LUT4_I3_1_I0_LUT4_O_I1 I1=L9_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_29_O I3=R9_LUT4_I3_28_O O=L9_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=R9_LUT4_I3_27_O I1=R9_LUT4_I3_26_O I2=R9_LUT4_I3_25_O I3=R9_LUT4_I3_24_O O=L9_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_3_I1_LUT4_O_I2 I2=L9_LUT4_I3_1_I2_LUT4_O_I2 I3=L9_LUT4_I3_7_I1 O=L9_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_28_O_LUT4_I2_2_O I3=L9_LUT4_I3_7_I1_LUT4_O_I2 O=L9_LUT4_I3_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 I3=R9_LUT4_I3_28_O_LUT4_I2_1_O O=L9_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_O I1=L9_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 I2=L9_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_29_O_LUT4_I2_O O=L9_LUT4_I3_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_2_I0 I1=L9_LUT4_I3_2_I1 I2=L9_LUT4_I3_2_I2 I3=L9(9) O=R10_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=L9_LUT4_I3_20_I0 I1=L9_LUT4_I3_20_I1 I2=L9_LUT4_I3_20_I2 I3=L9(26) O=R10_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011101111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_15_I1 I3=L9_LUT4_I1_I3_LUT4_O_I0 O=L9_LUT4_I3_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_15_I2_LUT4_O_I2 I3=L9_LUT4_I1_2_I2_LUT4_O_I3 O=L9_LUT4_I3_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_20_I2_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I0 I3=L9_LUT4_I3_20_I2_LUT4_O_I3 O=L9_LUT4_I3_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_6_O_LUT4_I2_2_O O=L9_LUT4_I3_20_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R9_LUT4_I3_6_O_LUT4_I2_O O=L9_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_7_O_LUT4_I2_O I1=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_6_O_LUT4_I2_1_O I3=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_20_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I2 I3=R9_LUT4_I3_6_O_LUT4_I2_2_O O=L9_LUT4_I3_20_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R9_LUT4_I3_6_O_LUT4_I2_1_O O=L9_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=L9_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I1=R9_LUT4_I3_6_O_LUT4_I2_O I2=R9_LUT4_I3_7_O_LUT4_I2_O I3=L9_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I3_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_21_I0 I1=L9_LUT4_I3_21_I1 I2=L9_LUT4_I3_21_I2 I3=L9(32) O=R10_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I1_4_I3_LUT4_O_I3 I3=L9_LUT4_I1_1_I3_LUT4_O_I3 O=L9_LUT4_I3_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I1_4_I3_LUT4_O_I2 I1=L9_LUT4_I3_21_I1_LUT4_O_I1 I2=L9_LUT4_I1_1_I2_LUT4_O_I1 I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_I2_O O=L9_LUT4_I3_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I1_1_I2_LUT4_O_I1 O=L9_LUT4_I3_21_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R9_LUT4_I3_46_O_LUT4_I2_2_O I1=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_46_O_LUT4_I2_1_O I3=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R9_LUT4_I3_46_O_LUT4_I2_O I3=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_21_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_21_I2_LUT4_O_I1 I2=L9_LUT4_I1_4_I2_LUT4_O_I3 I3=L9_LUT4_I3_21_I2_LUT4_O_I3 O=L9_LUT4_I3_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L9_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I0 I1=L9_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I1 I2=R9_LUT4_I3_46_O_LUT4_I2_1_O I3=R9_LUT4_I3_46_O_LUT4_I2_O O=L9_LUT4_I3_21_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011001100110101 +.subckt LUT4 I0=R9_LUT4_I3_46_O_LUT4_I2_2_O I1=L9_LUT4_I1_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_46_O_LUT4_I2_O I3=L9_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I0 O=L9_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_45_O I1=R9_LUT4_I3_44_O I2=R9_LUT4_I3_43_O I3=R9_LUT4_I3_42_O O=L9_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_45_O I1=R9_LUT4_I3_43_O I2=R9_LUT4_I3_42_O I3=R9_LUT4_I3_44_O O=L9_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L9_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I0 I1=L9_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_21_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_46_O_LUT4_I2_O O=L9_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_46_O_LUT4_I2_2_O I1=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_21_I2_LUT4_O_I1_LUT4_O_I0 I3=R9_LUT4_I3_46_O_LUT4_I2_1_O O=L9_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_46_O_LUT4_I2_1_O I1=L9_LUT4_I1_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R9_LUT4_I3_46_O_LUT4_I2_O I3=L9_LUT4_I1_4_I2_LUT4_O_I2_LUT4_O_I0 O=L9_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_47_O_LUT4_I2_O I1=L9_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I1_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R9_LUT4_I3_46_O_LUT4_I2_2_O O=L9_LUT4_I3_21_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_2_I0_LUT4_O_I0 I1=L9_LUT4_I3_2_I0_LUT4_O_I1 I2=L9_LUT4_I3_2_I0_LUT4_O_I2 I3=L9_LUT4_I3_2_I0_LUT4_O_I3 O=L9_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111110110000 +.subckt LUT4 I0=L9_LUT4_I3_17_I1_LUT4_O_I1 I1=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I2 I2=L9_LUT4_I3_8_I2_LUT4_O_I1 I3=L9_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3 O=L9_LUT4_I3_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 I1=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 I2=L9_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=R9_LUT4_I3_41_O_LUT4_I2_O I3=L9_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=L9_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_41_O_LUT4_I2_O I1=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_40_O_LUT4_I2_1_O I3=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_39_O I1=R9_LUT4_I3_36_O I2=R9_LUT4_I3_37_O I3=R9_LUT4_I3_38_O O=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_41_O_LUT4_I2_O I1=L9_LUT4_I3_2_I0_LUT4_O_I3 I2=R9_LUT4_I3_40_O_LUT4_I2_O I3=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I2 I3=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 I2=R9_LUT4_I3_40_O_LUT4_I2_1_O I3=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_39_O I1=R9_LUT4_I3_37_O I2=R9_LUT4_I3_38_O I3=R9_LUT4_I3_36_O O=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_2_I1_LUT4_O_I1 I2=L9_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_40_O_LUT4_I2_O O=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_41_O_LUT4_I2_O I1=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_40_O_LUT4_I2_1_O O=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R9_LUT4_I3_40_O_LUT4_I2_O O=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_41_O_LUT4_I2_O I1=L9_LUT4_I3_2_I1_LUT4_O_I1 I2=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=R9_LUT4_I3_40_O_LUT4_I2_1_O I2=L9_LUT4_I2_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=L9_LUT4_I3_2_I0_LUT4_O_I3 O=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R9_LUT4_I3_40_O_LUT4_I2_2_O O=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_2_I2_LUT4_O_I2 I3=R9_LUT4_I3_40_O_LUT4_I2_O O=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R9_LUT4_I3_41_O_LUT4_I2_O O=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_36_O I1=R9_LUT4_I3_38_O I2=R9_LUT4_I3_37_O I3=R9_LUT4_I3_39_O O=L9_LUT4_I3_2_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_39_O I1=R9_LUT4_I3_38_O I2=R9_LUT4_I3_37_O I3=R9_LUT4_I3_36_O O=L9_LUT4_I3_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_1_O I1=L9_LUT4_I3_2_I1_LUT4_O_I1 I2=L9_LUT4_I3_2_I2 I3=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O O=L9_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R9_LUT4_I3_39_O I1=R9_LUT4_I3_38_O I2=R9_LUT4_I3_37_O I3=R9_LUT4_I3_36_O O=L9_LUT4_I3_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_8_I1 I2=L9_LUT4_I3_2_I2_LUT4_O_I2 I3=R9_LUT4_I3_40_O_LUT4_I2_1_O O=L9_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_39_O I1=R9_LUT4_I3_38_O I2=R9_LUT4_I3_37_O I3=R9_LUT4_I3_36_O O=L9_LUT4_I3_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L9_LUT4_I3_3_I0 I1=L9_LUT4_I3_3_I1 I2=L9_LUT4_I3_3_I2 I3=L9(11) O=R10_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L9_LUT4_I3_3_I0_LUT4_O_I0 I1=L9_LUT4_I3_3_I0_LUT4_O_I1 I2=L9_LUT4_I3_1_I1_LUT4_O_I2 I3=L9_LUT4_I3_3_I0_LUT4_O_I3 O=L9_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L9_LUT4_I3_7_I1_LUT4_O_I2 I1=L9_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I2=R9_LUT4_I3_28_O I3=R9_LUT4_I3_29_O O=L9_LUT4_I3_3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R9_LUT4_I3_27_O I1=R9_LUT4_I3_26_O I2=R9_LUT4_I3_25_O I3=R9_LUT4_I3_24_O O=L9_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_O I1=L9_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 I2=R9_LUT4_I3_28_O_LUT4_I2_1_O I3=L9_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1 O=L9_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_29_O_LUT4_I2_O I1=L9_LUT4_I3_1_I0_LUT4_O_I0 I2=R9_LUT4_I3_28_O_LUT4_I2_2_O I3=L9_LUT4_I3_1_I1_LUT4_O_I3_LUT4_O_I2 O=L9_LUT4_I3_3_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_2_O I1=L9_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_28_O_LUT4_I2_1_O I3=L9_LUT4_I3_1_I0_LUT4_O_I1 O=L9_LUT4_I3_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_27_O I1=R9_LUT4_I3_26_O I2=R9_LUT4_I3_24_O I3=R9_LUT4_I3_25_O O=L9_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_3_I1_LUT4_O_I2 I3=L9_LUT4_I3_7_I2 O=L9_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I3_7_I2_LUT4_O_I3 I1=R9_LUT4_I3_28_O_LUT4_I2_2_O I2=L9_LUT4_I3_7_I0_LUT4_O_I3 I3=L9_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_28_O_LUT4_I2_1_O I3=L9_LUT4_I3_7_I1_LUT4_O_I2 O=L9_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_O I1=L9_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_29_O_LUT4_I2_O O=L9_LUT4_I3_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_3_I0_LUT4_O_I1 I2=L9_LUT4_I3_1_I1_LUT4_O_I3 I3=L9_LUT4_I3_3_I2 O=L9_LUT4_I3_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_3_I2_LUT4_O_I1 I2=L9_LUT4_I3_3_I2_LUT4_O_I2 I3=L9_LUT4_I3_3_I2_LUT4_O_I3 O=L9_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_O I1=L9_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_28_O_LUT4_I2_2_O O=L9_LUT4_I3_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_26_O I1=R9_LUT4_I3_25_O I2=R9_LUT4_I3_24_O I3=R9_LUT4_I3_27_O O=L9_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_25_O I1=R9_LUT4_I3_24_O I2=R9_LUT4_I3_27_O I3=R9_LUT4_I3_26_O O=L9_LUT4_I3_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_29_O_LUT4_I2_O I1=L9_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_28_O_LUT4_I2_1_O O=L9_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_27_O I1=R9_LUT4_I3_26_O I2=R9_LUT4_I3_25_O I3=R9_LUT4_I3_24_O O=L9_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_27_O I1=R9_LUT4_I3_25_O I2=R9_LUT4_I3_26_O I3=R9_LUT4_I3_24_O O=L9_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_O I1=L9_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=L9_LUT4_I1_5_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_28_O_LUT4_I2_2_O O=L9_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_29_O_LUT4_I2_O I1=L9_LUT4_I1_5_I2_LUT4_O_I3_LUT4_O_I2 I2=R9_LUT4_I3_28_O_LUT4_I2_1_O I3=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L9_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_4_I0 I1=L9_LUT4_I3_4_I1 I2=L9_LUT4_I3_4_I2 I3=L9(13) O=R10_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=L9_LUT4_I3_4_I0_LUT4_O_I0 I1=L9_LUT4_I3_4_I0_LUT4_O_I1 I2=L9_LUT4_I1_6_I2_LUT4_O_I2 I3=L9_LUT4_I3_I0_LUT4_O_I0 O=L9_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I1 I2=L9_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 I3=R9_LUT4_I3_23_O_LUT4_I3_1_O O=L9_LUT4_I3_4_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_20_O I1=R9_LUT4_I3_19_O I2=R9_LUT4_I3_21_O I3=R9_LUT4_I3_18_O O=L9_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L9_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I1=R9_LUT4_I3_23_O_LUT4_I3_2_O I2=R9_LUT4_I3_23_O_LUT4_I2_O I3=L9_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_21_O I1=R9_LUT4_I3_20_O I2=R9_LUT4_I3_19_O I3=R9_LUT4_I3_18_O O=L9_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_4_I1 I3=L9_LUT4_I3_4_I1_LUT4_I2_I3 O=L9_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_2_O I1=L9_LUT4_I3_I2_LUT4_O_I0 I2=L9_LUT4_I3_4_I1_LUT4_O_I2 I3=L9_LUT4_I3_4_I1_LUT4_O_I3 O=L9_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_I2_I0 I1=R9_LUT4_I3_23_O_LUT4_I3_2_O I2=L9_LUT4_I3_4_I1_LUT4_O_I2 I3=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_I2_I3 O=L9_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I1 I3=L9_LUT4_I3_I2_LUT4_O_I0 O=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=L9_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 I1=R9_LUT4_I3_23_O_LUT4_I3_1_O I2=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110100000000 +.subckt LUT4 I0=K1(1) I1=R9_LUT4_I3_22_O I2=L9_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 I3=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_I2_LUT4_O_I0 I2=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_2_O I1=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_23_O_LUT4_I2_O I3=L9_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I2_O I1=L9_LUT4_I3_4_I0_LUT4_O_I0_LUT4_O_I1 I2=R9_LUT4_I3_23_O_LUT4_I3_1_O I3=L9_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_4_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 I2=R9_LUT4_I3_23_O_LUT4_I3_1_O I3=L9_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_21_O I1=R9_LUT4_I3_20_O I2=R9_LUT4_I3_19_O I3=R9_LUT4_I3_18_O O=L9_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_I2 I2=L9_LUT4_I3_4_I2_LUT4_O_I2 I3=L9_LUT4_I1_6_I3_LUT4_O_I1 O=L9_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_2_O I1=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R9_LUT4_I3_23_O_LUT4_I2_O I3=L9_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_23_O_LUT4_I3_1_O I3=L9_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I1 O=L9_LUT4_I3_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_5_I0 I1=L9_LUT4_I3_5_I1 I2=L9_LUT4_I3_5_I2 I3=L9(15) O=R10_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I3_O I1=L9_LUT4_I3_5_I1_LUT4_I3_O I2=L9_LUT4_I1_3_I3_LUT4_O_I0 I3=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O O=L9_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_16_I1_LUT4_O_I1 I3=L9_LUT4_I3_5_I1 O=L9_LUT4_I3_5_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_5_I1_LUT4_O_I2 I3=L9_LUT4_I3_5_I1_LUT4_O_I3 O=L9_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_16_O_LUT4_I2_O I3=L9_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_12_O I1=R9_LUT4_I3_14_O I2=R9_LUT4_I3_13_O I3=R9_LUT4_I3_15_O O=L9_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_15_O I1=R9_LUT4_I3_13_O I2=R9_LUT4_I3_12_O I3=R9_LUT4_I3_14_O O=L9_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_17_O_LUT4_I2_O I1=L9_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_16_O_LUT4_I2_2_O I3=L9_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_5_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_14_O I1=R9_LUT4_I3_12_O I2=R9_LUT4_I3_13_O I3=R9_LUT4_I3_15_O O=L9_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_14_O I1=R9_LUT4_I3_13_O I2=R9_LUT4_I3_15_O I3=R9_LUT4_I3_12_O O=L9_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_5_I2_LUT4_O_I2 I3=L9_LUT4_I3_6_I2_LUT4_O_I0 O=L9_LUT4_I3_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_16_O_LUT4_I2_O O=L9_LUT4_I3_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R9_LUT4_I3_16_O_LUT4_I2_1_O O=L9_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_17_O_LUT4_I2_O I1=L9_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_16_O_LUT4_I2_2_O O=L9_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_15_O I1=R9_LUT4_I3_14_O I2=R9_LUT4_I3_13_O I3=R9_LUT4_I3_12_O O=L9_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L9_LUT4_I3_5_I1_LUT4_I3_O I1=L9_LUT4_I3_6_I1 I2=L9_LUT4_I3_6_I2 I3=L9(27) O=R10_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L9_LUT4_I1_3_I3_LUT4_O_I1 I1=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I3_O I2=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I3=L9_LUT4_I3_6_I1_LUT4_O_I3 O=L9_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I3_I1 I2=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I3_I2 I3=L9_LUT4_I3_6_I1_LUT4_O_I3 O=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I3 I2=R9_LUT4_I3_17_O_LUT4_I2_O I3=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_O I1=L9_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=R9_LUT4_I3_16_O_LUT4_I2_2_O O=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 I1=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_16_O_LUT4_I2_2_O I3=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R9_LUT4_I3_13_O I1=R9_LUT4_I3_12_O I2=R9_LUT4_I3_15_O I3=R9_LUT4_I3_14_O O=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_14_O I1=R9_LUT4_I3_13_O I2=R9_LUT4_I3_12_O I3=R9_LUT4_I3_15_O O=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=L9_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=R9_LUT4_I3_16_O_LUT4_I2_O I2=R9_LUT4_I3_16_O_LUT4_I2_1_O I3=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_6_I2_LUT4_O_I0 I1=L9_LUT4_I3_6_I2_LUT4_O_I1 I2=L9_LUT4_I3_6_I2_LUT4_O_I2 I3=L9_LUT4_I3_6_I2_LUT4_O_I3 O=L9_LUT4_I3_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1 I2=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I2 I3=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 O=L9_LUT4_I3_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I2=R9_LUT4_I3_16_O_LUT4_I2_2_O I3=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_14_O I1=R9_LUT4_I3_15_O I2=R9_LUT4_I3_13_O I3=R9_LUT4_I3_12_O O=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 I2=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I0 I3=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_O I1=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R9_LUT4_I3_16_O_LUT4_I2_2_O I3=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_17_O_LUT4_I2_O I1=L9_LUT4_I3_5_I2_LUT4_O_I2_LUT4_O_I2 I2=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1 I3=L9_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I0 I1=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=L9_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 I3=R9_LUT4_I3_16_O_LUT4_I2_2_O O=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_15_O I1=R9_LUT4_I3_12_O I2=R9_LUT4_I3_13_O I3=R9_LUT4_I3_14_O O=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_O I1=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R9_LUT4_I3_17_O_LUT4_I2_O O=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_15_O I1=R9_LUT4_I3_14_O I2=R9_LUT4_I3_12_O I3=R9_LUT4_I3_13_O O=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_15_O I1=R9_LUT4_I3_14_O I2=R9_LUT4_I3_13_O I3=R9_LUT4_I3_12_O O=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_O I1=L9_LUT4_I3_6_I1_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_5_I1_LUT4_O_I3_LUT4_O_I1 I3=R9_LUT4_I3_16_O_LUT4_I2_2_O O=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I1_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_17_O_LUT4_I2_O I3=L9_LUT4_I3_5_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_16_O_LUT4_I2_O I3=L9_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R9_LUT4_I3_17_O_LUT4_I2_O I3=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=L9_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R9_LUT4_I3_16_O_LUT4_I2_2_O I3=L9_LUT4_I1_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 I2=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=R9_LUT4_I3_16_O_LUT4_I2_O O=L9_LUT4_I1_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_15_O I1=R9_LUT4_I3_14_O I2=R9_LUT4_I3_13_O I3=R9_LUT4_I3_12_O O=L9_LUT4_I3_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=R9_LUT4_I3_16_O_LUT4_I2_2_O I2=L9_LUT4_I3_6_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=R9_LUT4_I3_16_O_LUT4_I2_O O=L9_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_16_O_LUT4_I2_1_O I1=L9_LUT4_I3_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R9_LUT4_I3_17_O_LUT4_I2_O O=L9_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_13_O I1=R9_LUT4_I3_14_O I2=R9_LUT4_I3_15_O I3=R9_LUT4_I3_12_O O=L9_LUT4_I3_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L9_LUT4_I3_7_I0 I1=L9_LUT4_I3_7_I1 I2=L9_LUT4_I3_7_I2 I3=L9(29) O=R10_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=L9_LUT4_I3_3_I1_LUT4_O_I2 I1=L9_LUT4_I1_5_I3_LUT4_O_I3 I2=L9_LUT4_I3_7_I0_LUT4_O_I2 I3=L9_LUT4_I3_7_I0_LUT4_O_I3 O=L9_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_O I1=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=R9_LUT4_I3_29_O_LUT4_I2_O I3=L9_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_27_O I1=R9_LUT4_I3_25_O I2=R9_LUT4_I3_24_O I3=R9_LUT4_I3_26_O O=L9_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_2_O I1=L9_LUT4_I3_1_I0_LUT4_O_I0 I2=L9_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I3=R9_LUT4_I3_28_O_LUT4_I2_1_O O=L9_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=L9_LUT4_I3_7_I1 I1=L9_LUT4_I3_1_I2_LUT4_O_I2 I2=L9_LUT4_I3_7_I1_LUT4_I0_I2 I3=L9_LUT4_I3_7_I1_LUT4_I0_I3 O=L9_LUT4_I1_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_7_I1_LUT4_I0_I2_LUT4_O_I1 I2=L9_LUT4_I3_7_I2_LUT4_O_I3 I3=R9_LUT4_I3_28_O_LUT4_I2_O O=L9_LUT4_I3_7_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_7_I1_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I3=R9_LUT4_I3_28_O_LUT4_I2_2_O O=L9_LUT4_I3_7_I1_LUT4_I0_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_29_O_LUT4_I2_O I1=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=R9_LUT4_I3_28_O_LUT4_I2_1_O I3=L9_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_7_I1_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_7_I1_LUT4_I0_I3_LUT4_O_I2 I3=L9_LUT4_I3_7_I1_LUT4_I0_I3_LUT4_O_I3 O=L9_LUT4_I3_7_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_O I1=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R9_LUT4_I3_28_O_LUT4_I2_1_O I3=L9_LUT4_I3_7_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_7_I1_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_29_O_LUT4_I2_O I1=L9_LUT4_I3_3_I0_LUT4_O_I0_LUT4_O_I1 I2=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=R9_LUT4_I3_28_O_LUT4_I2_2_O O=L9_LUT4_I3_7_I1_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_7_I1_LUT4_O_I1 I2=L9_LUT4_I3_7_I1_LUT4_O_I2 I3=R9_LUT4_I3_28_O_LUT4_I2_O O=L9_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_7_I2_LUT4_O_I3 I3=R9_LUT4_I3_29_O_LUT4_I2_O O=L9_LUT4_I3_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_28_O_LUT4_I2_2_O I1=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R9_LUT4_I3_28_O_LUT4_I2_1_O I3=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_26_O I1=R9_LUT4_I3_24_O I2=R9_LUT4_I3_25_O I3=R9_LUT4_I3_27_O O=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_27_O I1=R9_LUT4_I3_24_O I2=R9_LUT4_I3_25_O I3=R9_LUT4_I3_26_O O=L9_LUT4_I3_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_27_O I1=R9_LUT4_I3_26_O I2=R9_LUT4_I3_25_O I3=R9_LUT4_I3_24_O O=L9_LUT4_I3_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_7_I2_LUT4_O_I1 I2=R9_LUT4_I3_28_O_LUT4_I2_1_O I3=L9_LUT4_I3_7_I2_LUT4_O_I3 O=L9_LUT4_I3_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_1_I0_LUT4_O_I0 I3=R9_LUT4_I3_28_O_LUT4_I2_O O=L9_LUT4_I3_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_29_O_LUT4_I2_O I1=L9_LUT4_I3_3_I0_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_28_O_LUT4_I2_2_O I3=L9_LUT4_I3_3_I2_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I3_7_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_27_O I1=R9_LUT4_I3_26_O I2=R9_LUT4_I3_25_O I3=R9_LUT4_I3_24_O O=L9_LUT4_I3_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L9_LUT4_I3_8_I0 I1=L9_LUT4_I3_8_I1 I2=L9_LUT4_I3_8_I2 I3=L9(31) O=R10_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111101110000 +.subckt LUT4 I0=L9_LUT4_I3_8_I0_LUT4_O_I0 I1=L9_LUT4_I3_8_I0_LUT4_O_I1 I2=L9_LUT4_I3_2_I2_LUT4_O_I2 I3=R9_LUT4_I3_40_O_LUT4_I2_1_O O=L9_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100110011 +.subckt LUT4 I0=R9_LUT4_I3_38_O I1=R9_LUT4_I3_39_O I2=R9_LUT4_I3_37_O I3=R9_LUT4_I3_36_O O=L9_LUT4_I3_8_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_41_O_LUT4_I2_O I1=L9_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 I2=L9_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I2_1_I3_LUT4_O_I0 O=L9_LUT4_I3_8_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=L9_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 I3=R9_LUT4_I3_40_O_LUT4_I2_O O=L9_LUT4_I3_8_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_8_I1_LUT4_O_I1 I2=L9_LUT4_I3_8_I1_LUT4_O_I2 I3=R9_LUT4_I3_41_O_LUT4_I2_O O=L9_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 I2=R9_LUT4_I3_40_O_LUT4_I2_O I3=L9_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_38_O I1=R9_LUT4_I3_37_O I2=R9_LUT4_I3_36_O I3=R9_LUT4_I3_39_O O=L9_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_39_O I1=R9_LUT4_I3_37_O I2=R9_LUT4_I3_36_O I3=R9_LUT4_I3_38_O O=L9_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_37_O I1=R9_LUT4_I3_36_O I2=R9_LUT4_I3_39_O I3=R9_LUT4_I3_38_O O=L9_LUT4_I3_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L9_LUT4_I3_8_I2_LUT4_O_I0 I1=L9_LUT4_I3_8_I2_LUT4_O_I1 I2=L9_LUT4_I3_8_I2_LUT4_O_I2 I3=L9_LUT4_I3_8_I2_LUT4_O_I3 O=L9_LUT4_I3_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R9_LUT4_I3_41_O_LUT4_I2_O I1=L9_LUT4_I3_2_I2_LUT4_O_I2 I2=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I2 I3=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I3 O=L9_LUT4_I3_8_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I1=R9_LUT4_I3_40_O_LUT4_I2_1_O I2=R9_LUT4_I3_40_O_LUT4_I2_O I3=L9_LUT4_I3_8_I1_LUT4_O_I2 O=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 I2=R9_LUT4_I3_41_O_LUT4_I2_O I3=L9_LUT4_I3_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_40_O_LUT4_I2_O I3=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I2_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R9_LUT4_I3_40_O_LUT4_I2_1_O I3=L9_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I1 O=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_38_O I1=R9_LUT4_I3_37_O I2=R9_LUT4_I3_39_O I3=R9_LUT4_I3_36_O O=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=L9_LUT4_I3_8_I1_LUT4_O_I1_LUT4_O_I3 I1=R9_LUT4_I3_40_O_LUT4_I2_1_O I2=R9_LUT4_I3_40_O_LUT4_I2_O I3=L9_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_39_O I1=R9_LUT4_I3_38_O I2=R9_LUT4_I3_37_O I3=R9_LUT4_I3_36_O O=L9_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_8_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=R9_LUT4_I3_41_O_LUT4_I2_O O=L9_LUT4_I3_8_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_1_O I1=L9_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_40_O_LUT4_I2_O I3=L9_LUT4_I3_2_I0_LUT4_O_I3 O=L9_LUT4_I3_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_1_O I1=L9_LUT4_I3_8_I1_LUT4_O_I2 I2=R9_LUT4_I3_40_O_LUT4_I2_O I3=L9_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 O=L9_LUT4_I3_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_39_O I1=R9_LUT4_I3_38_O I2=R9_LUT4_I3_37_O I3=R9_LUT4_I3_36_O O=L9_LUT4_I3_8_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_40_O_LUT4_I2_2_O I1=L9_LUT4_I3_8_I0_LUT4_O_I0 I2=R9_LUT4_I3_41_O_LUT4_I2_O I3=L9_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_38_O I1=R9_LUT4_I3_36_O I2=R9_LUT4_I3_37_O I3=R9_LUT4_I3_39_O O=L9_LUT4_I3_8_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L9_LUT4_I3_9_I0 I1=L9_LUT4_I3_9_I1 I2=L9_LUT4_I3_9_I2 I3=L9(3) O=R10_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I2_I3_LUT4_O_I3 I2=L9_LUT4_I3_9_I0_LUT4_O_I2 I3=L9_LUT4_I2_I3_LUT4_O_I0 O=L9_LUT4_I3_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_9_I1_LUT4_O_I2 I3=L9_LUT4_I3_9_I1_LUT4_O_I3 O=L9_LUT4_I3_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I2 O=L9_LUT4_I3_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_2_O I1=L9_LUT4_I3_19_I2_LUT4_I1_I3_LUT4_O_I3 I2=R9_LUT4_I3_4_O_LUT4_I2_1_O I3=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_5_O_LUT4_I2_O I3=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_3_O I1=R9_LUT4_I3_1_O I2=R9_LUT4_I3_O I3=R9_LUT4_I3_2_O O=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_O I1=R9_LUT4_I3_2_O I2=R9_LUT4_I3_1_O I3=R9_LUT4_I3_3_O O=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I0 O=L9_LUT4_I3_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_11_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_11_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R9_LUT4_I3_4_O_LUT4_I2_2_O O=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_5_O_LUT4_I2_O I1=L9_LUT4_I3_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R9_LUT4_I3_4_O_LUT4_I2_1_O O=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_3_O I1=R9_LUT4_I3_2_O I2=R9_LUT4_I3_1_O I3=R9_LUT4_I3_O O=L9_LUT4_I3_9_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_9_I2_LUT4_O_I1 I2=L9_LUT4_I3_9_I2_LUT4_O_I2 I3=L9_LUT4_I3_9_I2_LUT4_O_I3 O=L9_LUT4_I3_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_9_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_19_I2_LUT4_I1_I0_LUT4_O_I2 I2=L9_LUT4_I3_19_I2_LUT4_I1_I3_LUT4_O_I1 I3=R9_LUT4_I3_4_O_LUT4_I2_2_O O=L9_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_5_O_LUT4_I2_O I1=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=L9_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 I3=R9_LUT4_I3_4_O_LUT4_I2_1_O O=L9_LUT4_I3_9_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_4_O_LUT4_I2_2_O I3=L9_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R9_LUT4_I3_4_O_LUT4_I2_1_O I3=L9_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I0 O=L9_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_4_O_LUT4_I2_O I1=L9_LUT4_I3_19_I2_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_5_O_LUT4_I2_O I3=L9_LUT4_I3_19_I2_LUT4_I1_I0_LUT4_O_I2 O=L9_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_3_O I1=R9_LUT4_I3_2_O I2=R9_LUT4_I3_1_O I3=R9_LUT4_I3_O O=L9_LUT4_I3_9_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 I2=L9_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I2 I3=L9_LUT4_I3_19_I1 O=L9_LUT4_I3_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=L9_LUT4_I3_I0_LUT4_O_I0 I1=L9_LUT4_I3_I0_LUT4_O_I1 I2=L9_LUT4_I3_I0_LUT4_O_I2 I3=L9_LUT4_I3_I0_LUT4_O_I3 O=L9_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2 I3=L9_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I3 O=L9_LUT4_I3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_2_O I1=L9_LUT4_I3_4_I0_LUT4_O_I1_LUT4_O_I3 I2=L9_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_23_O_LUT4_I3_1_O O=L9_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_21_O I1=R9_LUT4_I3_19_O I2=R9_LUT4_I3_20_O I3=R9_LUT4_I3_18_O O=L9_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_23_O_LUT4_I2_O I3=L9_LUT4_I3_4_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_14_I0_LUT4_O_I1_LUT4_O_I1 I2=L9_LUT4_I3_14_I0_LUT4_O_I1_LUT4_O_I2 I3=L9_LUT4_I3_I0_LUT4_O_I2 O=L9_LUT4_I3_4_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 I3=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_2_O I1=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_23_O_LUT4_I2_O O=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_19_O I1=R9_LUT4_I3_18_O I2=R9_LUT4_I3_21_O I3=R9_LUT4_I3_20_O O=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R9_LUT4_I3_18_O I1=R9_LUT4_I3_20_O I2=R9_LUT4_I3_19_O I3=R9_LUT4_I3_21_O O=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R9_LUT4_I3_23_O_LUT4_I3_1_O I3=L9_LUT4_I3_14_I2_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_21_O I1=R9_LUT4_I3_20_O I2=R9_LUT4_I3_19_O I3=R9_LUT4_I3_18_O O=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L9_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I0 I1=L9_LUT4_I3_4_I1_LUT4_I2_I3 I2=L9_LUT4_I1_6_I2_LUT4_O_I0 I3=L9_LUT4_I1_6_I2_LUT4_O_I2 O=L9_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L9_LUT4_I3_I1_LUT4_O_I0 I1=L9_LUT4_I3_I1_LUT4_O_I1 I2=L9_LUT4_I3_I1_LUT4_O_I2 I3=L9_LUT4_I3_I1_LUT4_O_I3 O=L9_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=L9_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 I1=L9_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I1 I2=R9_LUT4_I3_23_O I3=R9_LUT4_I3_22_O O=L9_LUT4_I3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R9_LUT4_I3_20_O I1=R9_LUT4_I3_18_O I2=R9_LUT4_I3_19_O I3=R9_LUT4_I3_21_O O=L9_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=L9_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I1=R9_LUT4_I3_23_O_LUT4_I3_1_O I2=R9_LUT4_I3_23_O_LUT4_I3_2_O I3=L9_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=L9_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_21_O I1=R9_LUT4_I3_20_O I2=R9_LUT4_I3_19_O I3=R9_LUT4_I3_18_O O=L9_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I2=R9_LUT4_I3_23_O_LUT4_I2_O I3=L9_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 O=L9_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_21_O I1=R9_LUT4_I3_19_O I2=R9_LUT4_I3_18_O I3=R9_LUT4_I3_20_O O=L9_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R9_LUT4_I3_19_O I1=R9_LUT4_I3_20_O I2=R9_LUT4_I3_21_O I3=R9_LUT4_I3_18_O O=L9_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=L9_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I1=R9_LUT4_I3_23_O_LUT4_I2_O I2=R9_LUT4_I3_23_O_LUT4_I3_2_O I3=L9_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_21_O I1=R9_LUT4_I3_20_O I2=R9_LUT4_I3_19_O I3=R9_LUT4_I3_18_O O=L9_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=L9_LUT4_I3_I2_LUT4_O_I0 I1=R9_LUT4_I3_23_O_LUT4_I3_1_O I2=L9_LUT4_I3_I2_LUT4_O_I2 I3=L9_LUT4_I3_I2_LUT4_O_I3 O=L9_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R9_LUT4_I3_20_O I1=R9_LUT4_I3_21_O I2=R9_LUT4_I3_19_O I3=R9_LUT4_I3_18_O O=L9_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=L9_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I2=L9_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I3=R9_LUT4_I3_23_O_LUT4_I3_O O=L9_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_2_O I1=L9_LUT4_I3_14_I2_LUT4_O_I2_LUT4_O_I3 I2=R9_LUT4_I3_23_O_LUT4_I2_O I3=L9_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_21_O I1=R9_LUT4_I3_20_O I2=R9_LUT4_I3_18_O I3=R9_LUT4_I3_19_O O=L9_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=L9_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=L9_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 O=L9_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_O I1=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R9_LUT4_I3_23_O_LUT4_I3_1_O I3=L9_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=L9_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R9_LUT4_I3_23_O_LUT4_I3_2_O I1=L9_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=R9_LUT4_I3_23_O_LUT4_I2_O I3=L9_LUT4_I3_I1_LUT4_O_I0_LUT4_O_I1 O=L9_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=L9(1) D=R8(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(2) D=R8(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(11) D=R8(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(12) D=R8(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(13) D=R8(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(14) D=R8(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(15) D=R8(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(16) D=R8(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(17) D=R8(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(18) D=R8(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(19) D=R8(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(20) D=R8(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(3) D=R8(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(21) D=R8(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(22) D=R8(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(23) D=R8(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(24) D=R8(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(25) D=R8(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(26) D=R8(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(27) D=R8(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(28) D=R8(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(29) D=R8(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(30) D=R8(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(4) D=R8(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(31) D=R8(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(32) D=R8(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(5) D=R8(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(6) D=R8(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(7) D=R8(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(8) D=R8(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(9) D=R8(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=L9(10) D=R8(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:167.1-168.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r0(38) I1=uk.K_r0(0) I2=uk.decrypt I3=R0(21) O=R0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(22) I1=uk.K_r0(43) I2=uk.decrypt I3=R0(16) O=R0_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(6) I1=uk.K_r0(27) I2=uk.decrypt I3=R0(17) O=R0_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_10_O I3=R0_LUT4_I3_11_O O=R0_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_10_O I3=R0_LUT4_I3_11_O O=R0_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_10_O I3=R0_LUT4_I3_11_O O=R0_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r0(47) I1=uk.K_r0(11) I2=uk.decrypt I3=R0(12) O=R0_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_11_O I3=R0_LUT4_I3_10_O O=R0_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r0(42) I1=uk.K_r0(8) I2=uk.decrypt I3=R0(31) O=R0_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(29) I1=uk.K_r0(50) I2=uk.decrypt I3=R0(29) O=R0_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(52) I1=uk.K_r0(14) I2=uk.decrypt I3=R0(32) O=R0_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(30) I1=uk.K_r0(51) I2=uk.decrypt I3=R0(30) O=R0_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(14) I1=uk.K_r0(35) I2=uk.decrypt I3=R0(1) O=R0_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_16_O I3=R0_LUT4_I3_17_O O=R0_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_16_O I3=R0_LUT4_I3_17_O O=R0_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_16_O I3=R0_LUT4_I3_17_O O=R0_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_17_O I3=R0_LUT4_I3_16_O O=R0_LUT4_I3_16_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r0(2) I1=uk.K_r0(23) I2=uk.decrypt I3=R0(28) O=R0_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(34) I1=uk.K_r0(55) I2=uk.decrypt I3=R0(7) O=R0_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(25) I1=uk.K_r0(46) I2=uk.decrypt I3=R0(8) O=R0_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(44) I1=uk.K_r0(38) I2=uk.decrypt I3=R0(17) O=R0_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(40) I1=uk.K_r0(4) I2=uk.decrypt I3=R0(6) O=R0_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(17) I1=uk.K_r0(13) I2=uk.decrypt I3=R0(5) O=R0_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(5) I1=uk.K_r0(26) I2=uk.decrypt I3=R0(9) O=R0_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_22_O I3=R0_LUT4_I3_23_O O=R0_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_22_O I3=R0_LUT4_I3_23_O O=R0_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_22_O I3=R0_LUT4_I3_23_O O=R0_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r0(13) I1=uk.K_r0(34) I2=uk.decrypt I3=R0(4) O=R0_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_23_O I3=R0_LUT4_I3_22_O O=R0_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r0(15) I1=uk.K_r0(36) I2=uk.decrypt I3=R0(21) O=R0_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(37) I1=uk.K_r0(31) I2=uk.decrypt I3=R0(22) O=R0_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(21) I1=uk.K_r0(42) I2=uk.decrypt I3=R0(24) O=R0_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(50) I1=uk.K_r0(16) I2=uk.decrypt I3=R0(23) O=R0_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(0) I1=uk.K_r0(21) I2=uk.decrypt I3=R0(20) O=R0_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_28_O I3=R0_LUT4_I3_29_O O=R0_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_28_O I3=R0_LUT4_I3_29_O O=R0_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_28_O I3=R0_LUT4_I3_29_O O=R0_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r0(16) I1=uk.K_r0(37) I2=uk.decrypt I3=R0(25) O=R0_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_29_O I3=R0_LUT4_I3_28_O O=R0_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r0(7) I1=uk.K_r0(28) I2=uk.decrypt I3=R0(18) O=R0_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(20) I1=uk.K_r0(41) I2=uk.decrypt I3=R0(11) O=R0_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(3) I1=uk.K_r0(24) I2=uk.decrypt I3=R0(12) O=R0_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(19) I1=uk.K_r0(40) I2=uk.decrypt I3=R0(10) O=R0_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(11) I1=uk.K_r0(32) I2=uk.decrypt I3=R0(9) O=R0_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(39) I1=uk.K_r0(3) I2=uk.decrypt I3=R0(8) O=R0_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_34_O I3=R0_LUT4_I3_35_O O=R0_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_34_O I3=R0_LUT4_I3_35_O O=R0_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_34_O I3=R0_LUT4_I3_35_O O=R0_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r0(48) I1=uk.K_r0(12) I2=uk.decrypt I3=R0(13) O=R0_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_35_O I3=R0_LUT4_I3_34_O O=R0_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r0(54) I1=uk.K_r0(18) I2=uk.decrypt I3=R0(1) O=R0_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(12) I1=uk.K_r0(33) I2=uk.decrypt I3=R0(2) O=R0_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(24) I1=uk.K_r0(20) I2=uk.decrypt I3=R0(4) O=R0_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(46) I1=uk.K_r0(10) I2=uk.decrypt I3=R0(3) O=R0_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(9) I1=uk.K_r0(30) I2=uk.decrypt I3=R0(20) O=R0_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(33) I1=uk.K_r0(54) I2=uk.decrypt I3=R0(32) O=R0_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_40_O I3=R0_LUT4_I3_41_O O=R0_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_40_O I3=R0_LUT4_I3_41_O O=R0_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_40_O I3=R0_LUT4_I3_41_O O=R0_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r0(27) I1=uk.K_r0(48) I2=uk.decrypt I3=R0(5) O=R0_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_41_O I3=R0_LUT4_I3_40_O O=R0_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r0(8) I1=uk.K_r0(29) I2=uk.decrypt I3=R0(26) O=R0_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(45) I1=uk.K_r0(7) I2=uk.decrypt I3=R0(27) O=R0_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(23) I1=uk.K_r0(44) I2=uk.decrypt I3=R0(25) O=R0_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(28) I1=uk.K_r0(49) I2=uk.decrypt I3=R0(28) O=R0_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(51) I1=uk.K_r0(45) I2=uk.decrypt I3=R0(29) O=R0_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_46_O I3=R0_LUT4_I3_47_O O=R0_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_46_O I3=R0_LUT4_I3_47_O O=R0_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_46_O I3=R0_LUT4_I3_47_O O=R0_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r0(43) I1=uk.K_r0(9) I2=uk.decrypt I3=R0(24) O=R0_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_47_O I3=R0_LUT4_I3_46_O O=R0_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r0(49) I1=uk.K_r0(15) I2=uk.decrypt I3=R0(19) O=R0_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(41) I1=uk.K_r0(5) I2=uk.decrypt I3=R0(13) O=R0_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(10) I1=uk.K_r0(6) I2=uk.decrypt I3=R0(14) O=R0_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(26) I1=uk.K_r0(47) I2=uk.decrypt I3=R0(16) O=R0_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r0(18) I1=uk.K_r0(39) I2=uk.decrypt I3=R0(15) O=R0_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_O I3=R0_LUT4_I3_1_O O=R0_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_O I3=R0_LUT4_I3_1_O O=R0_LUT4_I3_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_O I3=R0_LUT4_I3_1_O O=R0_LUT4_I3_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_LUT4_I3_1_O I3=R0_LUT4_I3_O O=R0_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=R0(1) D=R0_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(2) D=R0_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(11) D=R0_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(12) D=R0_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(13) D=R0_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(14) D=R0_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(15) D=R0_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(16) D=R0_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(17) D=R0_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(18) D=R0_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(19) D=R0_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(20) D=R0_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(3) D=R0_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(21) D=R0_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(22) D=R0_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(23) D=R0_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(24) D=R0_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(25) D=R0_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(26) D=R0_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(27) D=R0_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(28) D=R0_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(29) D=R0_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(30) D=R0_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(4) D=R0_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(31) D=R0_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(32) D=R0_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(5) D=R0_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(6) D=R0_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(7) D=R0_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(8) D=R0_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(9) D=R0_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R0(10) D=R0_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:112.1-113.34|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I2 I3=IP(2) O=R0_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1 I2=R0_ff_CQZ_D_LUT4_O_1_I2 I3=IP(4) O=R0_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0 I1=R0_ff_CQZ_D_LUT4_O_10_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I2 I3=IP(7) O=R0_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_13_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(50) I1=key_r(2) I2=uk.decrypt I3=IP(56) O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(31) I1=key_r(38) I2=uk.decrypt I3=IP(61) O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2 I3=IP(8) O=R0_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011101111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_11_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_I0 I1=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_I3 O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_I0 O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=key_r(1) I1=key_r(8) I2=uk.decrypt I3=IP(51) O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(16) I1=key_r(23) I2=uk.decrypt I3=IP(52) O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(21) I1=key_r(14) I2=IP(50) I3=uk.decrypt O=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110001011010 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_12_I0 I1=R0_ff_CQZ_D_LUT4_O_12_I1 I2=R0_ff_CQZ_D_LUT4_O_12_I2 I3=IP(10) O=R0_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I1_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_12_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_12_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_12_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_12_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_12_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_12_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_I1_O I3=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_I1_O O=R0_ff_CQZ_D_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=IP(12) I2=R0_ff_CQZ_D_LUT4_O_13_I2 I3=R0_ff_CQZ_D_LUT4_O_13_I3 O=R0_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_13_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_13_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=IP(13) I3=R0_ff_CQZ_D_LUT4_O_14_I3 O=R0_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0 I1=R0_ff_CQZ_D_LUT4_O_8_I0 I2=R0_ff_CQZ_D_LUT4_O_15_I2 I3=IP(14) O=R0_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=key_r(51) I1=key_r(31) I2=uk.decrypt I3=IP(49) O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(29) I1=key_r(36) I2=uk.decrypt I3=IP(48) O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(45) I1=key_r(52) I2=uk.decrypt I3=IP(53) O=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=IP(15) I3=R0_ff_CQZ_D_LUT4_O_16_I3 O=R0_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_I3_O I3=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_16_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_I3_I1 I2=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_I3_I2 I3=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_30_I3 I1=R0_ff_CQZ_D_LUT4_O_17_I1 I2=R0_ff_CQZ_D_LUT4_O_17_I2 I3=IP(16) O=R0_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_17_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_17_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=IP(17) I3=R0_ff_CQZ_D_LUT4_O_18_I3 O=R0_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_18_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_19_I0 I1=R0_ff_CQZ_D_LUT4_O_19_I1 I2=R0_ff_CQZ_D_LUT4_O_19_I2 I3=IP(18) O=R0_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_19_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_19_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_19_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_19_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_19_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_19_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_19_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_19_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=key_r(22) I1=key_r(29) I2=uk.decrypt I3=IP(53) O=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(28) I1=key_r(35) I2=uk.decrypt I3=IP(56) O=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(44) I1=key_r(51) I2=uk.decrypt I3=IP(54) O=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(2) I1=key_r(9) I2=uk.decrypt I3=IP(55) O=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_I3_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_1_I2 I2=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I2 I3=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3 O=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_I3_I1 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=K1(1) I1=IP(6) I2=R0_ff_CQZ_D_LUT4_O_2_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3 O=R0_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0 I1=R0_ff_CQZ_D_LUT4_O_20_I1 I2=R0_ff_CQZ_D_LUT4_O_20_I2 I3=IP(20) O=R0_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011101111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_20_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_20_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_20_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_20_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_20_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_20_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_26_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2 O=R0_ff_CQZ_D_LUT4_O_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=IP(21) I2=R0_ff_CQZ_D_LUT4_O_21_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I3 O=R0_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_I0_I3 O=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=key_r(36) I1=key_r(43) I2=uk.decrypt I3=IP(61) O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(37) I1=key_r(44) I2=uk.decrypt I3=IP(62) O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(49) I1=key_r(1) I2=uk.decrypt I3=IP(63) O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(0) I1=key_r(7) I2=uk.decrypt I3=IP(64) O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_I3_O O=R0_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101100001111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2 I3=IP(22) O=R0_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=key_r(52) I1=key_r(0) I2=uk.decrypt I3=IP(59) O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(35) I1=key_r(42) I2=uk.decrypt I3=IP(60) O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(30) I1=key_r(37) I2=uk.decrypt I3=IP(57) O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(15) I1=key_r(22) I2=uk.decrypt I3=IP(58) O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_23_I0 I1=R0_ff_CQZ_D_LUT4_O_23_I1 I2=R0_ff_CQZ_D_LUT4_O_23_I2 I3=IP(23) O=R0_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I3 I3=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_23_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_23_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_23_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_23_I1_LUT4_O_I3_LUT4_I2_I3 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_23_I1_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_23_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_23_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_23_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_23_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_23_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_23_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_23_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_24_I0 I1=R0_ff_CQZ_D_LUT4_O_24_I1 I2=R0_ff_CQZ_D_LUT4_O_24_I2 I3=IP(24) O=R0_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I1_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I2=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=IP(25) I3=R0_ff_CQZ_D_LUT4_O_25_I3 O=R0_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_25_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_11_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2 I3=IP(26) O=R0_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000010111111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_12_I1 O=R0_ff_CQZ_D_LUT4_O_26_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_I1_O I1=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_26_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_26_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_26_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_26_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_26_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_26_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_26_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=key_r(13) I1=key_r(20) I2=uk.decrypt I3=IP(49) O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(54) I1=key_r(4) I2=uk.decrypt I3=IP(44) O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=key_r(25) I1=key_r(32) I2=uk.decrypt I3=IP(47) O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(33) I1=key_r(40) I2=uk.decrypt I3=IP(48) O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(17) I1=key_r(24) I2=uk.decrypt I3=IP(46) O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(48) I1=key_r(55) I2=uk.decrypt I3=IP(45) O=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=IP(27) I3=R0_ff_CQZ_D_LUT4_O_27_I3 O=R0_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_27_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=IP(28) I2=R0_ff_CQZ_D_LUT4_O_28_I2 I3=R0_ff_CQZ_D_LUT4_O_28_I3 O=R0_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2_LUT4_I2_I3 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100011100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_19_I2 I2=R0_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_28_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=IP(29) I3=R0_ff_CQZ_D_LUT4_O_29_I3 O=R0_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I2 I2=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I3 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001100110001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(55) I1=key_r(5) I2=uk.decrypt I3=IP(45) O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(46) I1=key_r(53) I2=uk.decrypt I3=IP(40) O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=key_r(26) I1=key_r(33) I2=uk.decrypt I3=IP(42) O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(10) I1=key_r(17) I2=uk.decrypt I3=IP(44) O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(18) I1=key_r(25) I2=uk.decrypt I3=IP(41) O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(27) I1=key_r(34) I2=uk.decrypt I3=IP(43) O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_3_I0 I1=R0_ff_CQZ_D_LUT4_O_3_I1 I2=R0_ff_CQZ_D_LUT4_O_3_I2 I3=IP(9) O=R0_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=K1(1) I1=IP(30) I2=R0_ff_CQZ_D_LUT4_O_30_I2 I3=R0_ff_CQZ_D_LUT4_O_30_I3 O=R0_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I2 I3=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_30_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_1_O I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_30_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_24_I0_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_2_I2_LUT4_I1_I0_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I2 I3=IP(32) O=R0_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000001001111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110111001111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_31_I0_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110011001010 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_31_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I2=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_23_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3 I3=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001101011111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I2=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000111111111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_3_I1 I3=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3 O=R0_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_4_I0 I1=R0_ff_CQZ_D_LUT4_O_4_I1 I2=R0_ff_CQZ_D_LUT4_O_4_I2 I3=IP(19) O=R0_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_I2_I3 O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_4_I1 I3=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I2 I2=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=IP(31) I2=R0_ff_CQZ_D_LUT4_O_5_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I3 O=R0_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(34) I1=key_r(41) I2=uk.decrypt I3=IP(37) O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=key_r(40) I1=key_r(47) I2=uk.decrypt I3=IP(64) O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=key_r(4) I1=key_r(11) I2=uk.decrypt I3=IP(33) O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(6) I1=key_r(13) I2=uk.decrypt I3=IP(36) O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(53) I1=key_r(3) I2=uk.decrypt I3=IP(35) O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(19) I1=key_r(26) I2=uk.decrypt I3=IP(34) O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_23_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0 I1=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_6_I2 I3=IP(11) O=R0_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100001011 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(23) I1=key_r(30) I2=uk.decrypt I3=IP(57) O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(7) I1=key_r(14) I2=uk.decrypt I3=IP(52) O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_I3_I1 I2=R0_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3 I2=R0_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I2 I3=R0_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=IP(1) I2=R0_ff_CQZ_D_LUT4_O_7_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I3 O=R0_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_I1_O I3=R0_ff_CQZ_D_LUT4_O_12_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_8_I0 I1=R0_ff_CQZ_D_LUT4_O_8_I1 I2=R0_ff_CQZ_D_LUT4_O_8_I2 I3=IP(3) O=R0_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000010001111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_I0 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_8_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I1_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_11_I2 I3=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_11_I2_LUT4_O_I3_LUT4_I2_I0 I3=R0_ff_CQZ_D_LUT4_O_15_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=IP(5) I3=R0_ff_CQZ_D_LUT4_O_9_I3 O=R0_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111110101 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(28) I1=key_r(21) I2=IP(33) I3=uk.decrypt O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110001011010 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(9) I1=key_r(16) I2=uk.decrypt I3=IP(60) O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_I3_O I3=R0_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100001011 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001101011111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_I3_O O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001111110101 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_2_O I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I2_LUT4_I0_I3 I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1 I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I2 I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(12) I1=key_r(19) I2=uk.decrypt I3=IP(41) O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=key_r(20) I1=key_r(27) I2=uk.decrypt I3=IP(36) O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_19_I1_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111100 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=key_r(41) I1=key_r(48) I2=uk.decrypt I3=IP(39) O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(24) I1=key_r(6) I2=uk.decrypt I3=IP(37) O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(32) I1=key_r(39) I2=uk.decrypt I3=IP(40) O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=key_r(47) I1=key_r(54) I2=uk.decrypt I3=IP(38) O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=R0_ff_CQZ_D_LUT4_O_19_I2_LUT4_O_I3_LUT4_O_I1 I3=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_2_O I1=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_1_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=R0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=R0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=R0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=uk.K_r10(42) I1=uk.K_r10(23) I2=uk.decrypt I3=R10(21) O=R10_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(30) I1=uk.K_r10(35) I2=uk.decrypt I3=R10(16) O=R10_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(12) I1=uk.K_r10(46) I2=uk.decrypt I3=R10(17) O=R10_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_10_O I3=R10_LUT4_I3_11_O O=R10_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_10_O I3=R10_LUT4_I3_11_O O=R10_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_10_O I3=R10_LUT4_I3_11_O O=R10_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r10(53) I1=uk.K_r10(5) I2=uk.decrypt I3=R10(12) O=R10_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_11_O I3=R10_LUT4_I3_10_O O=R10_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r10(1) I1=uk.K_r10(37) I2=uk.decrypt I3=R10(32) O=R10_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(50) I1=uk.K_r10(0) I2=uk.decrypt I3=R10(31) O=R10_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(7) I1=uk.K_r10(43) I2=uk.decrypt I3=R10(30) O=R10_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(37) I1=uk.K_r10(42) I2=uk.decrypt I3=R10(29) O=R10_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(38) I1=uk.K_r10(15) I2=uk.decrypt I3=R10(28) O=R10_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_16_O I3=R10_LUT4_I3_17_O O=R10_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_16_O I3=R10_LUT4_I3_17_O O=R10_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_16_O I3=R10_LUT4_I3_17_O O=R10_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r10(22) I1=uk.K_r10(31) I2=uk.decrypt I3=R10(1) O=R10_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_17_O I3=R10_LUT4_I3_16_O O=R10_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r10(6) I1=uk.K_r10(40) I2=uk.decrypt I3=R10(8) O=R10_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(40) I1=uk.K_r10(17) I2=uk.decrypt I3=R10(7) O=R10_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(21) I1=uk.K_r10(2) I2=uk.decrypt I3=R10(17) O=R10_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(46) I1=uk.K_r10(55) I2=uk.decrypt I3=R10(6) O=R10_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(55) I1=uk.K_r10(32) I2=uk.decrypt I3=R10(5) O=R10_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(11) I1=uk.K_r10(20) I2=uk.decrypt I3=R10(9) O=R10_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_22_O I3=R10_LUT4_I3_23_O O=R10_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_22_O I3=R10_LUT4_I3_23_O O=R10_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_22_O I3=R10_LUT4_I3_23_O O=R10_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r10(19) I1=uk.K_r10(53) I2=uk.decrypt I3=R10(4) O=R10_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_23_O I3=R10_LUT4_I3_22_O O=R10_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r10(29) I1=uk.K_r10(38) I2=uk.decrypt I3=R10(24) O=R10_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(31) I1=uk.K_r10(8) I2=uk.decrypt I3=R10(23) O=R10_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(14) I1=uk.K_r10(50) I2=uk.decrypt I3=R10(22) O=R10_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(23) I1=uk.K_r10(28) I2=uk.decrypt I3=R10(21) O=R10_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(52) I1=uk.K_r10(29) I2=uk.decrypt I3=R10(25) O=R10_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_28_O I3=R10_LUT4_I3_29_O O=R10_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_28_O I3=R10_LUT4_I3_29_O O=R10_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_28_O I3=R10_LUT4_I3_29_O O=R10_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r10(8) I1=uk.K_r10(44) I2=uk.decrypt I3=R10(20) O=R10_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_29_O I3=R10_LUT4_I3_28_O O=R10_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r10(15) I1=uk.K_r10(51) I2=uk.decrypt I3=R10(18) O=R10_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(25) I1=uk.K_r10(34) I2=uk.decrypt I3=R10(10) O=R10_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(17) I1=uk.K_r10(26) I2=uk.decrypt I3=R10(9) O=R10_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(41) I1=uk.K_r10(18) I2=uk.decrypt I3=R10(12) O=R10_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(26) I1=uk.K_r10(3) I2=uk.decrypt I3=R10(11) O=R10_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(20) I1=uk.K_r10(54) I2=uk.decrypt I3=R10(8) O=R10_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_34_O I3=R10_LUT4_I3_35_O O=R10_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_34_O I3=R10_LUT4_I3_35_O O=R10_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_34_O I3=R10_LUT4_I3_35_O O=R10_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk.K_r10(54) I1=uk.K_r10(6) I2=uk.decrypt I3=R10(13) O=R10_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_35_O I3=R10_LUT4_I3_34_O O=R10_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r10(5) I1=uk.K_r10(39) I2=uk.decrypt I3=R10(4) O=R10_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(27) I1=uk.K_r10(4) I2=uk.decrypt I3=R10(3) O=R10_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(18) I1=uk.K_r10(27) I2=uk.decrypt I3=R10(2) O=R10_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(3) I1=uk.K_r10(12) I2=uk.decrypt I3=R10(1) O=R10_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(45) I1=uk.K_r10(22) I2=uk.decrypt I3=R10(20) O=R10_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(33) I1=uk.K_r10(10) I2=uk.decrypt I3=R10(5) O=R10_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_40_O I3=R10_LUT4_I3_41_O O=R10_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_40_O I3=R10_LUT4_I3_41_O O=R10_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_40_O I3=R10_LUT4_I3_41_O O=R10_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r10(39) I1=uk.K_r10(48) I2=uk.decrypt I3=R10(32) O=R10_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_41_O I3=R10_LUT4_I3_40_O O=R10_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r10(0) I1=uk.K_r10(36) I2=uk.decrypt I3=R10(25) O=R10_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(49) I1=uk.K_r10(30) I2=uk.decrypt I3=R10(27) O=R10_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(36) I1=uk.K_r10(45) I2=uk.decrypt I3=R10(28) O=R10_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(16) I1=uk.K_r10(21) I2=uk.decrypt I3=R10(26) O=R10_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(28) I1=uk.K_r10(9) I2=uk.decrypt I3=R10(29) O=R10_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_46_O I3=R10_LUT4_I3_47_O O=R10_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_46_O I3=R10_LUT4_I3_47_O O=R10_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_46_O I3=R10_LUT4_I3_47_O O=R10_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r10(51) I1=uk.K_r10(1) I2=uk.decrypt I3=R10(24) O=R10_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_47_O I3=R10_LUT4_I3_46_O O=R10_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r10(2) I1=uk.K_r10(7) I2=uk.decrypt I3=R10(19) O=R10_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(48) I1=uk.K_r10(25) I2=uk.decrypt I3=R10(14) O=R10_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(47) I1=uk.K_r10(24) I2=uk.decrypt I3=R10(13) O=R10_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(32) I1=uk.K_r10(41) I2=uk.decrypt I3=R10(16) O=R10_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r10(24) I1=uk.K_r10(33) I2=uk.decrypt I3=R10(15) O=R10_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_O I3=R10_LUT4_I3_1_O O=R10_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_O I3=R10_LUT4_I3_1_O O=R10_LUT4_I3_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_O I3=R10_LUT4_I3_1_O O=R10_LUT4_I3_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R10_LUT4_I3_1_O I3=R10_LUT4_I3_O O=R10_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=R10(1) D=R10_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(2) D=R10_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(11) D=R10_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(12) D=R10_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(13) D=R10_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(14) D=R10_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(15) D=R10_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(16) D=R10_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(17) D=R10_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(18) D=R10_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(19) D=R10_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(20) D=R10_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(3) D=R10_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(21) D=R10_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(22) D=R10_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(23) D=R10_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(24) D=R10_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(25) D=R10_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(26) D=R10_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(27) D=R10_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(28) D=R10_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(29) D=R10_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(30) D=R10_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(4) D=R10_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(31) D=R10_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(32) D=R10_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(5) D=R10_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(6) D=R10_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(7) D=R10_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(8) D=R10_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(9) D=R10_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R10(10) D=R10_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:176.1-177.28|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r11(7) I1=uk.K_r11(16) I2=uk.decrypt I3=R11(17) O=R11_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(1) I1=uk.K_r11(38) I2=uk.decrypt I3=R11(18) O=R11_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(55) I1=uk.K_r11(3) I2=uk.decrypt I3=R11(17) O=R11_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_10_O I3=R11_LUT4_I3_11_O O=R11_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_10_O I3=R11_LUT4_I3_11_O O=R11_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_10_O I3=R11_LUT4_I3_11_O O=R11_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(39) I1=uk.K_r11(19) I2=uk.decrypt I3=R11(12) O=R11_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_11_O I3=R11_LUT4_I3_10_O O=R11_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(23) I1=uk.K_r11(1) I2=uk.decrypt I3=R11(29) O=R11_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(52) I1=uk.K_r11(2) I2=uk.decrypt I3=R11(30) O=R11_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(42) I1=uk.K_r11(51) I2=uk.decrypt I3=R11(32) O=R11_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(36) I1=uk.K_r11(14) I2=uk.decrypt I3=R11(31) O=R11_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(8) I1=uk.K_r11(45) I2=uk.decrypt I3=R11(1) O=R11_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_16_O I3=R11_LUT4_I3_17_O O=R11_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_16_O I3=R11_LUT4_I3_17_O O=R11_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_16_O I3=R11_LUT4_I3_17_O O=R11_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk.K_r11(51) I1=uk.K_r11(29) I2=uk.decrypt I3=R11(28) O=R11_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_17_O I3=R11_LUT4_I3_16_O O=R11_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(17) I1=uk.K_r11(54) I2=uk.decrypt I3=R11(8) O=R11_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(26) I1=uk.K_r11(6) I2=uk.decrypt I3=R11(7) O=R11_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(31) I1=uk.K_r11(36) I2=uk.decrypt I3=R11(20) O=R11_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(32) I1=uk.K_r11(12) I2=uk.decrypt I3=R11(6) O=R11_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(41) I1=uk.K_r11(46) I2=uk.decrypt I3=R11(5) O=R11_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(54) I1=uk.K_r11(34) I2=uk.decrypt I3=R11(9) O=R11_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_22_O I3=R11_LUT4_I3_23_O O=R11_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_22_O I3=R11_LUT4_I3_23_O O=R11_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_22_O I3=R11_LUT4_I3_23_O O=R11_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r11(5) I1=uk.K_r11(10) I2=uk.decrypt I3=R11(4) O=R11_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_23_O I3=R11_LUT4_I3_22_O O=R11_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(15) I1=uk.K_r11(52) I2=uk.decrypt I3=R11(24) O=R11_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(44) I1=uk.K_r11(22) I2=uk.decrypt I3=R11(23) O=R11_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(0) I1=uk.K_r11(9) I2=uk.decrypt I3=R11(22) O=R11_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(9) I1=uk.K_r11(42) I2=uk.decrypt I3=R11(21) O=R11_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(38) I1=uk.K_r11(43) I2=uk.decrypt I3=R11(25) O=R11_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_28_O I3=R11_LUT4_I3_29_O O=R11_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_28_O I3=R11_LUT4_I3_29_O O=R11_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_28_O I3=R11_LUT4_I3_29_O O=R11_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(49) I1=uk.K_r11(31) I2=uk.decrypt I3=R11(20) O=R11_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_29_O I3=R11_LUT4_I3_28_O O=R11_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(43) I1=uk.K_r11(21) I2=uk.decrypt I3=R11(19) O=R11_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(3) I1=uk.K_r11(40) I2=uk.decrypt I3=R11(9) O=R11_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(11) I1=uk.K_r11(48) I2=uk.decrypt I3=R11(10) O=R11_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(12) I1=uk.K_r11(17) I2=uk.decrypt I3=R11(11) O=R11_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(27) I1=uk.K_r11(32) I2=uk.decrypt I3=R11(12) O=R11_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(40) I1=uk.K_r11(20) I2=uk.decrypt I3=R11(13) O=R11_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_34_O I3=R11_LUT4_I3_35_O O=R11_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_34_O I3=R11_LUT4_I3_35_O O=R11_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_34_O I3=R11_LUT4_I3_35_O O=R11_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(6) I1=uk.K_r11(11) I2=uk.decrypt I3=R11(8) O=R11_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_35_O I3=R11_LUT4_I3_34_O O=R11_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(13) I1=uk.K_r11(18) I2=uk.decrypt I3=R11(3) O=R11_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(48) I1=uk.K_r11(53) I2=uk.decrypt I3=R11(4) O=R11_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(4) I1=uk.K_r11(41) I2=uk.decrypt I3=R11(2) O=R11_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(46) I1=uk.K_r11(26) I2=uk.decrypt I3=R11(1) O=R11_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(28) I1=uk.K_r11(37) I2=uk.decrypt I3=R11(21) O=R11_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(19) I1=uk.K_r11(24) I2=uk.decrypt I3=R11(5) O=R11_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_40_O I3=R11_LUT4_I3_41_O O=R11_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_40_O I3=R11_LUT4_I3_41_O O=R11_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_40_O I3=R11_LUT4_I3_41_O O=R11_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(25) I1=uk.K_r11(5) I2=uk.decrypt I3=R11(32) O=R11_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_41_O I3=R11_LUT4_I3_40_O O=R11_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(22) I1=uk.K_r11(0) I2=uk.decrypt I3=R11(28) O=R11_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(35) I1=uk.K_r11(44) I2=uk.decrypt I3=R11(27) O=R11_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(2) I1=uk.K_r11(35) I2=uk.decrypt I3=R11(26) O=R11_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(45) I1=uk.K_r11(50) I2=uk.decrypt I3=R11(25) O=R11_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(37) I1=uk.K_r11(15) I2=uk.decrypt I3=R11(24) O=R11_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_46_O I3=R11_LUT4_I3_47_O O=R11_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_46_O I3=R11_LUT4_I3_47_O O=R11_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_46_O I3=R11_LUT4_I3_47_O O=R11_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r11(14) I1=uk.K_r11(23) I2=uk.decrypt I3=R11(29) O=R11_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_47_O I3=R11_LUT4_I3_46_O O=R11_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_4_O I3=R11_LUT4_I3_5_O O=R11_LUT4_I3_4_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_4_O I3=R11_LUT4_I3_5_O O=R11_LUT4_I3_4_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_4_O I3=R11_LUT4_I3_5_O O=R11_LUT4_I3_4_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(16) I1=uk.K_r11(49) I2=uk.decrypt I3=R11(16) O=R11_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R11_LUT4_I3_5_O I3=R11_LUT4_I3_4_O O=R11_LUT4_I3_5_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r11(33) I1=uk.K_r11(13) I2=uk.decrypt I3=R11(13) O=R11_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(34) I1=uk.K_r11(39) I2=uk.decrypt I3=R11(14) O=R11_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(18) I1=uk.K_r11(55) I2=uk.decrypt I3=R11(16) O=R11_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r11(10) I1=uk.K_r11(47) I2=uk.decrypt I3=R11(15) O=R11_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=R11(1) D=R11_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(2) D=R11_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(11) D=R11_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(12) D=R11_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(13) D=R11_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(14) D=R11_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(15) D=R11_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(16) D=R11_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(17) D=R11_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(18) D=R11_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(19) D=R11_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(20) D=R11_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(3) D=R11_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(21) D=R11_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(22) D=R11_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(23) D=R11_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(24) D=R11_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(25) D=R11_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(26) D=R11_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(27) D=R11_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(28) D=R11_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(29) D=R11_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(30) D=R11_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(4) D=R11_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(31) D=R11_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(32) D=R11_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(5) D=R11_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(6) D=R11_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(7) D=R11_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(8) D=R11_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(9) D=R11_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R11(10) D=R11_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:182.1-183.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r12(14) I1=uk.K_r12(51) I2=uk.decrypt I3=R12(21) O=R12_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(2) I1=uk.K_r12(8) I2=uk.decrypt I3=R12(16) O=R12_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(41) I1=uk.K_r12(17) I2=uk.decrypt I3=R12(17) O=R12_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_10_O I3=R12_LUT4_I3_11_O O=R12_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_10_O I3=R12_LUT4_I3_11_O O=R12_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_10_O I3=R12_LUT4_I3_11_O O=R12_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(25) I1=uk.K_r12(33) I2=uk.decrypt I3=R12(12) O=R12_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_11_O I3=R12_LUT4_I3_10_O O=R12_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(28) I1=uk.K_r12(38) I2=uk.decrypt I3=R12(32) O=R12_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(22) I1=uk.K_r12(28) I2=uk.decrypt I3=R12(31) O=R12_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(38) I1=uk.K_r12(16) I2=uk.decrypt I3=R12(30) O=R12_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(9) I1=uk.K_r12(15) I2=uk.decrypt I3=R12(29) O=R12_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(37) I1=uk.K_r12(43) I2=uk.decrypt I3=R12(28) O=R12_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_16_O I3=R12_LUT4_I3_17_O O=R12_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_16_O I3=R12_LUT4_I3_17_O O=R12_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_16_O I3=R12_LUT4_I3_17_O O=R12_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(49) I1=uk.K_r12(0) I2=uk.decrypt I3=R12(1) O=R12_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_17_O I3=R12_LUT4_I3_16_O O=R12_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(12) I1=uk.K_r12(20) I2=uk.decrypt I3=R12(7) O=R12_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(18) I1=uk.K_r12(26) I2=uk.decrypt I3=R12(6) O=R12_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(52) I1=uk.K_r12(30) I2=uk.decrypt I3=R12(17) O=R12_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(27) I1=uk.K_r12(3) I2=uk.decrypt I3=R12(5) O=R12_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(3) I1=uk.K_r12(11) I2=uk.decrypt I3=R12(8) O=R12_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(40) I1=uk.K_r12(48) I2=uk.decrypt I3=R12(9) O=R12_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_22_O I3=R12_LUT4_I3_23_O O=R12_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_22_O I3=R12_LUT4_I3_23_O O=R12_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_22_O I3=R12_LUT4_I3_23_O O=R12_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk.K_r12(48) I1=uk.K_r12(24) I2=uk.decrypt I3=R12(4) O=R12_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_23_O I3=R12_LUT4_I3_22_O O=R12_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(50) I1=uk.K_r12(1) I2=uk.decrypt I3=R12(21) O=R12_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(45) I1=uk.K_r12(23) I2=uk.decrypt I3=R12(22) O=R12_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(1) I1=uk.K_r12(7) I2=uk.decrypt I3=R12(24) O=R12_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(30) I1=uk.K_r12(36) I2=uk.decrypt I3=R12(23) O=R12_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(51) I1=uk.K_r12(2) I2=uk.decrypt I3=R12(25) O=R12_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_28_O I3=R12_LUT4_I3_29_O O=L12_LUT4_I1_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_28_O I3=R12_LUT4_I3_29_O O=R12_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_28_O I3=R12_LUT4_I3_29_O O=R12_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(35) I1=uk.K_r12(45) I2=uk.decrypt I3=R12(20) O=R12_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_29_O I3=R12_LUT4_I3_28_O O=L12_LUT4_I1_2_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(42) I1=uk.K_r12(52) I2=uk.decrypt I3=R12(18) O=R12_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(55) I1=uk.K_r12(6) I2=uk.decrypt I3=R12(11) O=R12_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(13) I1=uk.K_r12(46) I2=uk.decrypt I3=R12(12) O=R12_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(54) I1=uk.K_r12(5) I2=uk.decrypt I3=R12(10) O=R12_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(46) I1=uk.K_r12(54) I2=uk.decrypt I3=R12(9) O=R12_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(26) I1=uk.K_r12(34) I2=uk.decrypt I3=R12(13) O=R12_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_34_O I3=R12_LUT4_I3_35_O O=R12_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_34_O I3=R12_LUT4_I3_35_O O=R12_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_34_O I3=R12_LUT4_I3_35_O O=R12_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(17) I1=uk.K_r12(25) I2=uk.decrypt I3=R12(8) O=R12_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_35_O I3=R12_LUT4_I3_34_O O=R12_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(34) I1=uk.K_r12(10) I2=uk.decrypt I3=R12(4) O=R12_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(24) I1=uk.K_r12(32) I2=uk.decrypt I3=R12(3) O=R12_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(47) I1=uk.K_r12(55) I2=uk.decrypt I3=R12(2) O=R12_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(32) I1=uk.K_r12(40) I2=uk.decrypt I3=R12(1) O=R12_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(44) I1=uk.K_r12(50) I2=uk.decrypt I3=R12(20) O=R12_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(11) I1=uk.K_r12(19) I2=uk.decrypt I3=R12(32) O=R12_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_40_O I3=R12_LUT4_I3_41_O O=R12_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_40_O I3=R12_LUT4_I3_41_O O=R12_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_40_O I3=R12_LUT4_I3_41_O O=R12_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r12(5) I1=uk.K_r12(13) I2=uk.decrypt I3=R12(5) O=R12_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_41_O I3=R12_LUT4_I3_40_O O=R12_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(31) I1=uk.K_r12(9) I2=uk.decrypt I3=R12(25) O=R12_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(21) I1=uk.K_r12(31) I2=uk.decrypt I3=R12(27) O=R12_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(8) I1=uk.K_r12(14) I2=uk.decrypt I3=R12(28) O=R12_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(43) I1=uk.K_r12(49) I2=uk.decrypt I3=R12(26) O=R12_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(0) I1=uk.K_r12(37) I2=uk.decrypt I3=R12(29) O=R12_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_46_O I3=R12_LUT4_I3_47_O O=R12_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_46_O I3=R12_LUT4_I3_47_O O=R12_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_46_O I3=R12_LUT4_I3_47_O O=R12_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r12(23) I1=uk.K_r12(29) I2=uk.decrypt I3=R12(24) O=R12_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_47_O I3=R12_LUT4_I3_46_O O=R12_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r12(29) I1=uk.K_r12(35) I2=uk.decrypt I3=R12(19) O=R12_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(20) I1=uk.K_r12(53) I2=uk.decrypt I3=R12(14) O=R12_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(19) I1=uk.K_r12(27) I2=uk.decrypt I3=R12(13) O=R12_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(4) I1=uk.K_r12(12) I2=uk.decrypt I3=R12(16) O=R12_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r12(53) I1=uk.K_r12(4) I2=uk.decrypt I3=R12(15) O=R12_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_O I3=R12_LUT4_I3_1_O O=R12_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_O I3=R12_LUT4_I3_1_O O=R12_LUT4_I3_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_O I3=R12_LUT4_I3_1_O O=R12_LUT4_I3_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R12_LUT4_I3_1_O I3=R12_LUT4_I3_O O=R12_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=R12(1) D=R12_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(2) D=R12_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(11) D=R12_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(12) D=R12_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(13) D=R12_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(14) D=R12_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(15) D=R12_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(16) D=R12_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(17) D=R12_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(18) D=R12_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(19) D=R12_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(20) D=R12_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(3) D=R12_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(21) D=R12_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(22) D=R12_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(23) D=R12_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(24) D=R12_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(25) D=R12_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(26) D=R12_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(27) D=R12_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(28) D=R12_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(29) D=R12_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(30) D=R12_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(4) D=R12_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(31) D=R12_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(32) D=R12_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(5) D=R12_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(6) D=R12_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(7) D=R12_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(8) D=R12_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(9) D=R12_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R12(10) D=R12_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:188.1-189.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r13(38) I1=uk.K_r13(44) I2=uk.decrypt I3=R13(17) O=R13_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(28) I1=uk.K_r13(7) I2=uk.decrypt I3=R13(18) O=R13_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(11) I1=uk.K_r13(47) I2=uk.decrypt I3=R13(12) O=R13_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_10_O I3=R13_LUT4_I3_11_O O=R13_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_10_O I3=R13_LUT4_I3_11_O O=R13_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_10_O I3=R13_LUT4_I3_11_O O=R13_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(27) I1=uk.K_r13(6) I2=uk.decrypt I3=R13(17) O=R13_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_11_O I3=R13_LUT4_I3_10_O O=R13_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(51) I1=uk.K_r13(30) I2=uk.decrypt I3=R13(30) O=R13_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(8) I1=uk.K_r13(42) I2=uk.decrypt I3=R13(31) O=R13_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(50) I1=uk.K_r13(29) I2=uk.decrypt I3=R13(29) O=R13_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(14) I1=uk.K_r13(52) I2=uk.decrypt I3=R13(32) O=R13_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(35) I1=uk.K_r13(14) I2=uk.decrypt I3=R13(1) O=R13_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_16_O I3=R13_LUT4_I3_17_O O=R13_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_16_O I3=R13_LUT4_I3_17_O O=R13_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_16_O I3=R13_LUT4_I3_17_O O=R13_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r13(23) I1=uk.K_r13(2) I2=uk.decrypt I3=R13(28) O=R13_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_17_O I3=R13_LUT4_I3_16_O O=R13_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(4) I1=uk.K_r13(40) I2=uk.decrypt I3=R13(6) O=R13_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(13) I1=uk.K_r13(17) I2=uk.decrypt I3=R13(5) O=R13_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(30) I1=uk.K_r13(9) I2=uk.decrypt I3=R13(20) O=R13_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(46) I1=uk.K_r13(25) I2=uk.decrypt I3=R13(8) O=R13_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(55) I1=uk.K_r13(34) I2=uk.decrypt I3=R13(7) O=R13_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(26) I1=uk.K_r13(5) I2=uk.decrypt I3=R13(9) O=R13_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_22_O I3=R13_LUT4_I3_23_O O=R13_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_22_O I3=R13_LUT4_I3_23_O O=R13_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_22_O I3=R13_LUT4_I3_23_O O=R13_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r13(34) I1=uk.K_r13(13) I2=uk.decrypt I3=R13(4) O=R13_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_23_O I3=R13_LUT4_I3_22_O O=R13_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(36) I1=uk.K_r13(15) I2=uk.decrypt I3=R13(21) O=R13_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(31) I1=uk.K_r13(37) I2=uk.decrypt I3=R13(22) O=R13_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(42) I1=uk.K_r13(21) I2=uk.decrypt I3=R13(24) O=R13_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(16) I1=uk.K_r13(50) I2=uk.decrypt I3=R13(23) O=R13_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(37) I1=uk.K_r13(16) I2=uk.decrypt I3=R13(25) O=R13_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_28_O I3=R13_LUT4_I3_29_O O=R13_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_28_O I3=R13_LUT4_I3_29_O O=R13_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_28_O I3=R13_LUT4_I3_29_O O=R13_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(21) I1=uk.K_r13(0) I2=uk.decrypt I3=R13(20) O=R13_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_29_O I3=R13_LUT4_I3_28_O O=R13_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(15) I1=uk.K_r13(49) I2=uk.decrypt I3=R13(19) O=R13_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(24) I1=uk.K_r13(3) I2=uk.decrypt I3=R13(12) O=R13_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(32) I1=uk.K_r13(11) I2=uk.decrypt I3=R13(9) O=R13_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(41) I1=uk.K_r13(20) I2=uk.decrypt I3=R13(11) O=R13_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(40) I1=uk.K_r13(19) I2=uk.decrypt I3=R13(10) O=R13_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(12) I1=uk.K_r13(48) I2=uk.decrypt I3=R13(13) O=R13_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_34_O I3=R13_LUT4_I3_35_O O=R13_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_34_O I3=R13_LUT4_I3_35_O O=R13_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_34_O I3=R13_LUT4_I3_35_O O=R13_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(3) I1=uk.K_r13(39) I2=uk.decrypt I3=R13(8) O=R13_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_35_O I3=R13_LUT4_I3_34_O O=R13_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(10) I1=uk.K_r13(46) I2=uk.decrypt I3=R13(3) O=R13_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(20) I1=uk.K_r13(24) I2=uk.decrypt I3=R13(4) O=R13_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(33) I1=uk.K_r13(12) I2=uk.decrypt I3=R13(2) O=R13_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(18) I1=uk.K_r13(54) I2=uk.decrypt I3=R13(1) O=R13_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(43) I1=uk.K_r13(22) I2=uk.decrypt I3=R13(16) O=R13_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(48) I1=uk.K_r13(27) I2=uk.decrypt I3=R13(5) O=R13_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_40_O I3=R13_LUT4_I3_41_O O=R13_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_40_O I3=R13_LUT4_I3_41_O O=R13_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_40_O I3=R13_LUT4_I3_41_O O=R13_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(54) I1=uk.K_r13(33) I2=uk.decrypt I3=R13(32) O=R13_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_41_O I3=R13_LUT4_I3_40_O O=R13_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(44) I1=uk.K_r13(23) I2=uk.decrypt I3=R13(25) O=R13_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(7) I1=uk.K_r13(45) I2=uk.decrypt I3=R13(27) O=R13_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(29) I1=uk.K_r13(8) I2=uk.decrypt I3=R13(26) O=R13_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(49) I1=uk.K_r13(28) I2=uk.decrypt I3=R13(28) O=R13_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(9) I1=uk.K_r13(43) I2=uk.decrypt I3=R13(24) O=R13_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_46_O I3=R13_LUT4_I3_47_O O=R13_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_46_O I3=R13_LUT4_I3_47_O O=R13_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_46_O I3=R13_LUT4_I3_47_O O=R13_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(45) I1=uk.K_r13(51) I2=uk.decrypt I3=R13(29) O=R13_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_47_O I3=R13_LUT4_I3_46_O O=R13_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_4_O I3=R13_LUT4_I3_5_O O=R13_LUT4_I3_4_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_4_O I3=R13_LUT4_I3_5_O O=R13_LUT4_I3_4_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_4_O I3=R13_LUT4_I3_5_O O=R13_LUT4_I3_4_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r13(0) I1=uk.K_r13(38) I2=uk.decrypt I3=R13(21) O=R13_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R13_LUT4_I3_5_O I3=R13_LUT4_I3_4_O O=R13_LUT4_I3_5_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r13(39) I1=uk.K_r13(18) I2=uk.decrypt I3=R13(15) O=R13_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(47) I1=uk.K_r13(26) I2=uk.decrypt I3=R13(16) O=R13_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(6) I1=uk.K_r13(10) I2=uk.decrypt I3=R13(14) O=R13_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r13(5) I1=uk.K_r13(41) I2=uk.decrypt I3=R13(13) O=R13_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=R13(1) D=R13_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(2) D=R13_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(11) D=R13_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(12) D=R13_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(13) D=R13_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(14) D=R13_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(15) D=R13_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(16) D=R13_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(17) D=R13_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(18) D=R13_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(19) D=R13_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(20) D=R13_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(3) D=R13_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(21) D=R13_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(22) D=R13_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(23) D=R13_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(24) D=R13_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(25) D=R13_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(26) D=R13_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(27) D=R13_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(28) D=R13_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(29) D=R13_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(30) D=R13_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(4) D=R13_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(31) D=R13_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(32) D=R13_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(5) D=R13_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(6) D=R13_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(7) D=R13_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(8) D=R13_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(9) D=R13_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R13(10) D=R13_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:194.1-195.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(33) D=R14_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(34) D=R14_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(43) D=R14_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(44) D=R14_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(45) D=R14_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(46) D=R14_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(47) D=R14_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(48) D=R14_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(49) D=R14_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(50) D=R14_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(51) D=R14_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(52) D=R14_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(35) D=R14_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(53) D=R14_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(54) D=R14_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(55) D=R14_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(56) D=R14_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(57) D=R14_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(58) D=R14_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(59) D=R14_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(60) D=R14_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(61) D=R14_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(62) D=R14_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(36) D=R14_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(63) D=R14_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(64) D=R14_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(37) D=R14_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(38) D=R14_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(39) D=R14_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(40) D=R14_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(41) D=R14_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=FP(42) D=R14_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:200.1-201.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r1(8) I1=uk.K_r1(2) I2=uk.decrypt I3=R1(16) O=R1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(51) I1=uk.K_r1(14) I2=uk.decrypt I3=R1(21) O=R1_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(17) I1=uk.K_r1(41) I2=uk.decrypt I3=R1(17) O=R1_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_10_O I3=R1_LUT4_I3_11_O O=R1_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_10_O I3=R1_LUT4_I3_11_O O=R1_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_10_O I3=R1_LUT4_I3_11_O O=R1_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(33) I1=uk.K_r1(25) I2=uk.decrypt I3=R1(12) O=R1_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_11_O I3=R1_LUT4_I3_10_O O=R1_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(38) I1=uk.K_r1(28) I2=uk.decrypt I3=R1(32) O=R1_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(28) I1=uk.K_r1(22) I2=uk.decrypt I3=R1(31) O=R1_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(16) I1=uk.K_r1(38) I2=uk.decrypt I3=R1(30) O=R1_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(15) I1=uk.K_r1(9) I2=uk.decrypt I3=R1(29) O=R1_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(43) I1=uk.K_r1(37) I2=uk.decrypt I3=R1(28) O=R1_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_16_O I3=R1_LUT4_I3_17_O O=R1_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_16_O I3=R1_LUT4_I3_17_O O=R1_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_16_O I3=R1_LUT4_I3_17_O O=R1_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(0) I1=uk.K_r1(49) I2=uk.decrypt I3=R1(1) O=R1_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_17_O I3=R1_LUT4_I3_16_O O=R1_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(26) I1=uk.K_r1(18) I2=uk.decrypt I3=R1(6) O=R1_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(3) I1=uk.K_r1(27) I2=uk.decrypt I3=R1(5) O=R1_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(35) I1=uk.K_r1(29) I2=uk.decrypt I3=R1(19) O=R1_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(11) I1=uk.K_r1(3) I2=uk.decrypt I3=R1(8) O=R1_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(20) I1=uk.K_r1(12) I2=uk.decrypt I3=R1(7) O=R1_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(48) I1=uk.K_r1(40) I2=uk.decrypt I3=R1(9) O=R1_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_22_O I3=R1_LUT4_I3_23_O O=R1_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_22_O I3=R1_LUT4_I3_23_O O=R1_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_22_O I3=R1_LUT4_I3_23_O O=R1_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk.K_r1(24) I1=uk.K_r1(48) I2=uk.decrypt I3=R1(4) O=R1_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_23_O I3=R1_LUT4_I3_22_O O=R1_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(1) I1=uk.K_r1(50) I2=uk.decrypt I3=R1(21) O=R1_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(23) I1=uk.K_r1(45) I2=uk.decrypt I3=R1(22) O=R1_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(7) I1=uk.K_r1(1) I2=uk.decrypt I3=R1(24) O=R1_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(36) I1=uk.K_r1(30) I2=uk.decrypt I3=R1(23) O=R1_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(2) I1=uk.K_r1(51) I2=uk.decrypt I3=R1(25) O=R1_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_28_O I3=R1_LUT4_I3_29_O O=R1_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_28_O I3=R1_LUT4_I3_29_O O=R1_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_28_O I3=R1_LUT4_I3_29_O O=R1_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(45) I1=uk.K_r1(35) I2=uk.decrypt I3=R1(20) O=R1_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_29_O I3=R1_LUT4_I3_28_O O=R1_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(50) I1=uk.K_r1(44) I2=uk.decrypt I3=R1(20) O=R1_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(5) I1=uk.K_r1(54) I2=uk.decrypt I3=R1(10) O=R1_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(6) I1=uk.K_r1(55) I2=uk.decrypt I3=R1(11) O=R1_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(46) I1=uk.K_r1(13) I2=uk.decrypt I3=R1(12) O=R1_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(54) I1=uk.K_r1(46) I2=uk.decrypt I3=R1(9) O=R1_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(25) I1=uk.K_r1(17) I2=uk.decrypt I3=R1(8) O=R1_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_34_O I3=R1_LUT4_I3_35_O O=R1_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_34_O I3=R1_LUT4_I3_35_O O=R1_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_34_O I3=R1_LUT4_I3_35_O O=R1_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(34) I1=uk.K_r1(26) I2=uk.decrypt I3=R1(13) O=R1_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_35_O I3=R1_LUT4_I3_34_O O=R1_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(32) I1=uk.K_r1(24) I2=uk.decrypt I3=R1(3) O=R1_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(10) I1=uk.K_r1(34) I2=uk.decrypt I3=R1(4) O=R1_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(55) I1=uk.K_r1(47) I2=uk.decrypt I3=R1(2) O=R1_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(40) I1=uk.K_r1(32) I2=uk.decrypt I3=R1(1) O=R1_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(52) I1=uk.K_r1(42) I2=uk.decrypt I3=R1(18) O=R1_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(19) I1=uk.K_r1(11) I2=uk.decrypt I3=R1(32) O=R1_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_40_O I3=R1_LUT4_I3_41_O O=R1_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_40_O I3=R1_LUT4_I3_41_O O=R1_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_40_O I3=R1_LUT4_I3_41_O O=R1_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(13) I1=uk.K_r1(5) I2=uk.decrypt I3=R1(5) O=R1_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_41_O I3=R1_LUT4_I3_40_O O=R1_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(14) I1=uk.K_r1(8) I2=uk.decrypt I3=R1(28) O=R1_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(31) I1=uk.K_r1(21) I2=uk.decrypt I3=R1(27) O=R1_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(9) I1=uk.K_r1(31) I2=uk.decrypt I3=R1(25) O=R1_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(49) I1=uk.K_r1(43) I2=uk.decrypt I3=R1(26) O=R1_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(29) I1=uk.K_r1(23) I2=uk.decrypt I3=R1(24) O=R1_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_46_O I3=R1_LUT4_I3_47_O O=R1_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_46_O I3=R1_LUT4_I3_47_O O=R1_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_46_O I3=R1_LUT4_I3_47_O O=R1_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r1(37) I1=uk.K_r1(0) I2=uk.decrypt I3=R1(29) O=R1_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_47_O I3=R1_LUT4_I3_46_O O=R1_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r1(30) I1=uk.K_r1(52) I2=uk.decrypt I3=R1(17) O=R1_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(27) I1=uk.K_r1(19) I2=uk.decrypt I3=R1(13) O=R1_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(53) I1=uk.K_r1(20) I2=uk.decrypt I3=R1(14) O=R1_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(12) I1=uk.K_r1(4) I2=uk.decrypt I3=R1(16) O=R1_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r1(4) I1=uk.K_r1(53) I2=uk.decrypt I3=R1(15) O=R1_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_O I3=R1_LUT4_I3_1_O O=R1_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_O I3=R1_LUT4_I3_1_O O=R1_LUT4_I3_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_O I3=R1_LUT4_I3_1_O O=R1_LUT4_I3_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R1_LUT4_I3_1_O I3=R1_LUT4_I3_O O=R1_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=R1(1) D=R1_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(2) D=R1_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(11) D=R1_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(12) D=R1_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(13) D=R1_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(14) D=R1_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(15) D=R1_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(16) D=R1_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(17) D=R1_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(18) D=R1_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(19) D=R1_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(20) D=R1_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(3) D=R1_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(21) D=R1_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(22) D=R1_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(23) D=R1_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(24) D=R1_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(25) D=R1_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(26) D=R1_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(27) D=R1_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(28) D=R1_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(29) D=R1_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(30) D=R1_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(4) D=R1_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(31) D=R1_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(32) D=R1_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(5) D=R1_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(6) D=R1_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(7) D=R1_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(8) D=R1_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(9) D=R1_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R1(10) D=R1_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:120.1-121.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r2(16) I1=uk.K_r2(7) I2=uk.decrypt I3=R2(17) O=R2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(38) I1=uk.K_r2(1) I2=uk.decrypt I3=R2(18) O=R2_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(19) I1=uk.K_r2(39) I2=uk.decrypt I3=R2(12) O=R2_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_10_O I3=R2_LUT4_I3_11_O O=R2_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_10_O I3=R2_LUT4_I3_11_O O=R2_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_10_O I3=R2_LUT4_I3_11_O O=R2_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r2(3) I1=uk.K_r2(55) I2=uk.decrypt I3=R2(17) O=R2_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_11_O I3=R2_LUT4_I3_10_O O=R2_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(51) I1=uk.K_r2(42) I2=uk.decrypt I3=R2(32) O=R2_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(14) I1=uk.K_r2(36) I2=uk.decrypt I3=R2(31) O=R2_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(2) I1=uk.K_r2(52) I2=uk.decrypt I3=R2(30) O=R2_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(1) I1=uk.K_r2(23) I2=uk.decrypt I3=R2(29) O=R2_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(29) I1=uk.K_r2(51) I2=uk.decrypt I3=R2(28) O=R2_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_16_O I3=R2_LUT4_I3_17_O O=R2_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_16_O I3=R2_LUT4_I3_17_O O=R2_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_16_O I3=R2_LUT4_I3_17_O O=R2_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(45) I1=uk.K_r2(8) I2=uk.decrypt I3=R2(1) O=R2_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_17_O I3=R2_LUT4_I3_16_O O=R2_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(54) I1=uk.K_r2(17) I2=uk.decrypt I3=R2(8) O=R2_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(6) I1=uk.K_r2(26) I2=uk.decrypt I3=R2(7) O=R2_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(36) I1=uk.K_r2(31) I2=uk.decrypt I3=R2(20) O=R2_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(12) I1=uk.K_r2(32) I2=uk.decrypt I3=R2(6) O=R2_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(46) I1=uk.K_r2(41) I2=uk.decrypt I3=R2(5) O=R2_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(34) I1=uk.K_r2(54) I2=uk.decrypt I3=R2(9) O=R2_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_22_O I3=R2_LUT4_I3_23_O O=R2_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_22_O I3=R2_LUT4_I3_23_O O=R2_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_22_O I3=R2_LUT4_I3_23_O O=R2_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r2(10) I1=uk.K_r2(5) I2=uk.decrypt I3=R2(4) O=R2_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_23_O I3=R2_LUT4_I3_22_O O=R2_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(9) I1=uk.K_r2(0) I2=uk.decrypt I3=R2(22) O=R2_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(42) I1=uk.K_r2(9) I2=uk.decrypt I3=R2(21) O=R2_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(52) I1=uk.K_r2(15) I2=uk.decrypt I3=R2(24) O=R2_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(22) I1=uk.K_r2(44) I2=uk.decrypt I3=R2(23) O=R2_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(31) I1=uk.K_r2(49) I2=uk.decrypt I3=R2(20) O=R2_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_28_O I3=R2_LUT4_I3_29_O O=R2_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_28_O I3=R2_LUT4_I3_29_O O=R2_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_28_O I3=R2_LUT4_I3_29_O O=R2_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r2(43) I1=uk.K_r2(38) I2=uk.decrypt I3=R2(25) O=R2_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_29_O I3=R2_LUT4_I3_28_O O=R2_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(21) I1=uk.K_r2(43) I2=uk.decrypt I3=R2(19) O=R2_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(48) I1=uk.K_r2(11) I2=uk.decrypt I3=R2(10) O=R2_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(17) I1=uk.K_r2(12) I2=uk.decrypt I3=R2(11) O=R2_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(40) I1=uk.K_r2(3) I2=uk.decrypt I3=R2(9) O=R2_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(32) I1=uk.K_r2(27) I2=uk.decrypt I3=R2(12) O=R2_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(20) I1=uk.K_r2(40) I2=uk.decrypt I3=R2(13) O=R2_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_34_O I3=R2_LUT4_I3_35_O O=R2_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_34_O I3=R2_LUT4_I3_35_O O=R2_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_34_O I3=R2_LUT4_I3_35_O O=R2_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(11) I1=uk.K_r2(6) I2=uk.decrypt I3=R2(8) O=R2_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_35_O I3=R2_LUT4_I3_34_O O=R2_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(5) I1=uk.K_r2(25) I2=uk.decrypt I3=R2(32) O=R2_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_36_O I3=R2_LUT4_I3_37_O O=R2_LUT4_I3_36_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_36_O I3=R2_LUT4_I3_37_O O=R2_LUT4_I3_36_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_36_O I3=R2_LUT4_I3_37_O O=R2_LUT4_I3_36_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(24) I1=uk.K_r2(19) I2=uk.decrypt I3=R2(5) O=R2_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_37_O I3=R2_LUT4_I3_36_O O=R2_LUT4_I3_37_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(18) I1=uk.K_r2(13) I2=uk.decrypt I3=R2(3) O=R2_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(53) I1=uk.K_r2(48) I2=uk.decrypt I3=R2(4) O=R2_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(37) I1=uk.K_r2(28) I2=uk.decrypt I3=R2(21) O=R2_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(41) I1=uk.K_r2(4) I2=uk.decrypt I3=R2(2) O=R2_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(26) I1=uk.K_r2(46) I2=uk.decrypt I3=R2(1) O=R2_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(50) I1=uk.K_r2(45) I2=uk.decrypt I3=R2(25) O=R2_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(35) I1=uk.K_r2(2) I2=uk.decrypt I3=R2(26) O=R2_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(44) I1=uk.K_r2(35) I2=uk.decrypt I3=R2(27) O=R2_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(0) I1=uk.K_r2(22) I2=uk.decrypt I3=R2(28) O=R2_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(23) I1=uk.K_r2(14) I2=uk.decrypt I3=R2(29) O=R2_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_46_O I3=R2_LUT4_I3_47_O O=R2_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_46_O I3=R2_LUT4_I3_47_O O=R2_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_46_O I3=R2_LUT4_I3_47_O O=R2_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r2(15) I1=uk.K_r2(37) I2=uk.decrypt I3=R2(24) O=R2_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_47_O I3=R2_LUT4_I3_46_O O=R2_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_4_O I3=R2_LUT4_I3_5_O O=R2_LUT4_I3_4_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_4_O I3=R2_LUT4_I3_5_O O=R2_LUT4_I3_4_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_4_O I3=R2_LUT4_I3_5_O O=R2_LUT4_I3_4_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(49) I1=uk.K_r2(16) I2=uk.decrypt I3=R2(16) O=R2_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R2_LUT4_I3_5_O I3=R2_LUT4_I3_4_O O=R2_LUT4_I3_5_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r2(13) I1=uk.K_r2(33) I2=uk.decrypt I3=R2(13) O=R2_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(39) I1=uk.K_r2(34) I2=uk.decrypt I3=R2(14) O=R2_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(55) I1=uk.K_r2(18) I2=uk.decrypt I3=R2(16) O=R2_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r2(47) I1=uk.K_r2(10) I2=uk.decrypt I3=R2(15) O=R2_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=R2(1) D=R2_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(2) D=R2_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(11) D=R2_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(12) D=R2_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(13) D=R2_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(14) D=R2_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(15) D=R2_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(16) D=R2_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(17) D=R2_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(18) D=R2_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(19) D=R2_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(20) D=R2_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(3) D=R2_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(21) D=R2_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(22) D=R2_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(23) D=R2_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(24) D=R2_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(25) D=R2_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(26) D=R2_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(27) D=R2_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(28) D=R2_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(29) D=R2_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(30) D=R2_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(4) D=R2_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(31) D=R2_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(32) D=R2_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(5) D=R2_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(6) D=R2_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(7) D=R2_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(8) D=R2_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(9) D=R2_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R2(10) D=R2_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:128.1-129.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r3(2) I1=uk.K_r3(21) I2=uk.decrypt I3=R3(17) O=R3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(51) I1=uk.K_r3(15) I2=uk.decrypt I3=R3(18) O=R3_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(46) I1=uk.K_r3(12) I2=uk.decrypt I3=R3(17) O=R3_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_10_O I3=R3_LUT4_I3_11_O O=R3_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_10_O I3=R3_LUT4_I3_11_O O=R3_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_10_O I3=R3_LUT4_I3_11_O O=R3_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(5) I1=uk.K_r3(53) I2=uk.decrypt I3=R3(12) O=R3_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_11_O I3=R3_LUT4_I3_10_O O=R3_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(37) I1=uk.K_r3(1) I2=uk.decrypt I3=R3(32) O=R3_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(0) I1=uk.K_r3(50) I2=uk.decrypt I3=R3(31) O=R3_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(43) I1=uk.K_r3(7) I2=uk.decrypt I3=R3(30) O=R3_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(42) I1=uk.K_r3(37) I2=uk.decrypt I3=R3(29) O=R3_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(15) I1=uk.K_r3(38) I2=uk.decrypt I3=R3(28) O=R3_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_16_O I3=R3_LUT4_I3_17_O O=R3_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_16_O I3=R3_LUT4_I3_17_O O=R3_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_16_O I3=R3_LUT4_I3_17_O O=R3_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(31) I1=uk.K_r3(22) I2=uk.decrypt I3=R3(1) O=R3_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_17_O I3=R3_LUT4_I3_16_O O=R3_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(40) I1=uk.K_r3(6) I2=uk.decrypt I3=R3(8) O=R3_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(17) I1=uk.K_r3(40) I2=uk.decrypt I3=R3(7) O=R3_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(22) I1=uk.K_r3(45) I2=uk.decrypt I3=R3(20) O=R3_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(55) I1=uk.K_r3(46) I2=uk.decrypt I3=R3(6) O=R3_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(32) I1=uk.K_r3(55) I2=uk.decrypt I3=R3(5) O=R3_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(53) I1=uk.K_r3(19) I2=uk.decrypt I3=R3(4) O=R3_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_22_O I3=R3_LUT4_I3_23_O O=R3_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_22_O I3=R3_LUT4_I3_23_O O=R3_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_22_O I3=R3_LUT4_I3_23_O O=R3_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r3(20) I1=uk.K_r3(11) I2=uk.decrypt I3=R3(9) O=R3_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_23_O I3=R3_LUT4_I3_22_O O=R3_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(28) I1=uk.K_r3(23) I2=uk.decrypt I3=R3(21) O=R3_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(50) I1=uk.K_r3(14) I2=uk.decrypt I3=R3(22) O=R3_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(38) I1=uk.K_r3(29) I2=uk.decrypt I3=R3(24) O=R3_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(8) I1=uk.K_r3(31) I2=uk.decrypt I3=R3(23) O=R3_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(29) I1=uk.K_r3(52) I2=uk.decrypt I3=R3(25) O=R3_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_28_O I3=R3_LUT4_I3_29_O O=R3_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_28_O I3=R3_LUT4_I3_29_O O=R3_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_28_O I3=R3_LUT4_I3_29_O O=R3_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(44) I1=uk.K_r3(8) I2=uk.decrypt I3=R3(20) O=R3_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_29_O I3=R3_LUT4_I3_28_O O=R3_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(7) I1=uk.K_r3(2) I2=uk.decrypt I3=R3(19) O=R3_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(34) I1=uk.K_r3(25) I2=uk.decrypt I3=R3(10) O=R3_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(26) I1=uk.K_r3(17) I2=uk.decrypt I3=R3(9) O=R3_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(18) I1=uk.K_r3(41) I2=uk.decrypt I3=R3(12) O=R3_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(3) I1=uk.K_r3(26) I2=uk.decrypt I3=R3(11) O=R3_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(6) I1=uk.K_r3(54) I2=uk.decrypt I3=R3(13) O=R3_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_34_O I3=R3_LUT4_I3_35_O O=R3_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_34_O I3=R3_LUT4_I3_35_O O=R3_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_34_O I3=R3_LUT4_I3_35_O O=R3_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(54) I1=uk.K_r3(20) I2=uk.decrypt I3=R3(8) O=R3_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_35_O I3=R3_LUT4_I3_34_O O=R3_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(48) I1=uk.K_r3(39) I2=uk.decrypt I3=R3(32) O=R3_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_36_O I3=R3_LUT4_I3_37_O O=R3_LUT4_I3_36_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_36_O I3=R3_LUT4_I3_37_O O=R3_LUT4_I3_36_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_36_O I3=R3_LUT4_I3_37_O O=R3_LUT4_I3_36_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r3(10) I1=uk.K_r3(33) I2=uk.decrypt I3=R3(5) O=R3_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_37_O I3=R3_LUT4_I3_36_O O=R3_LUT4_I3_37_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(4) I1=uk.K_r3(27) I2=uk.decrypt I3=R3(3) O=R3_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(39) I1=uk.K_r3(5) I2=uk.decrypt I3=R3(4) O=R3_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(23) I1=uk.K_r3(42) I2=uk.decrypt I3=R3(21) O=R3_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(27) I1=uk.K_r3(18) I2=uk.decrypt I3=R3(2) O=R3_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(12) I1=uk.K_r3(3) I2=uk.decrypt I3=R3(1) O=R3_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(36) I1=uk.K_r3(0) I2=uk.decrypt I3=R3(25) O=R3_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(30) I1=uk.K_r3(49) I2=uk.decrypt I3=R3(27) O=R3_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(45) I1=uk.K_r3(36) I2=uk.decrypt I3=R3(28) O=R3_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(21) I1=uk.K_r3(16) I2=uk.decrypt I3=R3(26) O=R3_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(1) I1=uk.K_r3(51) I2=uk.decrypt I3=R3(24) O=R3_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_46_O I3=R3_LUT4_I3_47_O O=R3_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_46_O I3=R3_LUT4_I3_47_O O=R3_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_46_O I3=R3_LUT4_I3_47_O O=R3_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r3(9) I1=uk.K_r3(28) I2=uk.decrypt I3=R3(29) O=R3_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_47_O I3=R3_LUT4_I3_46_O O=R3_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_4_O I3=R3_LUT4_I3_5_O O=R3_LUT4_I3_4_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_4_O I3=R3_LUT4_I3_5_O O=R3_LUT4_I3_4_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_4_O I3=R3_LUT4_I3_5_O O=R3_LUT4_I3_4_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(35) I1=uk.K_r3(30) I2=uk.decrypt I3=R3(16) O=R3_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R3_LUT4_I3_5_O I3=R3_LUT4_I3_4_O O=R3_LUT4_I3_5_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r3(24) I1=uk.K_r3(47) I2=uk.decrypt I3=R3(13) O=R3_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(25) I1=uk.K_r3(48) I2=uk.decrypt I3=R3(14) O=R3_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(41) I1=uk.K_r3(32) I2=uk.decrypt I3=R3(16) O=R3_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r3(33) I1=uk.K_r3(24) I2=uk.decrypt I3=R3(15) O=R3_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=R3(1) D=R3_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(2) D=R3_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(11) D=R3_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(12) D=R3_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(13) D=R3_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(14) D=R3_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(15) D=R3_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(16) D=R3_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(17) D=R3_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(18) D=R3_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(19) D=R3_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(20) D=R3_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(3) D=R3_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(21) D=R3_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(22) D=R3_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(23) D=R3_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(24) D=R3_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(25) D=R3_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(26) D=R3_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(27) D=R3_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(28) D=R3_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(29) D=R3_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(30) D=R3_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(4) D=R3_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(31) D=R3_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(32) D=R3_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(5) D=R3_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(6) D=R3_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(7) D=R3_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(8) D=R3_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(9) D=R3_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R3(10) D=R3_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:134.1-135.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r4(43) I1=uk.K_r4(35) I2=uk.decrypt I3=R4(17) O=R4_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(52) I1=uk.K_r4(16) I2=uk.decrypt I3=R4(19) O=R4_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(27) I1=uk.K_r4(46) I2=uk.decrypt I3=R4(16) O=R4_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(19) I1=uk.K_r4(13) I2=uk.decrypt I3=R4(15) O=R4_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(23) I1=uk.K_r4(15) I2=uk.decrypt I3=R4(32) O=R4_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(45) I1=uk.K_r4(9) I2=uk.decrypt I3=R4(31) O=R4_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(29) I1=uk.K_r4(21) I2=uk.decrypt I3=R4(30) O=R4_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(28) I1=uk.K_r4(51) I2=uk.decrypt I3=R4(29) O=R4_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(1) I1=uk.K_r4(52) I2=uk.decrypt I3=R4(28) O=R4_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_16_O I3=R4_LUT4_I3_17_O O=R4_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_16_O I3=R4_LUT4_I3_17_O O=R4_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_16_O I3=R4_LUT4_I3_17_O O=R4_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r4(44) I1=uk.K_r4(36) I2=uk.decrypt I3=R4(1) O=R4_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_17_O I3=R4_LUT4_I3_16_O O=R4_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r4(3) I1=uk.K_r4(54) I2=uk.decrypt I3=R4(7) O=R4_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(18) I1=uk.K_r4(12) I2=uk.decrypt I3=R4(5) O=R4_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(37) I1=uk.K_r4(29) I2=uk.decrypt I3=R4(18) O=R4_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(26) I1=uk.K_r4(20) I2=uk.decrypt I3=R4(8) O=R4_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(41) I1=uk.K_r4(3) I2=uk.decrypt I3=R4(6) O=R4_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(6) I1=uk.K_r4(25) I2=uk.decrypt I3=R4(9) O=R4_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_22_O I3=R4_LUT4_I3_23_O O=R4_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_22_O I3=R4_LUT4_I3_23_O O=R4_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_22_O I3=R4_LUT4_I3_23_O O=R4_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r4(39) I1=uk.K_r4(33) I2=uk.decrypt I3=R4(4) O=R4_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_23_O I3=R4_LUT4_I3_22_O O=R4_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r4(49) I1=uk.K_r4(45) I2=uk.decrypt I3=R4(23) O=R4_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(51) I1=uk.K_r4(43) I2=uk.decrypt I3=R4(24) O=R4_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(36) I1=uk.K_r4(28) I2=uk.decrypt I3=R4(22) O=R4_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(14) I1=uk.K_r4(37) I2=uk.decrypt I3=R4(21) O=R4_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(30) I1=uk.K_r4(22) I2=uk.decrypt I3=R4(20) O=R4_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_28_O I3=R4_LUT4_I3_29_O O=R4_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_28_O I3=R4_LUT4_I3_29_O O=R4_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_28_O I3=R4_LUT4_I3_29_O O=R4_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r4(15) I1=uk.K_r4(7) I2=uk.decrypt I3=R4(25) O=R4_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_29_O I3=R4_LUT4_I3_28_O O=R4_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r4(8) I1=uk.K_r4(0) I2=uk.decrypt I3=R4(20) O=R4_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(4) I1=uk.K_r4(55) I2=uk.decrypt I3=R4(12) O=R4_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(12) I1=uk.K_r4(6) I2=uk.decrypt I3=R4(9) O=R4_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(46) I1=uk.K_r4(40) I2=uk.decrypt I3=R4(11) O=R4_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(20) I1=uk.K_r4(39) I2=uk.decrypt I3=R4(10) O=R4_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(17) I1=uk.K_r4(11) I2=uk.decrypt I3=R4(13) O=R4_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_34_O I3=R4_LUT4_I3_35_O O=R4_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_34_O I3=R4_LUT4_I3_35_O O=R4_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_34_O I3=R4_LUT4_I3_35_O O=R4_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk.K_r4(40) I1=uk.K_r4(34) I2=uk.decrypt I3=R4(8) O=R4_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_35_O I3=R4_LUT4_I3_34_O O=R4_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r4(47) I1=uk.K_r4(41) I2=uk.decrypt I3=R4(3) O=R4_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(25) I1=uk.K_r4(19) I2=uk.decrypt I3=R4(4) O=R4_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(13) I1=uk.K_r4(32) I2=uk.decrypt I3=R4(2) O=R4_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(55) I1=uk.K_r4(17) I2=uk.decrypt I3=R4(1) O=R4_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(21) I1=uk.K_r4(44) I2=uk.decrypt I3=R4(16) O=R4_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(53) I1=uk.K_r4(47) I2=uk.decrypt I3=R4(5) O=R4_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_40_O I3=R4_LUT4_I3_41_O O=R4_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_40_O I3=R4_LUT4_I3_41_O O=R4_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_40_O I3=R4_LUT4_I3_41_O O=R4_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r4(34) I1=uk.K_r4(53) I2=uk.decrypt I3=R4(32) O=R4_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_41_O I3=R4_LUT4_I3_40_O O=R4_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r4(22) I1=uk.K_r4(14) I2=uk.decrypt I3=R4(25) O=R4_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(16) I1=uk.K_r4(8) I2=uk.decrypt I3=R4(27) O=R4_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(31) I1=uk.K_r4(50) I2=uk.decrypt I3=R4(28) O=R4_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(7) I1=uk.K_r4(30) I2=uk.decrypt I3=R4(26) O=R4_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(50) I1=uk.K_r4(42) I2=uk.decrypt I3=R4(29) O=R4_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_46_O I3=R4_LUT4_I3_47_O O=R4_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_46_O I3=R4_LUT4_I3_47_O O=R4_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_46_O I3=R4_LUT4_I3_47_O O=R4_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r4(42) I1=uk.K_r4(38) I2=uk.decrypt I3=R4(24) O=R4_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_47_O I3=R4_LUT4_I3_46_O O=R4_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_4_O I3=R4_LUT4_I3_5_O O=R4_LUT4_I3_4_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_4_O I3=R4_LUT4_I3_5_O O=R4_LUT4_I3_4_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_4_O I3=R4_LUT4_I3_5_O O=R4_LUT4_I3_4_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk.K_r4(9) I1=uk.K_r4(1) I2=uk.decrypt I3=R4(21) O=R4_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_5_O I3=R4_LUT4_I3_4_O O=R4_LUT4_I3_5_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r4(32) I1=uk.K_r4(26) I2=uk.decrypt I3=R4(17) O=R4_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_6_O I3=R4_LUT4_I3_7_O O=R4_LUT4_I3_6_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_6_O I3=R4_LUT4_I3_7_O O=R4_LUT4_I3_6_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_6_O I3=R4_LUT4_I3_7_O O=R4_LUT4_I3_6_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r4(48) I1=uk.K_r4(10) I2=uk.decrypt I3=R4(12) O=R4_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R4_LUT4_I3_7_O I3=R4_LUT4_I3_6_O O=R4_LUT4_I3_7_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r4(10) I1=uk.K_r4(4) I2=uk.decrypt I3=R4(13) O=R4_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r4(11) I1=uk.K_r4(5) I2=uk.decrypt I3=R4(14) O=R4_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=R4(1) D=R4_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(2) D=R4_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(11) D=R4_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(12) D=R4_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(13) D=R4_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(14) D=R4_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(15) D=R4_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(16) D=R4_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(17) D=R4_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(18) D=R4_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(19) D=R4_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(20) D=R4_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(3) D=R4_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(21) D=R4_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(22) D=R4_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(23) D=R4_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(24) D=R4_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(25) D=R4_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(26) D=R4_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(27) D=R4_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(28) D=R4_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(29) D=R4_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(30) D=R4_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(4) D=R4_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(31) D=R4_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(32) D=R4_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(5) D=R4_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(6) D=R4_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(7) D=R4_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(8) D=R4_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(9) D=R4_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R4(10) D=R4_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:140.1-141.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r5(29) I1=uk.K_r5(49) I2=uk.decrypt I3=R5(17) O=R5_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(23) I1=uk.K_r5(43) I2=uk.decrypt I3=R5(18) O=R5_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(18) I1=uk.K_r5(40) I2=uk.decrypt I3=R5(17) O=R5_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_10_O I3=R5_LUT4_I3_11_O O=R5_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_10_O I3=R5_LUT4_I3_11_O O=R5_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_10_O I3=R5_LUT4_I3_11_O O=R5_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(34) I1=uk.K_r5(24) I2=uk.decrypt I3=R5(12) O=R5_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_11_O I3=R5_LUT4_I3_10_O O=R5_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(31) I1=uk.K_r5(23) I2=uk.decrypt I3=R5(31) O=R5_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(9) I1=uk.K_r5(29) I2=uk.decrypt I3=R5(32) O=R5_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(15) I1=uk.K_r5(35) I2=uk.decrypt I3=R5(30) O=R5_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(14) I1=uk.K_r5(38) I2=uk.decrypt I3=R5(29) O=R5_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(42) I1=uk.K_r5(7) I2=uk.decrypt I3=R5(28) O=R5_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_16_O I3=R5_LUT4_I3_17_O O=R5_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_16_O I3=R5_LUT4_I3_17_O O=R5_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_16_O I3=R5_LUT4_I3_17_O O=R5_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(30) I1=uk.K_r5(50) I2=uk.decrypt I3=R5(1) O=R5_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_17_O I3=R5_LUT4_I3_16_O O=R5_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(46) I1=uk.K_r5(11) I2=uk.decrypt I3=R5(7) O=R5_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(12) I1=uk.K_r5(34) I2=uk.decrypt I3=R5(8) O=R5_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(49) I1=uk.K_r5(14) I2=uk.decrypt I3=R5(20) O=R5_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(27) I1=uk.K_r5(17) I2=uk.decrypt I3=R5(6) O=R5_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(4) I1=uk.K_r5(26) I2=uk.decrypt I3=R5(5) O=R5_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(17) I1=uk.K_r5(39) I2=uk.decrypt I3=R5(9) O=R5_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_22_O I3=R5_LUT4_I3_23_O O=R5_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_22_O I3=R5_LUT4_I3_23_O O=R5_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_22_O I3=R5_LUT4_I3_23_O O=R5_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r5(25) I1=uk.K_r5(47) I2=uk.decrypt I3=R5(4) O=R5_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_23_O I3=R5_LUT4_I3_22_O O=R5_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(37) I1=uk.K_r5(2) I2=uk.decrypt I3=R5(24) O=R5_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(35) I1=uk.K_r5(0) I2=uk.decrypt I3=R5(23) O=R5_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(22) I1=uk.K_r5(42) I2=uk.decrypt I3=R5(22) O=R5_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(0) I1=uk.K_r5(51) I2=uk.decrypt I3=R5(21) O=R5_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(1) I1=uk.K_r5(21) I2=uk.decrypt I3=R5(25) O=R5_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_28_O I3=R5_LUT4_I3_29_O O=R5_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_28_O I3=R5_LUT4_I3_29_O O=R5_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_28_O I3=R5_LUT4_I3_29_O O=R5_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(16) I1=uk.K_r5(36) I2=uk.decrypt I3=R5(20) O=R5_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_29_O I3=R5_LUT4_I3_28_O O=R5_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(38) I1=uk.K_r5(30) I2=uk.decrypt I3=R5(19) O=R5_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(47) I1=uk.K_r5(12) I2=uk.decrypt I3=R5(12) O=R5_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(55) I1=uk.K_r5(20) I2=uk.decrypt I3=R5(9) O=R5_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(6) I1=uk.K_r5(53) I2=uk.decrypt I3=R5(10) O=R5_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(32) I1=uk.K_r5(54) I2=uk.decrypt I3=R5(11) O=R5_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(26) I1=uk.K_r5(48) I2=uk.decrypt I3=R5(8) O=R5_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_34_O I3=R5_LUT4_I3_35_O O=R5_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_34_O I3=R5_LUT4_I3_35_O O=R5_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_34_O I3=R5_LUT4_I3_35_O O=R5_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r5(3) I1=uk.K_r5(25) I2=uk.decrypt I3=R5(13) O=R5_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_35_O I3=R5_LUT4_I3_34_O O=R5_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(33) I1=uk.K_r5(55) I2=uk.decrypt I3=R5(3) O=R5_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(11) I1=uk.K_r5(33) I2=uk.decrypt I3=R5(4) O=R5_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(24) I1=uk.K_r5(46) I2=uk.decrypt I3=R5(2) O=R5_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(41) I1=uk.K_r5(6) I2=uk.decrypt I3=R5(1) O=R5_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(50) I1=uk.K_r5(15) I2=uk.decrypt I3=R5(21) O=R5_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(20) I1=uk.K_r5(10) I2=uk.decrypt I3=R5(32) O=R5_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_40_O I3=R5_LUT4_I3_41_O O=R5_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_40_O I3=R5_LUT4_I3_41_O O=R5_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_40_O I3=R5_LUT4_I3_41_O O=R5_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(39) I1=uk.K_r5(4) I2=uk.decrypt I3=R5(5) O=R5_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_41_O I3=R5_LUT4_I3_40_O O=R5_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(28) I1=uk.K_r5(52) I2=uk.decrypt I3=R5(24) O=R5_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_42_O I3=R5_LUT4_I3_43_O O=R5_LUT4_I3_42_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_42_O I3=R5_LUT4_I3_43_O O=R5_LUT4_I3_42_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_42_O I3=R5_LUT4_I3_43_O O=R5_LUT4_I3_42_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(36) I1=uk.K_r5(1) I2=uk.decrypt I3=R5(29) O=R5_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_43_O I3=R5_LUT4_I3_42_O O=R5_LUT4_I3_43_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(2) I1=uk.K_r5(22) I2=uk.decrypt I3=R5(27) O=R5_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(52) I1=uk.K_r5(44) I2=uk.decrypt I3=R5(26) O=R5_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(8) I1=uk.K_r5(28) I2=uk.decrypt I3=R5(25) O=R5_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(44) I1=uk.K_r5(9) I2=uk.decrypt I3=R5(28) O=R5_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_4_O I3=R5_LUT4_I3_5_O O=R5_LUT4_I3_4_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_4_O I3=R5_LUT4_I3_5_O O=R5_LUT4_I3_4_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_4_O I3=R5_LUT4_I3_5_O O=R5_LUT4_I3_4_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(7) I1=uk.K_r5(31) I2=uk.decrypt I3=R5(16) O=R5_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R5_LUT4_I3_5_O I3=R5_LUT4_I3_4_O O=R5_LUT4_I3_5_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r5(53) I1=uk.K_r5(18) I2=uk.decrypt I3=R5(13) O=R5_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(54) I1=uk.K_r5(19) I2=uk.decrypt I3=R5(14) O=R5_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(13) I1=uk.K_r5(3) I2=uk.decrypt I3=R5(16) O=R5_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r5(5) I1=uk.K_r5(27) I2=uk.decrypt I3=R5(15) O=R5_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=R5(1) D=R5_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(2) D=R5_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(11) D=R5_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(12) D=R5_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(13) D=R5_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(14) D=R5_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(15) D=R5_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(16) D=R5_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(17) D=R5_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(18) D=R5_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(19) D=R5_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(20) D=R5_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(3) D=R5_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(21) D=R5_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(22) D=R5_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(23) D=R5_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(24) D=R5_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(25) D=R5_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(26) D=R5_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(27) D=R5_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(28) D=R5_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(29) D=R5_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(30) D=R5_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(4) D=R5_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(31) D=R5_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(32) D=R5_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(5) D=R5_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(6) D=R5_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(7) D=R5_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(8) D=R5_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(9) D=R5_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R5(10) D=R5_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:146.1-147.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r6(36) I1=uk.K_r6(29) I2=uk.decrypt I3=R6(21) O=R6_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(52) I1=uk.K_r6(45) I2=uk.decrypt I3=R6(16) O=R6_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(4) I1=uk.K_r6(54) I2=uk.decrypt I3=R6(17) O=R6_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_10_O I3=R6_LUT4_I3_11_O O=R6_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_10_O I3=R6_LUT4_I3_11_O O=R6_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_10_O I3=R6_LUT4_I3_11_O O=R6_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r6(20) I1=uk.K_r6(13) I2=uk.decrypt I3=R6(12) O=R6_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_11_O I3=R6_LUT4_I3_10_O O=R6_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r6(50) I1=uk.K_r6(43) I2=uk.decrypt I3=R6(32) O=R6_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(44) I1=uk.K_r6(37) I2=uk.decrypt I3=R6(31) O=R6_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(1) I1=uk.K_r6(49) I2=uk.decrypt I3=R6(30) O=R6_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(0) I1=uk.K_r6(52) I2=uk.decrypt I3=R6(29) O=R6_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(28) I1=uk.K_r6(21) I2=uk.decrypt I3=R6(28) O=R6_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_16_O I3=R6_LUT4_I3_17_O O=R6_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_16_O I3=R6_LUT4_I3_17_O O=R6_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_16_O I3=R6_LUT4_I3_17_O O=R6_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk.K_r6(16) I1=uk.K_r6(9) I2=uk.decrypt I3=R6(1) O=R6_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_17_O I3=R6_LUT4_I3_16_O O=R6_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r6(32) I1=uk.K_r6(25) I2=uk.decrypt I3=R6(7) O=R6_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(55) I1=uk.K_r6(48) I2=uk.decrypt I3=R6(8) O=R6_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(15) I1=uk.K_r6(8) I2=uk.decrypt I3=R6(17) O=R6_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(13) I1=uk.K_r6(6) I2=uk.decrypt I3=R6(6) O=R6_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(47) I1=uk.K_r6(40) I2=uk.decrypt I3=R6(5) O=R6_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(3) I1=uk.K_r6(53) I2=uk.decrypt I3=R6(9) O=R6_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_22_O I3=R6_LUT4_I3_23_O O=R6_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_22_O I3=R6_LUT4_I3_23_O O=R6_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_22_O I3=R6_LUT4_I3_23_O O=R6_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r6(11) I1=uk.K_r6(4) I2=uk.decrypt I3=R6(4) O=R6_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_23_O I3=R6_LUT4_I3_22_O O=R6_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r6(45) I1=uk.K_r6(38) I2=uk.decrypt I3=R6(21) O=R6_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(8) I1=uk.K_r6(1) I2=uk.decrypt I3=R6(22) O=R6_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(23) I1=uk.K_r6(16) I2=uk.decrypt I3=R6(24) O=R6_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(21) I1=uk.K_r6(14) I2=uk.decrypt I3=R6(23) O=R6_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(42) I1=uk.K_r6(35) I2=uk.decrypt I3=R6(25) O=R6_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_28_O I3=R6_LUT4_I3_29_O O=R6_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_28_O I3=R6_LUT4_I3_29_O O=R6_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_28_O I3=R6_LUT4_I3_29_O O=R6_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r6(2) I1=uk.K_r6(50) I2=uk.decrypt I3=R6(20) O=R6_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_29_O I3=R6_LUT4_I3_28_O O=R6_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r6(9) I1=uk.K_r6(2) I2=uk.decrypt I3=R6(18) O=R6_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(41) I1=uk.K_r6(34) I2=uk.decrypt I3=R6(9) O=R6_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(33) I1=uk.K_r6(26) I2=uk.decrypt I3=R6(12) O=R6_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(18) I1=uk.K_r6(11) I2=uk.decrypt I3=R6(11) O=R6_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(17) I1=uk.K_r6(10) I2=uk.decrypt I3=R6(10) O=R6_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(46) I1=uk.K_r6(39) I2=uk.decrypt I3=R6(13) O=R6_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_34_O I3=R6_LUT4_I3_35_O O=R6_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_34_O I3=R6_LUT4_I3_35_O O=R6_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_34_O I3=R6_LUT4_I3_35_O O=R6_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r6(12) I1=uk.K_r6(5) I2=uk.decrypt I3=R6(8) O=R6_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_35_O I3=R6_LUT4_I3_34_O O=R6_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r6(54) I1=uk.K_r6(47) I2=uk.decrypt I3=R6(4) O=R6_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(19) I1=uk.K_r6(12) I2=uk.decrypt I3=R6(3) O=R6_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(10) I1=uk.K_r6(3) I2=uk.decrypt I3=R6(2) O=R6_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(27) I1=uk.K_r6(20) I2=uk.decrypt I3=R6(1) O=R6_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(35) I1=uk.K_r6(28) I2=uk.decrypt I3=R6(20) O=R6_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(25) I1=uk.K_r6(18) I2=uk.decrypt I3=R6(5) O=R6_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_40_O I3=R6_LUT4_I3_41_O O=R6_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_40_O I3=R6_LUT4_I3_41_O O=R6_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_40_O I3=R6_LUT4_I3_41_O O=R6_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r6(6) I1=uk.K_r6(24) I2=uk.decrypt I3=R6(32) O=R6_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_41_O I3=R6_LUT4_I3_40_O O=R6_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r6(30) I1=uk.K_r6(23) I2=uk.decrypt I3=R6(28) O=R6_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(43) I1=uk.K_r6(36) I2=uk.decrypt I3=R6(27) O=R6_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(49) I1=uk.K_r6(42) I2=uk.decrypt I3=R6(25) O=R6_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(38) I1=uk.K_r6(31) I2=uk.decrypt I3=R6(26) O=R6_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(14) I1=uk.K_r6(7) I2=uk.decrypt I3=R6(24) O=R6_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_46_O I3=R6_LUT4_I3_47_O O=R6_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_46_O I3=R6_LUT4_I3_47_O O=R6_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_46_O I3=R6_LUT4_I3_47_O O=R6_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r6(22) I1=uk.K_r6(15) I2=uk.decrypt I3=R6(29) O=R6_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_47_O I3=R6_LUT4_I3_46_O O=R6_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r6(51) I1=uk.K_r6(44) I2=uk.decrypt I3=R6(19) O=R6_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(40) I1=uk.K_r6(33) I2=uk.decrypt I3=R6(14) O=R6_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(39) I1=uk.K_r6(32) I2=uk.decrypt I3=R6(13) O=R6_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(24) I1=uk.K_r6(17) I2=uk.decrypt I3=R6(16) O=R6_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r6(48) I1=uk.K_r6(41) I2=uk.decrypt I3=R6(15) O=R6_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_O I3=R6_LUT4_I3_1_O O=R6_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_O I3=R6_LUT4_I3_1_O O=R6_LUT4_I3_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_O I3=R6_LUT4_I3_1_O O=R6_LUT4_I3_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R6_LUT4_I3_1_O I3=R6_LUT4_I3_O O=R6_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=R6(1) D=R6_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(2) D=R6_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(11) D=R6_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(12) D=R6_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(13) D=R6_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(14) D=R6_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(15) D=R6_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(16) D=R6_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(17) D=R6_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(18) D=R6_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(19) D=R6_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(20) D=R6_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(3) D=R6_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(21) D=R6_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(22) D=R6_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(23) D=R6_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(24) D=R6_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(25) D=R6_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(26) D=R6_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(27) D=R6_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(28) D=R6_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(29) D=R6_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(30) D=R6_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(4) D=R6_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(31) D=R6_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(32) D=R6_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(5) D=R6_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(6) D=R6_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(7) D=R6_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(8) D=R6_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(9) D=R6_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R6(10) D=R6_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:152.1-153.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r7(8) I1=uk.K_r7(15) I2=uk.decrypt I3=R7(17) O=R7_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(2) I1=uk.K_r7(9) I2=uk.decrypt I3=R7(18) O=R7_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(13) I1=uk.K_r7(20) I2=uk.decrypt I3=R7(12) O=R7_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_10_O I3=R7_LUT4_I3_11_O O=R7_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_10_O I3=R7_LUT4_I3_11_O O=R7_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_10_O I3=R7_LUT4_I3_11_O O=R7_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r7(54) I1=uk.K_r7(4) I2=uk.decrypt I3=R7(17) O=R7_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_11_O I3=R7_LUT4_I3_10_O O=R7_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(49) I1=uk.K_r7(1) I2=uk.decrypt I3=R7(30) O=R7_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(52) I1=uk.K_r7(0) I2=uk.decrypt I3=R7(29) O=R7_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(37) I1=uk.K_r7(44) I2=uk.decrypt I3=R7(31) O=R7_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(43) I1=uk.K_r7(50) I2=uk.decrypt I3=R7(32) O=R7_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(21) I1=uk.K_r7(28) I2=uk.decrypt I3=R7(28) O=R7_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_16_O I3=R7_LUT4_I3_17_O O=R7_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_16_O I3=R7_LUT4_I3_17_O O=R7_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_16_O I3=R7_LUT4_I3_17_O O=R7_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(9) I1=uk.K_r7(16) I2=uk.decrypt I3=R7(1) O=R7_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_17_O I3=R7_LUT4_I3_16_O O=R7_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(25) I1=uk.K_r7(32) I2=uk.decrypt I3=R7(7) O=R7_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(48) I1=uk.K_r7(55) I2=uk.decrypt I3=R7(8) O=R7_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(28) I1=uk.K_r7(35) I2=uk.decrypt I3=R7(20) O=R7_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(6) I1=uk.K_r7(13) I2=uk.decrypt I3=R7(6) O=R7_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(40) I1=uk.K_r7(47) I2=uk.decrypt I3=R7(5) O=R7_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(53) I1=uk.K_r7(3) I2=uk.decrypt I3=R7(9) O=R7_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_22_O I3=R7_LUT4_I3_23_O O=R7_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_22_O I3=R7_LUT4_I3_23_O O=R7_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_22_O I3=R7_LUT4_I3_23_O O=R7_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r7(4) I1=uk.K_r7(11) I2=uk.decrypt I3=R7(4) O=R7_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_23_O I3=R7_LUT4_I3_22_O O=R7_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(38) I1=uk.K_r7(45) I2=uk.decrypt I3=R7(21) O=R7_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(1) I1=uk.K_r7(8) I2=uk.decrypt I3=R7(22) O=R7_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(16) I1=uk.K_r7(23) I2=uk.decrypt I3=R7(24) O=R7_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(14) I1=uk.K_r7(21) I2=uk.decrypt I3=R7(23) O=R7_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(35) I1=uk.K_r7(42) I2=uk.decrypt I3=R7(25) O=R7_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_28_O I3=R7_LUT4_I3_29_O O=R7_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_28_O I3=R7_LUT4_I3_29_O O=R7_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_28_O I3=R7_LUT4_I3_29_O O=R7_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(50) I1=uk.K_r7(2) I2=uk.decrypt I3=R7(20) O=R7_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_29_O I3=R7_LUT4_I3_28_O O=R7_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(44) I1=uk.K_r7(51) I2=uk.decrypt I3=R7(19) O=R7_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(11) I1=uk.K_r7(18) I2=uk.decrypt I3=R7(11) O=R7_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(26) I1=uk.K_r7(33) I2=uk.decrypt I3=R7(12) O=R7_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(10) I1=uk.K_r7(17) I2=uk.decrypt I3=R7(10) O=R7_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(34) I1=uk.K_r7(41) I2=uk.decrypt I3=R7(9) O=R7_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(5) I1=uk.K_r7(12) I2=uk.decrypt I3=R7(8) O=R7_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_34_O I3=R7_LUT4_I3_35_O O=R7_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_34_O I3=R7_LUT4_I3_35_O O=R7_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_34_O I3=R7_LUT4_I3_35_O O=R7_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(39) I1=uk.K_r7(46) I2=uk.decrypt I3=R7(13) O=R7_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_35_O I3=R7_LUT4_I3_34_O O=R7_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(47) I1=uk.K_r7(54) I2=uk.decrypt I3=R7(4) O=R7_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(12) I1=uk.K_r7(19) I2=uk.decrypt I3=R7(3) O=R7_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(3) I1=uk.K_r7(10) I2=uk.decrypt I3=R7(2) O=R7_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(20) I1=uk.K_r7(27) I2=uk.decrypt I3=R7(1) O=R7_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(45) I1=uk.K_r7(52) I2=uk.decrypt I3=R7(16) O=R7_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(18) I1=uk.K_r7(25) I2=uk.decrypt I3=R7(5) O=R7_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_40_O I3=R7_LUT4_I3_41_O O=R7_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_40_O I3=R7_LUT4_I3_41_O O=R7_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_40_O I3=R7_LUT4_I3_41_O O=R7_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(24) I1=uk.K_r7(6) I2=uk.decrypt I3=R7(32) O=R7_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_41_O I3=R7_LUT4_I3_40_O O=R7_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(23) I1=uk.K_r7(30) I2=uk.decrypt I3=R7(28) O=R7_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(36) I1=uk.K_r7(43) I2=uk.decrypt I3=R7(27) O=R7_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(42) I1=uk.K_r7(49) I2=uk.decrypt I3=R7(25) O=R7_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(31) I1=uk.K_r7(38) I2=uk.decrypt I3=R7(26) O=R7_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(7) I1=uk.K_r7(14) I2=uk.decrypt I3=R7(24) O=R7_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_46_O I3=R7_LUT4_I3_47_O O=R7_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_46_O I3=R7_LUT4_I3_47_O O=R7_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_46_O I3=R7_LUT4_I3_47_O O=R7_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r7(15) I1=uk.K_r7(22) I2=uk.decrypt I3=R7(29) O=R7_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_47_O I3=R7_LUT4_I3_46_O O=R7_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_4_O I3=R7_LUT4_I3_5_O O=R7_LUT4_I3_4_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_4_O I3=R7_LUT4_I3_5_O O=R7_LUT4_I3_4_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_4_O I3=R7_LUT4_I3_5_O O=R7_LUT4_I3_4_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r7(29) I1=uk.K_r7(36) I2=uk.decrypt I3=R7(21) O=R7_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R7_LUT4_I3_5_O I3=R7_LUT4_I3_4_O O=R7_LUT4_I3_5_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r7(32) I1=uk.K_r7(39) I2=uk.decrypt I3=R7(13) O=R7_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(33) I1=uk.K_r7(40) I2=uk.decrypt I3=R7(14) O=R7_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(17) I1=uk.K_r7(24) I2=uk.decrypt I3=R7(16) O=R7_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r7(41) I1=uk.K_r7(48) I2=uk.decrypt I3=R7(15) O=R7_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=R7(1) D=R7_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(2) D=R7_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(11) D=R7_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(12) D=R7_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(13) D=R7_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(14) D=R7_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(15) D=R7_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(16) D=R7_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(17) D=R7_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(18) D=R7_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(19) D=R7_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(20) D=R7_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(3) D=R7_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(21) D=R7_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(22) D=R7_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(23) D=R7_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(24) D=R7_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(25) D=R7_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(26) D=R7_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(27) D=R7_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(28) D=R7_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(29) D=R7_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(30) D=R7_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(4) D=R7_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(31) D=R7_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(32) D=R7_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(5) D=R7_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(6) D=R7_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(7) D=R7_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(8) D=R7_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(9) D=R7_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R7(10) D=R7_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:158.1-159.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r8(43) I1=uk.K_r8(23) I2=uk.decrypt I3=R8(18) O=R8_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(49) I1=uk.K_r8(29) I2=uk.decrypt I3=R8(17) O=R8_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(40) I1=uk.K_r8(18) I2=uk.decrypt I3=R8(17) O=R8_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_10_O I3=R8_LUT4_I3_11_O O=R8_LUT4_I3_10_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_10_O I3=R8_LUT4_I3_11_O O=R8_LUT4_I3_10_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_10_O I3=R8_LUT4_I3_11_O O=R8_LUT4_I3_10_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(24) I1=uk.K_r8(34) I2=uk.decrypt I3=R8(12) O=R8_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_11_O I3=R8_LUT4_I3_10_O O=R8_LUT4_I3_11_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(29) I1=uk.K_r8(9) I2=uk.decrypt I3=R8(32) O=R8_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(23) I1=uk.K_r8(31) I2=uk.decrypt I3=R8(31) O=R8_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(35) I1=uk.K_r8(15) I2=uk.decrypt I3=R8(30) O=R8_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(38) I1=uk.K_r8(14) I2=uk.decrypt I3=R8(29) O=R8_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(7) I1=uk.K_r8(42) I2=uk.decrypt I3=R8(28) O=R8_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_16_O I3=R8_LUT4_I3_17_O O=R8_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_16_O I3=R8_LUT4_I3_17_O O=R8_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_16_O I3=R8_LUT4_I3_17_O O=R8_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(50) I1=uk.K_r8(30) I2=uk.decrypt I3=R8(1) O=R8_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_17_O I3=R8_LUT4_I3_16_O O=R8_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(34) I1=uk.K_r8(12) I2=uk.decrypt I3=R8(8) O=R8_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(11) I1=uk.K_r8(46) I2=uk.decrypt I3=R8(7) O=R8_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(14) I1=uk.K_r8(49) I2=uk.decrypt I3=R8(20) O=R8_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(17) I1=uk.K_r8(27) I2=uk.decrypt I3=R8(6) O=R8_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(26) I1=uk.K_r8(4) I2=uk.decrypt I3=R8(5) O=R8_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(39) I1=uk.K_r8(17) I2=uk.decrypt I3=R8(9) O=R8_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_22_O I3=R8_LUT4_I3_23_O O=R8_LUT4_I3_22_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_22_O I3=R8_LUT4_I3_23_O O=R8_LUT4_I3_22_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_22_O I3=R8_LUT4_I3_23_O O=R8_LUT4_I3_22_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r8(47) I1=uk.K_r8(25) I2=uk.decrypt I3=R8(4) O=R8_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_23_O I3=R8_LUT4_I3_22_O O=R8_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(0) I1=uk.K_r8(35) I2=uk.decrypt I3=R8(23) O=R8_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(2) I1=uk.K_r8(37) I2=uk.decrypt I3=R8(24) O=R8_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(42) I1=uk.K_r8(22) I2=uk.decrypt I3=R8(22) O=R8_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(51) I1=uk.K_r8(0) I2=uk.decrypt I3=R8(21) O=R8_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(36) I1=uk.K_r8(16) I2=uk.decrypt I3=R8(20) O=R8_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_28_O I3=R8_LUT4_I3_29_O O=R8_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_28_O I3=R8_LUT4_I3_29_O O=R8_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_28_O I3=R8_LUT4_I3_29_O O=R8_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r8(21) I1=uk.K_r8(1) I2=uk.decrypt I3=R8(25) O=R8_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_29_O I3=R8_LUT4_I3_28_O O=R8_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(30) I1=uk.K_r8(38) I2=uk.decrypt I3=R8(19) O=R8_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(54) I1=uk.K_r8(32) I2=uk.decrypt I3=R8(11) O=R8_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(12) I1=uk.K_r8(47) I2=uk.decrypt I3=R8(12) O=R8_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(53) I1=uk.K_r8(6) I2=uk.decrypt I3=R8(10) O=R8_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(20) I1=uk.K_r8(55) I2=uk.decrypt I3=R8(9) O=R8_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(25) I1=uk.K_r8(3) I2=uk.decrypt I3=R8(13) O=R8_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_34_O I3=R8_LUT4_I3_35_O O=R8_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_34_O I3=R8_LUT4_I3_35_O O=R8_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_34_O I3=R8_LUT4_I3_35_O O=R8_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(48) I1=uk.K_r8(26) I2=uk.decrypt I3=R8(8) O=R8_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_35_O I3=R8_LUT4_I3_34_O O=R8_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(55) I1=uk.K_r8(33) I2=uk.decrypt I3=R8(3) O=R8_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(33) I1=uk.K_r8(11) I2=uk.decrypt I3=R8(4) O=R8_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(46) I1=uk.K_r8(24) I2=uk.decrypt I3=R8(2) O=R8_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(6) I1=uk.K_r8(41) I2=uk.decrypt I3=R8(1) O=R8_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(31) I1=uk.K_r8(7) I2=uk.decrypt I3=R8(16) O=R8_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(10) I1=uk.K_r8(20) I2=uk.decrypt I3=R8(32) O=R8_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_40_O I3=R8_LUT4_I3_41_O O=R8_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_40_O I3=R8_LUT4_I3_41_O O=R8_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_40_O I3=R8_LUT4_I3_41_O O=R8_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(4) I1=uk.K_r8(39) I2=uk.decrypt I3=R8(5) O=R8_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_41_O I3=R8_LUT4_I3_40_O O=R8_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(9) I1=uk.K_r8(44) I2=uk.decrypt I3=R8(28) O=R8_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(22) I1=uk.K_r8(2) I2=uk.decrypt I3=R8(27) O=R8_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(44) I1=uk.K_r8(52) I2=uk.decrypt I3=R8(26) O=R8_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(28) I1=uk.K_r8(8) I2=uk.decrypt I3=R8(25) O=R8_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(1) I1=uk.K_r8(36) I2=uk.decrypt I3=R8(29) O=R8_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_46_O I3=R8_LUT4_I3_47_O O=R8_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_46_O I3=R8_LUT4_I3_47_O O=R8_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_46_O I3=R8_LUT4_I3_47_O O=R8_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r8(52) I1=uk.K_r8(28) I2=uk.decrypt I3=R8(24) O=R8_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_47_O I3=R8_LUT4_I3_46_O O=R8_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_4_O I3=R8_LUT4_I3_5_O O=R8_LUT4_I3_4_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_4_O I3=R8_LUT4_I3_5_O O=R8_LUT4_I3_4_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_4_O I3=R8_LUT4_I3_5_O O=R8_LUT4_I3_4_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r8(15) I1=uk.K_r8(50) I2=uk.decrypt I3=R8(21) O=R8_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R8_LUT4_I3_5_O I3=R8_LUT4_I3_4_O O=R8_LUT4_I3_5_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r8(19) I1=uk.K_r8(54) I2=uk.decrypt I3=R8(14) O=R8_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(18) I1=uk.K_r8(53) I2=uk.decrypt I3=R8(13) O=R8_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(3) I1=uk.K_r8(13) I2=uk.decrypt I3=R8(16) O=R8_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r8(27) I1=uk.K_r8(5) I2=uk.decrypt I3=R8(15) O=R8_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=R8(1) D=R8_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(2) D=R8_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(11) D=R8_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(12) D=R8_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(13) D=R8_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(14) D=R8_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(15) D=R8_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(16) D=R8_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(17) D=R8_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(18) D=R8_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(19) D=R8_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(20) D=R8_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(3) D=R8_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(21) D=R8_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(22) D=R8_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(23) D=R8_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(24) D=R8_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(25) D=R8_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(26) D=R8_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(27) D=R8_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(28) D=R8_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(29) D=R8_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(30) D=R8_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(4) D=R8_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(31) D=R8_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(32) D=R8_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(5) D=R8_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(6) D=R8_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(7) D=R8_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(8) D=R8_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(9) D=R8_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R8(10) D=R8_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:164.1-165.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=uk.K_r9(35) I1=uk.K_r9(43) I2=uk.decrypt I3=R9(17) O=R9_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(29) I1=uk.K_r9(37) I2=uk.decrypt I3=R9(18) O=R9_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(46) I1=uk.K_r9(27) I2=uk.decrypt I3=R9(16) O=R9_LUT4_I3_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(13) I1=uk.K_r9(19) I2=uk.decrypt I3=R9(15) O=R9_LUT4_I3_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(15) I1=uk.K_r9(23) I2=uk.decrypt I3=R9(32) O=R9_LUT4_I3_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(9) I1=uk.K_r9(45) I2=uk.decrypt I3=R9(31) O=R9_LUT4_I3_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(21) I1=uk.K_r9(29) I2=uk.decrypt I3=R9(30) O=R9_LUT4_I3_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(51) I1=uk.K_r9(28) I2=uk.decrypt I3=R9(29) O=R9_LUT4_I3_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(52) I1=uk.K_r9(1) I2=uk.decrypt I3=R9(28) O=R9_LUT4_I3_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_16_O I3=R9_LUT4_I3_17_O O=R9_LUT4_I3_16_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_16_O I3=R9_LUT4_I3_17_O O=R9_LUT4_I3_16_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_16_O I3=R9_LUT4_I3_17_O O=R9_LUT4_I3_16_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r9(36) I1=uk.K_r9(44) I2=uk.decrypt I3=R9(1) O=R9_LUT4_I3_17_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_17_O I3=R9_LUT4_I3_16_O O=R9_LUT4_I3_17_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r9(12) I1=uk.K_r9(18) I2=uk.decrypt I3=R9(5) O=R9_LUT4_I3_18_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(3) I1=uk.K_r9(41) I2=uk.decrypt I3=R9(6) O=R9_LUT4_I3_19_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(0) I1=uk.K_r9(8) I2=uk.decrypt I3=R9(20) O=R9_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(54) I1=uk.K_r9(3) I2=uk.decrypt I3=R9(7) O=R9_LUT4_I3_20_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(20) I1=uk.K_r9(26) I2=uk.decrypt I3=R9(8) O=R9_LUT4_I3_21_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(33) I1=uk.K_r9(39) I2=uk.decrypt I3=R9(4) O=R9_LUT4_I3_22_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(25) I1=uk.K_r9(6) I2=uk.decrypt I3=R9(9) O=R9_LUT4_I3_23_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_23_O I3=R9_LUT4_I3_22_O O=R9_LUT4_I3_23_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_22_O I3=R9_LUT4_I3_23_O O=R9_LUT4_I3_23_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_22_O I3=R9_LUT4_I3_23_O O=R9_LUT4_I3_23_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_22_O I3=R9_LUT4_I3_23_O O=R9_LUT4_I3_23_O_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r9(28) I1=uk.K_r9(36) I2=uk.decrypt I3=R9(22) O=R9_LUT4_I3_24_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(37) I1=uk.K_r9(14) I2=uk.decrypt I3=R9(21) O=R9_LUT4_I3_25_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(43) I1=uk.K_r9(51) I2=uk.decrypt I3=R9(24) O=R9_LUT4_I3_26_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(45) I1=uk.K_r9(49) I2=uk.decrypt I3=R9(23) O=R9_LUT4_I3_27_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(7) I1=uk.K_r9(15) I2=uk.decrypt I3=R9(25) O=R9_LUT4_I3_28_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_28_O I3=R9_LUT4_I3_29_O O=R9_LUT4_I3_28_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_28_O I3=R9_LUT4_I3_29_O O=R9_LUT4_I3_28_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_28_O I3=R9_LUT4_I3_29_O O=R9_LUT4_I3_28_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r9(22) I1=uk.K_r9(30) I2=uk.decrypt I3=R9(20) O=R9_LUT4_I3_29_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_29_O I3=R9_LUT4_I3_28_O O=R9_LUT4_I3_29_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r9(16) I1=uk.K_r9(52) I2=uk.decrypt I3=R9(19) O=R9_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(40) I1=uk.K_r9(46) I2=uk.decrypt I3=R9(11) O=R9_LUT4_I3_30_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(55) I1=uk.K_r9(4) I2=uk.decrypt I3=R9(12) O=R9_LUT4_I3_31_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(39) I1=uk.K_r9(20) I2=uk.decrypt I3=R9(10) O=R9_LUT4_I3_32_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(6) I1=uk.K_r9(12) I2=uk.decrypt I3=R9(9) O=R9_LUT4_I3_33_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(11) I1=uk.K_r9(17) I2=uk.decrypt I3=R9(13) O=R9_LUT4_I3_34_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_34_O I3=R9_LUT4_I3_35_O O=R9_LUT4_I3_34_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_34_O I3=R9_LUT4_I3_35_O O=R9_LUT4_I3_34_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_34_O I3=R9_LUT4_I3_35_O O=R9_LUT4_I3_34_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk.K_r9(34) I1=uk.K_r9(40) I2=uk.decrypt I3=R9(8) O=R9_LUT4_I3_35_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_35_O I3=R9_LUT4_I3_34_O O=R9_LUT4_I3_35_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r9(19) I1=uk.K_r9(25) I2=uk.decrypt I3=R9(4) O=R9_LUT4_I3_36_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(17) I1=uk.K_r9(55) I2=uk.decrypt I3=R9(1) O=R9_LUT4_I3_37_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(32) I1=uk.K_r9(13) I2=uk.decrypt I3=R9(2) O=R9_LUT4_I3_38_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(41) I1=uk.K_r9(47) I2=uk.decrypt I3=R9(3) O=R9_LUT4_I3_39_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(1) I1=uk.K_r9(9) I2=uk.decrypt I3=R9(21) O=R9_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(53) I1=uk.K_r9(34) I2=uk.decrypt I3=R9(32) O=R9_LUT4_I3_40_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_40_O I3=R9_LUT4_I3_41_O O=R9_LUT4_I3_40_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_40_O I3=R9_LUT4_I3_41_O O=R9_LUT4_I3_40_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_40_O I3=R9_LUT4_I3_41_O O=R9_LUT4_I3_40_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r9(47) I1=uk.K_r9(53) I2=uk.decrypt I3=R9(5) O=R9_LUT4_I3_41_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_41_O I3=R9_LUT4_I3_40_O O=R9_LUT4_I3_41_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r9(8) I1=uk.K_r9(16) I2=uk.decrypt I3=R9(27) O=R9_LUT4_I3_42_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(14) I1=uk.K_r9(22) I2=uk.decrypt I3=R9(25) O=R9_LUT4_I3_43_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(50) I1=uk.K_r9(31) I2=uk.decrypt I3=R9(28) O=R9_LUT4_I3_44_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(30) I1=uk.K_r9(7) I2=uk.decrypt I3=R9(26) O=R9_LUT4_I3_45_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(42) I1=uk.K_r9(50) I2=uk.decrypt I3=R9(29) O=R9_LUT4_I3_46_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_46_O I3=R9_LUT4_I3_47_O O=R9_LUT4_I3_46_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_46_O I3=R9_LUT4_I3_47_O O=R9_LUT4_I3_46_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_46_O I3=R9_LUT4_I3_47_O O=R9_LUT4_I3_46_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r9(38) I1=uk.K_r9(42) I2=uk.decrypt I3=R9(24) O=R9_LUT4_I3_47_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_47_O I3=R9_LUT4_I3_46_O O=R9_LUT4_I3_47_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_4_O I3=R9_LUT4_I3_5_O O=R9_LUT4_I3_4_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_4_O I3=R9_LUT4_I3_5_O O=R9_LUT4_I3_4_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_4_O I3=R9_LUT4_I3_5_O O=R9_LUT4_I3_4_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r9(44) I1=uk.K_r9(21) I2=uk.decrypt I3=R9(16) O=R9_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_5_O I3=R9_LUT4_I3_4_O O=R9_LUT4_I3_5_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r9(10) I1=uk.K_r9(48) I2=uk.decrypt I3=R9(12) O=R9_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_6_O I3=R9_LUT4_I3_7_O O=R9_LUT4_I3_6_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_6_O I3=R9_LUT4_I3_7_O O=R9_LUT4_I3_6_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_6_O I3=R9_LUT4_I3_7_O O=R9_LUT4_I3_6_O_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=uk.K_r9(26) I1=uk.K_r9(32) I2=uk.decrypt I3=R9(17) O=R9_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=K1(1) I1=K1(1) I2=R9_LUT4_I3_7_O I3=R9_LUT4_I3_6_O O=R9_LUT4_I3_7_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=uk.K_r9(4) I1=uk.K_r9(10) I2=uk.decrypt I3=R9(13) O=R9_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=uk.K_r9(5) I1=uk.K_r9(11) I2=uk.decrypt I3=R9(14) O=R9_LUT4_I3_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=R9(1) D=R9_ff_CQZ_D(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(2) D=R9_ff_CQZ_D(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(11) D=R9_ff_CQZ_D(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(12) D=R9_ff_CQZ_D(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(13) D=R9_ff_CQZ_D(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(14) D=R9_ff_CQZ_D(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(15) D=R9_ff_CQZ_D(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(16) D=R9_ff_CQZ_D(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(17) D=R9_ff_CQZ_D(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(18) D=R9_ff_CQZ_D(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(19) D=R9_ff_CQZ_D(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(20) D=R9_ff_CQZ_D(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(3) D=R9_ff_CQZ_D(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(21) D=R9_ff_CQZ_D(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(22) D=R9_ff_CQZ_D(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(23) D=R9_ff_CQZ_D(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(24) D=R9_ff_CQZ_D(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(25) D=R9_ff_CQZ_D(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(26) D=R9_ff_CQZ_D(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(27) D=R9_ff_CQZ_D(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(28) D=R9_ff_CQZ_D(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(29) D=R9_ff_CQZ_D(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(30) D=R9_ff_CQZ_D(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(4) D=R9_ff_CQZ_D(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(31) D=R9_ff_CQZ_D(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(32) D=R9_ff_CQZ_D(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(5) D=R9_ff_CQZ_D(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(6) D=R9_ff_CQZ_D(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(7) D=R9_ff_CQZ_D(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(8) D=R9_ff_CQZ_D(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(9) D=R9_ff_CQZ_D(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=R9(10) D=R9_ff_CQZ_D(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:170.1-171.26|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(40) D=$iopadmap$desIn(63) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(8) D=$iopadmap$desIn(62) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(47) D=$iopadmap$desIn(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(15) D=$iopadmap$desIn(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(55) D=$iopadmap$desIn(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(23) D=$iopadmap$desIn(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(63) D=$iopadmap$desIn(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(31) D=$iopadmap$desIn(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(38) D=$iopadmap$desIn(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(6) D=$iopadmap$desIn(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(46) D=$iopadmap$desIn(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(14) D=$iopadmap$desIn(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(48) D=$iopadmap$desIn(61) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(54) D=$iopadmap$desIn(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(22) D=$iopadmap$desIn(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(62) D=$iopadmap$desIn(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(30) D=$iopadmap$desIn(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(37) D=$iopadmap$desIn(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(5) D=$iopadmap$desIn(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(45) D=$iopadmap$desIn(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(13) D=$iopadmap$desIn(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(53) D=$iopadmap$desIn(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(21) D=$iopadmap$desIn(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(16) D=$iopadmap$desIn(60) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(61) D=$iopadmap$desIn(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(29) D=$iopadmap$desIn(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(36) D=$iopadmap$desIn(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(4) D=$iopadmap$desIn(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(44) D=$iopadmap$desIn(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(12) D=$iopadmap$desIn(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(52) D=$iopadmap$desIn(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(20) D=$iopadmap$desIn(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(60) D=$iopadmap$desIn(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(28) D=$iopadmap$desIn(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(56) D=$iopadmap$desIn(59) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(35) D=$iopadmap$desIn(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(3) D=$iopadmap$desIn(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(43) D=$iopadmap$desIn(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(11) D=$iopadmap$desIn(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(51) D=$iopadmap$desIn(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(19) D=$iopadmap$desIn(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(59) D=$iopadmap$desIn(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(27) D=$iopadmap$desIn(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(34) D=$iopadmap$desIn(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(2) D=$iopadmap$desIn(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(24) D=$iopadmap$desIn(58) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(42) D=$iopadmap$desIn(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(10) D=$iopadmap$desIn(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(50) D=$iopadmap$desIn(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(18) D=$iopadmap$desIn(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(58) D=$iopadmap$desIn(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(26) D=$iopadmap$desIn(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(33) D=$iopadmap$desIn(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(1) D=$iopadmap$desIn(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(41) D=$iopadmap$desIn(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(9) D=$iopadmap$desIn(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(64) D=$iopadmap$desIn(57) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(49) D=$iopadmap$desIn(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(17) D=$iopadmap$desIn(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(57) D=$iopadmap$desIn(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(25) D=$iopadmap$desIn(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(32) D=$iopadmap$desIn(56) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(39) D=$iopadmap$desIn(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=IP(7) D=$iopadmap$desIn(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:57.1-58.19|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(63) D=FP(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(62) D=FP(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(53) D=FP(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(52) D=FP(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(51) D=FP(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(50) D=FP(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(49) D=FP(63) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(48) D=FP(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(47) D=FP(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(46) D=FP(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(45) D=FP(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(44) D=FP(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(61) D=FP(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(43) D=FP(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(42) D=FP(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(41) D=FP(62) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(40) D=FP(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(39) D=FP(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(38) D=FP(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(37) D=FP(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(36) D=FP(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(35) D=FP(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(34) D=FP(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(60) D=FP(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(33) D=FP(61) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(32) D=FP(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(31) D=FP(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(30) D=FP(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(29) D=FP(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(28) D=FP(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(27) D=FP(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(26) D=FP(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(25) D=FP(60) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(24) D=FP(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(59) D=FP(56) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(23) D=FP(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(22) D=FP(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(21) D=FP(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(20) D=FP(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(19) D=FP(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(18) D=FP(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(17) D=FP(59) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(16) D=FP(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(15) D=FP(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(14) D=FP(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(58) D=FP(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(13) D=FP(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(12) D=FP(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(11) D=FP(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(10) D=FP(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(9) D=FP(58) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(8) D=FP(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(7) D=FP(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(6) D=FP(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(5) D=FP(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(4) D=FP(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(57) D=FP(64) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(3) D=FP(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(2) D=FP(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(1) D=FP(57) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(0) D=FP(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(56) D=FP(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(55) D=FP(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$desOut(54) D=FP(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:225.1-233.69|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(55) D=$iopadmap$key(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(54) D=$iopadmap$key(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(45) D=$iopadmap$key(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(44) D=$iopadmap$key(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(43) D=$iopadmap$key(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(42) D=$iopadmap$key(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(41) D=$iopadmap$key(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(40) D=$iopadmap$key(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(39) D=$iopadmap$key(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(38) D=$iopadmap$key(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(37) D=$iopadmap$key(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(36) D=$iopadmap$key(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(53) D=$iopadmap$key(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(35) D=$iopadmap$key(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(34) D=$iopadmap$key(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(33) D=$iopadmap$key(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(32) D=$iopadmap$key(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(31) D=$iopadmap$key(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(30) D=$iopadmap$key(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(29) D=$iopadmap$key(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(28) D=$iopadmap$key(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(27) D=$iopadmap$key(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(26) D=$iopadmap$key(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(52) D=$iopadmap$key(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(25) D=$iopadmap$key(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(24) D=$iopadmap$key(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(23) D=$iopadmap$key(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(22) D=$iopadmap$key(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(21) D=$iopadmap$key(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(20) D=$iopadmap$key(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(19) D=$iopadmap$key(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(18) D=$iopadmap$key(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(17) D=$iopadmap$key(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(16) D=$iopadmap$key(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(51) D=$iopadmap$key(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(15) D=$iopadmap$key(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(14) D=$iopadmap$key(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(13) D=$iopadmap$key(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(12) D=$iopadmap$key(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(11) D=$iopadmap$key(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(10) D=$iopadmap$key(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(9) D=$iopadmap$key(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(8) D=$iopadmap$key(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(7) D=$iopadmap$key(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(6) D=$iopadmap$key(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(50) D=$iopadmap$key(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(5) D=$iopadmap$key(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(4) D=$iopadmap$key(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(3) D=$iopadmap$key(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(2) D=$iopadmap$key(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(1) D=$iopadmap$key(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(0) D=$iopadmap$key(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(49) D=$iopadmap$key(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(48) D=$iopadmap$key(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(47) D=$iopadmap$key(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=key_r(46) D=$iopadmap$key(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:53.1-54.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(55) D=key_r(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(54) D=key_r(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(45) D=key_r(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(44) D=key_r(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(43) D=key_r(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(42) D=key_r(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(41) D=key_r(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(40) D=key_r(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(39) D=key_r(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(38) D=key_r(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(37) D=key_r(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(36) D=key_r(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(53) D=key_r(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(35) D=key_r(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(34) D=key_r(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(33) D=key_r(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(32) D=key_r(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(31) D=key_r(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(30) D=key_r(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(29) D=key_r(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(28) D=key_r(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(27) D=key_r(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(26) D=key_r(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(52) D=key_r(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(25) D=key_r(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(24) D=key_r(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(23) D=key_r(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(22) D=key_r(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(21) D=key_r(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(20) D=key_r(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(19) D=key_r(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(18) D=key_r(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(17) D=key_r(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(16) D=key_r(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(51) D=key_r(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(15) D=key_r(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(14) D=key_r(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(13) D=key_r(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(12) D=key_r(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(11) D=key_r(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(10) D=key_r(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(9) D=key_r(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(8) D=key_r(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(7) D=key_r(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(6) D=key_r(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(50) D=key_r(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(5) D=key_r(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(4) D=key_r(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(3) D=key_r(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(2) D=key_r(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(1) D=key_r(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(0) D=key_r(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(49) D=key_r(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(48) D=key_r(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(47) D=key_r(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r0(46) D=key_r(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(55) D=uk.K_r9(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(54) D=uk.K_r9(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(45) D=uk.K_r9(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(44) D=uk.K_r9(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(43) D=uk.K_r9(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(42) D=uk.K_r9(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(41) D=uk.K_r9(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(40) D=uk.K_r9(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(39) D=uk.K_r9(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(38) D=uk.K_r9(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(37) D=uk.K_r9(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(36) D=uk.K_r9(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(53) D=uk.K_r9(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(35) D=uk.K_r9(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(34) D=uk.K_r9(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(33) D=uk.K_r9(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(32) D=uk.K_r9(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(31) D=uk.K_r9(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(30) D=uk.K_r9(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(29) D=uk.K_r9(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(28) D=uk.K_r9(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(27) D=uk.K_r9(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(26) D=uk.K_r9(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(52) D=uk.K_r9(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(25) D=uk.K_r9(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(24) D=uk.K_r9(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(23) D=uk.K_r9(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(22) D=uk.K_r9(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(21) D=uk.K_r9(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(20) D=uk.K_r9(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(19) D=uk.K_r9(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(18) D=uk.K_r9(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(17) D=uk.K_r9(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(16) D=uk.K_r9(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(51) D=uk.K_r9(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(15) D=uk.K_r9(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(14) D=uk.K_r9(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(13) D=uk.K_r9(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(12) D=uk.K_r9(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(11) D=uk.K_r9(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(10) D=uk.K_r9(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(9) D=uk.K_r9(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(8) D=uk.K_r9(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(7) D=uk.K_r9(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(6) D=uk.K_r9(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(50) D=uk.K_r9(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(5) D=uk.K_r9(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(4) D=uk.K_r9(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(3) D=uk.K_r9(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(2) D=uk.K_r9(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(1) D=uk.K_r9(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(0) D=uk.K_r9(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(49) D=uk.K_r9(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(48) D=uk.K_r9(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(47) D=uk.K_r9(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r10(46) D=uk.K_r9(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(55) D=uk.K_r10(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(54) D=uk.K_r10(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(45) D=uk.K_r10(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(44) D=uk.K_r10(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(43) D=uk.K_r10(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(42) D=uk.K_r10(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(41) D=uk.K_r10(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(40) D=uk.K_r10(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(39) D=uk.K_r10(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(38) D=uk.K_r10(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(37) D=uk.K_r10(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(36) D=uk.K_r10(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(53) D=uk.K_r10(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(35) D=uk.K_r10(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(34) D=uk.K_r10(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(33) D=uk.K_r10(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(32) D=uk.K_r10(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(31) D=uk.K_r10(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(30) D=uk.K_r10(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(29) D=uk.K_r10(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(28) D=uk.K_r10(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(27) D=uk.K_r10(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(26) D=uk.K_r10(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(52) D=uk.K_r10(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(25) D=uk.K_r10(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(24) D=uk.K_r10(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(23) D=uk.K_r10(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(22) D=uk.K_r10(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(21) D=uk.K_r10(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(20) D=uk.K_r10(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(19) D=uk.K_r10(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(18) D=uk.K_r10(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(17) D=uk.K_r10(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(16) D=uk.K_r10(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(51) D=uk.K_r10(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(15) D=uk.K_r10(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(14) D=uk.K_r10(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(13) D=uk.K_r10(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(12) D=uk.K_r10(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(11) D=uk.K_r10(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(10) D=uk.K_r10(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(9) D=uk.K_r10(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(8) D=uk.K_r10(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(7) D=uk.K_r10(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(6) D=uk.K_r10(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(50) D=uk.K_r10(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(5) D=uk.K_r10(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(4) D=uk.K_r10(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(3) D=uk.K_r10(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(2) D=uk.K_r10(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(1) D=uk.K_r10(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(0) D=uk.K_r10(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(49) D=uk.K_r10(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(48) D=uk.K_r10(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(47) D=uk.K_r10(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r11(46) D=uk.K_r10(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(55) D=uk.K_r11(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(54) D=uk.K_r11(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(45) D=uk.K_r11(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(44) D=uk.K_r11(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(43) D=uk.K_r11(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(42) D=uk.K_r11(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(41) D=uk.K_r11(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(40) D=uk.K_r11(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(39) D=uk.K_r11(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(38) D=uk.K_r11(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(37) D=uk.K_r11(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(36) D=uk.K_r11(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(53) D=uk.K_r11(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(35) D=uk.K_r11(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(34) D=uk.K_r11(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(33) D=uk.K_r11(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(32) D=uk.K_r11(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(31) D=uk.K_r11(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(30) D=uk.K_r11(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(29) D=uk.K_r11(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(28) D=uk.K_r11(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(27) D=uk.K_r11(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(26) D=uk.K_r11(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(52) D=uk.K_r11(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(25) D=uk.K_r11(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(24) D=uk.K_r11(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(23) D=uk.K_r11(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(22) D=uk.K_r11(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(21) D=uk.K_r11(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(20) D=uk.K_r11(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(19) D=uk.K_r11(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(18) D=uk.K_r11(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(17) D=uk.K_r11(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(16) D=uk.K_r11(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(51) D=uk.K_r11(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(15) D=uk.K_r11(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(14) D=uk.K_r11(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(13) D=uk.K_r11(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(12) D=uk.K_r11(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(11) D=uk.K_r11(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(10) D=uk.K_r11(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(9) D=uk.K_r11(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(8) D=uk.K_r11(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(7) D=uk.K_r11(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(6) D=uk.K_r11(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(50) D=uk.K_r11(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(5) D=uk.K_r11(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(4) D=uk.K_r11(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(3) D=uk.K_r11(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(2) D=uk.K_r11(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(1) D=uk.K_r11(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(0) D=uk.K_r11(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(49) D=uk.K_r11(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(48) D=uk.K_r11(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(47) D=uk.K_r11(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r12(46) D=uk.K_r11(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(55) D=uk.K_r12(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(54) D=uk.K_r12(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(45) D=uk.K_r12(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(44) D=uk.K_r12(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(43) D=uk.K_r12(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(42) D=uk.K_r12(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(41) D=uk.K_r12(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(40) D=uk.K_r12(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(39) D=uk.K_r12(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(38) D=uk.K_r12(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(37) D=uk.K_r12(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(36) D=uk.K_r12(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(53) D=uk.K_r12(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(35) D=uk.K_r12(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(34) D=uk.K_r12(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(33) D=uk.K_r12(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(32) D=uk.K_r12(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(31) D=uk.K_r12(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(30) D=uk.K_r12(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(29) D=uk.K_r12(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(28) D=uk.K_r12(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(27) D=uk.K_r12(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(26) D=uk.K_r12(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(52) D=uk.K_r12(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(25) D=uk.K_r12(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(24) D=uk.K_r12(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(23) D=uk.K_r12(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(22) D=uk.K_r12(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(21) D=uk.K_r12(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(20) D=uk.K_r12(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(19) D=uk.K_r12(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(18) D=uk.K_r12(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(17) D=uk.K_r12(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(16) D=uk.K_r12(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(51) D=uk.K_r12(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(15) D=uk.K_r12(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(14) D=uk.K_r12(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(13) D=uk.K_r12(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(12) D=uk.K_r12(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(11) D=uk.K_r12(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(10) D=uk.K_r12(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(9) D=uk.K_r12(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(8) D=uk.K_r12(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(7) D=uk.K_r12(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(6) D=uk.K_r12(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(50) D=uk.K_r12(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(5) D=uk.K_r12(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(4) D=uk.K_r12(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(3) D=uk.K_r12(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(2) D=uk.K_r12(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(1) D=uk.K_r12(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(0) D=uk.K_r12(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(49) D=uk.K_r12(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(48) D=uk.K_r12(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(47) D=uk.K_r12(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r13(46) D=uk.K_r12(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(55) D=uk.K_r13(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(54) D=uk.K_r13(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(45) D=uk.K_r13(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(44) D=uk.K_r13(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(43) D=uk.K_r13(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(42) D=uk.K_r13(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(41) D=uk.K_r13(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(40) D=uk.K_r13(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(39) D=uk.K_r13(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(38) D=uk.K_r13(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(37) D=uk.K_r13(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(36) D=uk.K_r13(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(53) D=uk.K_r13(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(35) D=uk.K_r13(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(34) D=uk.K_r13(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(33) D=uk.K_r13(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(32) D=uk.K_r13(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(31) D=uk.K_r13(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(30) D=uk.K_r13(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(29) D=uk.K_r13(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(28) D=uk.K_r13(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(27) D=uk.K_r13(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(26) D=uk.K_r13(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(52) D=uk.K_r13(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(25) D=uk.K_r13(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(24) D=uk.K_r13(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(23) D=uk.K_r13(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(22) D=uk.K_r13(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(21) D=uk.K_r13(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(20) D=uk.K_r13(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(19) D=uk.K_r13(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(18) D=uk.K_r13(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(17) D=uk.K_r13(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(16) D=uk.K_r13(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(51) D=uk.K_r13(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(15) D=uk.K_r13(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(14) D=uk.K_r13(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(13) D=uk.K_r13(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(12) D=uk.K_r13(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(11) D=uk.K_r13(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(10) D=uk.K_r13(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(9) D=uk.K_r13(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(8) D=uk.K_r13(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(7) D=uk.K_r13(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(6) D=uk.K_r13(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(50) D=uk.K_r13(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(5) D=uk.K_r13(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(4) D=uk.K_r13(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(3) D=uk.K_r13(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(2) D=uk.K_r13(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(1) D=uk.K_r13(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(0) D=uk.K_r13(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(49) D=uk.K_r13(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(48) D=uk.K_r13(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(47) D=uk.K_r13(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r14(46) D=uk.K_r13(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(55) D=uk.K_r0(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(54) D=uk.K_r0(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(45) D=uk.K_r0(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(44) D=uk.K_r0(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(43) D=uk.K_r0(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(42) D=uk.K_r0(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(41) D=uk.K_r0(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(40) D=uk.K_r0(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(39) D=uk.K_r0(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(38) D=uk.K_r0(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(37) D=uk.K_r0(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(36) D=uk.K_r0(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(53) D=uk.K_r0(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(35) D=uk.K_r0(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(34) D=uk.K_r0(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(33) D=uk.K_r0(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(32) D=uk.K_r0(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(31) D=uk.K_r0(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(30) D=uk.K_r0(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(29) D=uk.K_r0(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(28) D=uk.K_r0(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(27) D=uk.K_r0(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(26) D=uk.K_r0(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(52) D=uk.K_r0(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(25) D=uk.K_r0(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(24) D=uk.K_r0(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(23) D=uk.K_r0(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(22) D=uk.K_r0(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(21) D=uk.K_r0(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(20) D=uk.K_r0(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(19) D=uk.K_r0(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(18) D=uk.K_r0(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(17) D=uk.K_r0(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(16) D=uk.K_r0(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(51) D=uk.K_r0(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(15) D=uk.K_r0(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(14) D=uk.K_r0(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(13) D=uk.K_r0(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(12) D=uk.K_r0(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(11) D=uk.K_r0(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(10) D=uk.K_r0(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(9) D=uk.K_r0(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(8) D=uk.K_r0(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(7) D=uk.K_r0(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(6) D=uk.K_r0(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(50) D=uk.K_r0(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(5) D=uk.K_r0(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(4) D=uk.K_r0(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(3) D=uk.K_r0(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(2) D=uk.K_r0(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(1) D=uk.K_r0(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(0) D=uk.K_r0(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(49) D=uk.K_r0(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(48) D=uk.K_r0(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(47) D=uk.K_r0(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r1(46) D=uk.K_r0(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(55) D=uk.K_r1(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(54) D=uk.K_r1(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(45) D=uk.K_r1(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(44) D=uk.K_r1(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(43) D=uk.K_r1(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(42) D=uk.K_r1(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(41) D=uk.K_r1(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(40) D=uk.K_r1(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(39) D=uk.K_r1(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(38) D=uk.K_r1(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(37) D=uk.K_r1(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(36) D=uk.K_r1(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(53) D=uk.K_r1(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(35) D=uk.K_r1(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(34) D=uk.K_r1(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(33) D=uk.K_r1(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(32) D=uk.K_r1(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(31) D=uk.K_r1(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(30) D=uk.K_r1(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(29) D=uk.K_r1(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(28) D=uk.K_r1(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(27) D=uk.K_r1(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(26) D=uk.K_r1(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(52) D=uk.K_r1(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(25) D=uk.K_r1(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(24) D=uk.K_r1(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(23) D=uk.K_r1(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(22) D=uk.K_r1(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(21) D=uk.K_r1(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(20) D=uk.K_r1(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(19) D=uk.K_r1(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(18) D=uk.K_r1(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(17) D=uk.K_r1(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(16) D=uk.K_r1(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(51) D=uk.K_r1(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(15) D=uk.K_r1(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(14) D=uk.K_r1(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(13) D=uk.K_r1(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(12) D=uk.K_r1(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(11) D=uk.K_r1(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(10) D=uk.K_r1(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(9) D=uk.K_r1(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(8) D=uk.K_r1(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(7) D=uk.K_r1(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(6) D=uk.K_r1(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(50) D=uk.K_r1(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(5) D=uk.K_r1(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(4) D=uk.K_r1(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(3) D=uk.K_r1(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(2) D=uk.K_r1(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(1) D=uk.K_r1(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(0) D=uk.K_r1(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(49) D=uk.K_r1(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(48) D=uk.K_r1(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(47) D=uk.K_r1(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r2(46) D=uk.K_r1(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(55) D=uk.K_r2(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(54) D=uk.K_r2(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(45) D=uk.K_r2(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(44) D=uk.K_r2(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(43) D=uk.K_r2(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(42) D=uk.K_r2(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(41) D=uk.K_r2(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(40) D=uk.K_r2(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(39) D=uk.K_r2(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(38) D=uk.K_r2(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(37) D=uk.K_r2(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(36) D=uk.K_r2(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(53) D=uk.K_r2(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(35) D=uk.K_r2(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(34) D=uk.K_r2(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(33) D=uk.K_r2(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(32) D=uk.K_r2(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(31) D=uk.K_r2(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(30) D=uk.K_r2(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(29) D=uk.K_r2(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(28) D=uk.K_r2(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(27) D=uk.K_r2(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(26) D=uk.K_r2(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(52) D=uk.K_r2(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(25) D=uk.K_r2(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(24) D=uk.K_r2(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(23) D=uk.K_r2(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(22) D=uk.K_r2(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(21) D=uk.K_r2(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(20) D=uk.K_r2(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(19) D=uk.K_r2(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(18) D=uk.K_r2(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(17) D=uk.K_r2(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(16) D=uk.K_r2(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(51) D=uk.K_r2(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(15) D=uk.K_r2(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(14) D=uk.K_r2(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(13) D=uk.K_r2(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(12) D=uk.K_r2(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(11) D=uk.K_r2(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(10) D=uk.K_r2(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(9) D=uk.K_r2(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(8) D=uk.K_r2(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(7) D=uk.K_r2(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(6) D=uk.K_r2(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(50) D=uk.K_r2(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(5) D=uk.K_r2(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(4) D=uk.K_r2(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(3) D=uk.K_r2(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(2) D=uk.K_r2(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(1) D=uk.K_r2(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(0) D=uk.K_r2(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(49) D=uk.K_r2(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(48) D=uk.K_r2(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(47) D=uk.K_r2(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r3(46) D=uk.K_r2(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(55) D=uk.K_r3(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(54) D=uk.K_r3(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(45) D=uk.K_r3(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(44) D=uk.K_r3(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(43) D=uk.K_r3(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(42) D=uk.K_r3(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(41) D=uk.K_r3(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(40) D=uk.K_r3(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(39) D=uk.K_r3(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(38) D=uk.K_r3(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(37) D=uk.K_r3(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(36) D=uk.K_r3(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(53) D=uk.K_r3(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(35) D=uk.K_r3(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(34) D=uk.K_r3(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(33) D=uk.K_r3(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(32) D=uk.K_r3(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(31) D=uk.K_r3(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(30) D=uk.K_r3(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(29) D=uk.K_r3(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(28) D=uk.K_r3(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(27) D=uk.K_r3(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(26) D=uk.K_r3(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(52) D=uk.K_r3(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(25) D=uk.K_r3(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(24) D=uk.K_r3(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(23) D=uk.K_r3(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(22) D=uk.K_r3(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(21) D=uk.K_r3(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(20) D=uk.K_r3(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(19) D=uk.K_r3(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(18) D=uk.K_r3(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(17) D=uk.K_r3(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(16) D=uk.K_r3(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(51) D=uk.K_r3(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(15) D=uk.K_r3(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(14) D=uk.K_r3(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(13) D=uk.K_r3(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(12) D=uk.K_r3(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(11) D=uk.K_r3(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(10) D=uk.K_r3(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(9) D=uk.K_r3(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(8) D=uk.K_r3(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(7) D=uk.K_r3(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(6) D=uk.K_r3(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(50) D=uk.K_r3(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(5) D=uk.K_r3(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(4) D=uk.K_r3(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(3) D=uk.K_r3(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(2) D=uk.K_r3(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(1) D=uk.K_r3(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(0) D=uk.K_r3(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(49) D=uk.K_r3(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(48) D=uk.K_r3(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(47) D=uk.K_r3(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r4(46) D=uk.K_r3(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(55) D=uk.K_r4(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(54) D=uk.K_r4(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(45) D=uk.K_r4(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(44) D=uk.K_r4(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(43) D=uk.K_r4(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(42) D=uk.K_r4(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(41) D=uk.K_r4(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(40) D=uk.K_r4(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(39) D=uk.K_r4(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(38) D=uk.K_r4(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(37) D=uk.K_r4(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(36) D=uk.K_r4(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(53) D=uk.K_r4(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(35) D=uk.K_r4(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(34) D=uk.K_r4(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(33) D=uk.K_r4(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(32) D=uk.K_r4(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(31) D=uk.K_r4(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(30) D=uk.K_r4(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(29) D=uk.K_r4(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(28) D=uk.K_r4(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(27) D=uk.K_r4(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(26) D=uk.K_r4(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(52) D=uk.K_r4(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(25) D=uk.K_r4(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(24) D=uk.K_r4(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(23) D=uk.K_r4(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(22) D=uk.K_r4(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(21) D=uk.K_r4(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(20) D=uk.K_r4(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(19) D=uk.K_r4(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(18) D=uk.K_r4(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(17) D=uk.K_r4(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(16) D=uk.K_r4(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(51) D=uk.K_r4(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(15) D=uk.K_r4(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(14) D=uk.K_r4(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(13) D=uk.K_r4(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(12) D=uk.K_r4(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(11) D=uk.K_r4(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(10) D=uk.K_r4(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(9) D=uk.K_r4(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(8) D=uk.K_r4(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(7) D=uk.K_r4(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(6) D=uk.K_r4(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(50) D=uk.K_r4(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(5) D=uk.K_r4(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(4) D=uk.K_r4(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(3) D=uk.K_r4(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(2) D=uk.K_r4(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(1) D=uk.K_r4(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(0) D=uk.K_r4(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(49) D=uk.K_r4(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(48) D=uk.K_r4(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(47) D=uk.K_r4(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r5(46) D=uk.K_r4(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(55) D=uk.K_r5(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(54) D=uk.K_r5(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(45) D=uk.K_r5(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(44) D=uk.K_r5(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(43) D=uk.K_r5(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(42) D=uk.K_r5(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(41) D=uk.K_r5(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(40) D=uk.K_r5(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(39) D=uk.K_r5(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(38) D=uk.K_r5(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(37) D=uk.K_r5(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(36) D=uk.K_r5(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(53) D=uk.K_r5(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(35) D=uk.K_r5(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(34) D=uk.K_r5(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(33) D=uk.K_r5(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(32) D=uk.K_r5(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(31) D=uk.K_r5(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(30) D=uk.K_r5(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(29) D=uk.K_r5(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(28) D=uk.K_r5(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(27) D=uk.K_r5(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(26) D=uk.K_r5(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(52) D=uk.K_r5(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(25) D=uk.K_r5(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(24) D=uk.K_r5(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(23) D=uk.K_r5(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(22) D=uk.K_r5(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(21) D=uk.K_r5(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(20) D=uk.K_r5(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(19) D=uk.K_r5(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(18) D=uk.K_r5(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(17) D=uk.K_r5(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(16) D=uk.K_r5(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(51) D=uk.K_r5(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(15) D=uk.K_r5(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(14) D=uk.K_r5(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(13) D=uk.K_r5(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(12) D=uk.K_r5(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(11) D=uk.K_r5(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(10) D=uk.K_r5(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(9) D=uk.K_r5(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(8) D=uk.K_r5(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(7) D=uk.K_r5(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(6) D=uk.K_r5(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(50) D=uk.K_r5(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(5) D=uk.K_r5(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(4) D=uk.K_r5(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(3) D=uk.K_r5(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(2) D=uk.K_r5(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(1) D=uk.K_r5(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(0) D=uk.K_r5(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(49) D=uk.K_r5(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(48) D=uk.K_r5(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(47) D=uk.K_r5(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r6(46) D=uk.K_r5(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(55) D=uk.K_r6(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(54) D=uk.K_r6(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(45) D=uk.K_r6(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(44) D=uk.K_r6(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(43) D=uk.K_r6(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(42) D=uk.K_r6(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(41) D=uk.K_r6(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(40) D=uk.K_r6(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(39) D=uk.K_r6(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(38) D=uk.K_r6(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(37) D=uk.K_r6(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(36) D=uk.K_r6(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(53) D=uk.K_r6(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(35) D=uk.K_r6(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(34) D=uk.K_r6(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(33) D=uk.K_r6(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(32) D=uk.K_r6(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(31) D=uk.K_r6(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(30) D=uk.K_r6(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(29) D=uk.K_r6(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(28) D=uk.K_r6(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(27) D=uk.K_r6(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(26) D=uk.K_r6(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(52) D=uk.K_r6(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(25) D=uk.K_r6(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(24) D=uk.K_r6(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(23) D=uk.K_r6(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(22) D=uk.K_r6(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(21) D=uk.K_r6(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(20) D=uk.K_r6(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(19) D=uk.K_r6(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(18) D=uk.K_r6(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(17) D=uk.K_r6(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(16) D=uk.K_r6(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(51) D=uk.K_r6(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(15) D=uk.K_r6(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(14) D=uk.K_r6(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(13) D=uk.K_r6(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(12) D=uk.K_r6(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(11) D=uk.K_r6(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(10) D=uk.K_r6(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(9) D=uk.K_r6(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(8) D=uk.K_r6(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(7) D=uk.K_r6(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(6) D=uk.K_r6(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(50) D=uk.K_r6(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(5) D=uk.K_r6(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(4) D=uk.K_r6(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(3) D=uk.K_r6(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(2) D=uk.K_r6(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(1) D=uk.K_r6(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(0) D=uk.K_r6(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(49) D=uk.K_r6(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(48) D=uk.K_r6(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(47) D=uk.K_r6(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r7(46) D=uk.K_r6(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(55) D=uk.K_r7(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(54) D=uk.K_r7(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(45) D=uk.K_r7(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(44) D=uk.K_r7(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(43) D=uk.K_r7(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(42) D=uk.K_r7(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(41) D=uk.K_r7(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(40) D=uk.K_r7(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(39) D=uk.K_r7(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(38) D=uk.K_r7(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(37) D=uk.K_r7(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(36) D=uk.K_r7(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(53) D=uk.K_r7(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(35) D=uk.K_r7(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(34) D=uk.K_r7(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(33) D=uk.K_r7(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(32) D=uk.K_r7(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(31) D=uk.K_r7(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(30) D=uk.K_r7(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(29) D=uk.K_r7(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(28) D=uk.K_r7(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(27) D=uk.K_r7(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(26) D=uk.K_r7(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(52) D=uk.K_r7(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(25) D=uk.K_r7(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(24) D=uk.K_r7(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(23) D=uk.K_r7(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(22) D=uk.K_r7(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(21) D=uk.K_r7(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(20) D=uk.K_r7(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(19) D=uk.K_r7(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(18) D=uk.K_r7(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(17) D=uk.K_r7(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(16) D=uk.K_r7(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(51) D=uk.K_r7(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(15) D=uk.K_r7(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(14) D=uk.K_r7(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(13) D=uk.K_r7(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(12) D=uk.K_r7(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(11) D=uk.K_r7(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(10) D=uk.K_r7(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(9) D=uk.K_r7(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(8) D=uk.K_r7(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(7) D=uk.K_r7(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(6) D=uk.K_r7(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(50) D=uk.K_r7(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(5) D=uk.K_r7(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(4) D=uk.K_r7(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(3) D=uk.K_r7(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(2) D=uk.K_r7(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(1) D=uk.K_r7(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(0) D=uk.K_r7(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(49) D=uk.K_r7(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(48) D=uk.K_r7(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(47) D=uk.K_r7(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r8(46) D=uk.K_r7(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(55) D=uk.K_r8(55) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(54) D=uk.K_r8(54) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(45) D=uk.K_r8(45) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(44) D=uk.K_r8(44) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(43) D=uk.K_r8(43) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(42) D=uk.K_r8(42) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(41) D=uk.K_r8(41) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(40) D=uk.K_r8(40) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(39) D=uk.K_r8(39) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(38) D=uk.K_r8(38) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(37) D=uk.K_r8(37) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(36) D=uk.K_r8(36) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(53) D=uk.K_r8(53) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(35) D=uk.K_r8(35) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(34) D=uk.K_r8(34) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(33) D=uk.K_r8(33) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(32) D=uk.K_r8(32) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(31) D=uk.K_r8(31) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(30) D=uk.K_r8(30) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(29) D=uk.K_r8(29) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(28) D=uk.K_r8(28) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(27) D=uk.K_r8(27) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(26) D=uk.K_r8(26) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(52) D=uk.K_r8(52) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(25) D=uk.K_r8(25) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(24) D=uk.K_r8(24) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(23) D=uk.K_r8(23) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(22) D=uk.K_r8(22) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(21) D=uk.K_r8(21) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(20) D=uk.K_r8(20) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(19) D=uk.K_r8(19) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(18) D=uk.K_r8(18) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(17) D=uk.K_r8(17) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(16) D=uk.K_r8(16) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(51) D=uk.K_r8(51) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(15) D=uk.K_r8(15) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(14) D=uk.K_r8(14) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(13) D=uk.K_r8(13) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(12) D=uk.K_r8(12) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(11) D=uk.K_r8(11) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(10) D=uk.K_r8(10) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(9) D=uk.K_r8(9) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(8) D=uk.K_r8(8) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(7) D=uk.K_r8(7) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(6) D=uk.K_r8(6) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(50) D=uk.K_r8(50) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(5) D=uk.K_r8(5) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(4) D=uk.K_r8(4) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(3) D=uk.K_r8(3) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(2) D=uk.K_r8(2) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(1) D=uk.K_r8(1) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(0) D=uk.K_r8(0) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(49) D=uk.K_r8(49) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(48) D=uk.K_r8(48) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(47) D=uk.K_r8(47) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=uk.K_r9(46) D=uk.K_r8(46) QCK=uk.clk QEN=$auto$hilomap.cc:39:hilomap_worker$256819 QRT=K1(1) QST=K1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:67.9-87.3|/home/tpagarani/git/yosys-testing/Designs/des_perf/rtl/des_perf.v:285.1-302.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.end diff --git a/BENCHMARK/des_perf/rtl/des_perf.v b/BENCHMARK/des_perf/rtl/des_perf.v new file mode 100644 index 00000000..255c405e --- /dev/null +++ b/BENCHMARK/des_perf/rtl/des_perf.v @@ -0,0 +1,2061 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// DES //// +//// DES Top Level module //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +module des_perf(desOut, desIn, key, decrypt, clk); +output [63:0] desOut; +input [63:0] desIn; +input [55:0] key; +input decrypt; +input clk; + +wire [1:64] IP, FP; +reg [63:0] desIn_r; +reg [55:0] key_r; +reg [63:0] desOut; +reg [1:32] L0, L1, L2, L3, L4, L5, L6, L7, L8, L9, L10, L11, L12, L13, L14, L15; +reg [1:32] R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15; +wire [1:32] out0, out1, out2, out3, out4, out5, out6, out7, out8, out9, out10, out11, out12, out13, out14, out15; +wire [1:48] K1, K2, K3, K4, K5, K6, K7, K8, K9; +wire [1:48] K10, K11, K12, K13, K14, K15, K16; + +// Register the 56 bit key +always @(posedge clk) + key_r <= key; + +// Register the 64 bit input +always @(posedge clk) + desIn_r <= desIn; + +// XOR 32 bit out15 with 32 bit L14 ( FP 1:32 ) +// then concatinate the 32 bit R14 value ( FP 33:64 ) +// This value ( FP 1:64 ) is then registered by the desOut[63:0] register +assign FP = { (out15 ^ L14), R14}; + +// Key schedule provides a linear means of intermixing the 56 bit key to form a +// different 48 bit key for each of the 16 bit rounds +key_sel uk( + .clk( clk ), + .K( key_r ), + .decrypt( decrypt ), + .K1( K1 ), + .K2( K2 ), + .K3( K3 ), + .K4( K4 ), + .K5( K5 ), + .K6( K6 ), + .K7( K7 ), + .K8( K8 ), + .K9( K9 ), + .K10( K10 ), + .K11( K11 ), + .K12( K12 ), + .K13( K13 ), + .K14( K14 ), + .K15( K15 ), + .K16( K16 ) + ); + +// 16 CRP blocks +crp u0( .P(out0), .R(IP[33:64]), .K_sub(K1) ); +crp u1( .P(out1), .R(R0), .K_sub(K2) ); +crp u2( .P(out2), .R(R1), .K_sub(K3) ); +crp u3( .P(out3), .R(R2), .K_sub(K4) ); +crp u4( .P(out4), .R(R3), .K_sub(K5) ); +crp u5( .P(out5), .R(R4), .K_sub(K6) ); +crp u6( .P(out6), .R(R5), .K_sub(K7) ); +crp u7( .P(out7), .R(R6), .K_sub(K8) ); +crp u8( .P(out8), .R(R7), .K_sub(K9) ); +crp u9( .P(out9), .R(R8), .K_sub(K10) ); +crp u10( .P(out10), .R(R9), .K_sub(K11) ); +crp u11( .P(out11), .R(R10), .K_sub(K12) ); +crp u12( .P(out12), .R(R11), .K_sub(K13) ); +crp u13( .P(out13), .R(R12), .K_sub(K14) ); +crp u14( .P(out14), .R(R13), .K_sub(K15) ); +crp u15( .P(out15), .R(R14), .K_sub(K16) ); + +// 32 bit L0 get upper 32 bits of IP +always @(posedge clk) + L0 <= IP[33:64]; + +// 32 bit R0 gets lower 32 bits of IP XOR'd with 32 bit out0 +always @(posedge clk) + R0 <= IP[01:32] ^ out0; + +// 32 bit L1 gets 32 bit R0 +always @(posedge clk) + L1 <= R0; + +// 32 bit R1 gets 32 bit L0 XOR'd with 32 bit out1 +always @(posedge clk) + R1 <= L0 ^ out1; + +// 32 bit L2 gets 32 bit R1 +always @(posedge clk) + L2 <= R1; + +// 32 bit R2 gets 32 bit L1 XOR'd with 32 bit out2 +always @(posedge clk) + R2 <= L1 ^ out2; + +always @(posedge clk) + L3 <= R2; + +always @(posedge clk) + R3 <= L2 ^ out3; + +always @(posedge clk) + L4 <= R3; + +always @(posedge clk) + R4 <= L3 ^ out4; + +always @(posedge clk) + L5 <= R4; + +always @(posedge clk) + R5 <= L4 ^ out5; + +always @(posedge clk) + L6 <= R5; + +always @(posedge clk) + R6 <= L5 ^ out6; + +always @(posedge clk) + L7 <= R6; + +always @(posedge clk) + R7 <= L6 ^ out7; + +always @(posedge clk) + L8 <= R7; + +always @(posedge clk) + R8 <= L7 ^ out8; + +always @(posedge clk) + L9 <= R8; + +always @(posedge clk) + R9 <= L8 ^ out9; + +always @(posedge clk) + L10 <= R9; + +always @(posedge clk) + R10 <= L9 ^ out10; + +always @(posedge clk) + L11 <= R10; + +always @(posedge clk) + R11 <= L10 ^ out11; + +always @(posedge clk) + L12 <= R11; + +always @(posedge clk) + R12 <= L11 ^ out12; + +always @(posedge clk) + L13 <= R12; + +always @(posedge clk) + R13 <= L12 ^ out13; + +always @(posedge clk) + L14 <= R13; + +always @(posedge clk) + R14 <= L13 ^ out14; + +// 32 bit L15 gets 32 bit R14 +always @(posedge clk) + L15 <= R14; + +// 32 bit R15 gets 32 bit L14 XOR'd with 32 bit out15 +always @(posedge clk) + R15 <= L14 ^ out15; + +// Perform the initial permutationi with the registerd desIn +assign IP[1:64] = { desIn_r[06], desIn_r[14], desIn_r[22], desIn_r[30], desIn_r[38], desIn_r[46], + desIn_r[54], desIn_r[62], desIn_r[04], desIn_r[12], desIn_r[20], desIn_r[28], + desIn_r[36], desIn_r[44], desIn_r[52], desIn_r[60], desIn_r[02], desIn_r[10], + desIn_r[18], desIn_r[26], desIn_r[34], desIn_r[42], desIn_r[50], desIn_r[58], + desIn_r[0], desIn_r[08], desIn_r[16], desIn_r[24], desIn_r[32], desIn_r[40], + desIn_r[48], desIn_r[56], desIn_r[07], desIn_r[15], desIn_r[23], desIn_r[31], + desIn_r[39], desIn_r[47], desIn_r[55], desIn_r[63], desIn_r[05], desIn_r[13], + desIn_r[21], desIn_r[29], desIn_r[37], desIn_r[45], desIn_r[53], desIn_r[61], + desIn_r[03], desIn_r[11], desIn_r[19], desIn_r[27], desIn_r[35], desIn_r[43], + desIn_r[51], desIn_r[59], desIn_r[01], desIn_r[09], desIn_r[17], desIn_r[25], + desIn_r[33], desIn_r[41], desIn_r[49], desIn_r[57] }; + +// Perform the final permutation +always @(posedge clk) + desOut <= { FP[40], FP[08], FP[48], FP[16], FP[56], FP[24], FP[64], FP[32], + FP[39], FP[07], FP[47], FP[15], FP[55], FP[23], FP[63], FP[31], + FP[38], FP[06], FP[46], FP[14], FP[54], FP[22], FP[62], FP[30], + FP[37], FP[05], FP[45], FP[13], FP[53], FP[21], FP[61], FP[29], + FP[36], FP[04], FP[44], FP[12], FP[52], FP[20], FP[60], FP[28], + FP[35], FP[03], FP[43], FP[11], FP[51], FP[19], FP[59], FP[27], + FP[34], FP[02], FP[42], FP[10], FP[50], FP[18], FP[58], FP[26], + FP[33], FP[01], FP[41], FP[09], FP[49], FP[17], FP[57], FP[25] }; + + +endmodule +///////////////////////////////////////////////////////////////////// +//// //// +//// KEY_SEL //// +//// Generate 16 pipelined sub-keys //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + + +module key_sel(clk, K, decrypt, K1, K2, K3, K4, K5, K6, K7, K8, K9, + K10, K11, K12, K13, K14, K15, K16); +input clk; +input [55:0] K; +input decrypt; +output [1:48] K1, K2, K3, K4, K5, K6, K7, K8, K9; +output [1:48] K10, K11, K12, K13, K14, K15, K16; + +wire [1:48] K1, K2, K3, K4, K5, K6, K7, K8, K9; +wire [1:48] K10, K11, K12, K13, K14, K15, K16; +reg [55:0] K_r0, K_r1, K_r2, K_r3, K_r4, K_r5, K_r6, K_r7; +reg [55:0] K_r8, K_r9, K_r10, K_r11, K_r12, K_r13, K_r14; + +always @(posedge clk) + begin + K_r0 <= K; + K_r1 <= K_r0; + K_r2 <= K_r1; + K_r3 <= K_r2; + K_r4 <= K_r3; + K_r5 <= K_r4; + K_r6 <= K_r5; + K_r7 <= K_r6; + K_r8 <= K_r7; + K_r9 <= K_r8; + K_r10 <= K_r9; + K_r11 <= K_r10; + K_r12 <= K_r11; + K_r13 <= K_r12; + K_r14 <= K_r13; + end + +assign K16[1] = decrypt ? K_r14[47] : K_r14[40]; +assign K16[2] = decrypt ? K_r14[11] : K_r14[4]; +assign K16[3] = decrypt ? K_r14[26] : K_r14[19]; +assign K16[4] = decrypt ? K_r14[3] : K_r14[53]; +assign K16[5] = decrypt ? K_r14[13] : K_r14[6]; +assign K16[6] = decrypt ? K_r14[41] : K_r14[34]; +assign K16[7] = decrypt ? K_r14[27] : K_r14[20]; +assign K16[8] = decrypt ? K_r14[6] : K_r14[24]; +assign K16[9] = decrypt ? K_r14[54] : K_r14[47]; +assign K16[10] = decrypt ? K_r14[48] : K_r14[41]; +assign K16[11] = decrypt ? K_r14[39] : K_r14[32]; +assign K16[12] = decrypt ? K_r14[19] : K_r14[12]; +assign K16[13] = decrypt ? K_r14[53] : K_r14[46]; +assign K16[14] = decrypt ? K_r14[25] : K_r14[18]; +assign K16[15] = decrypt ? K_r14[33] : K_r14[26]; +assign K16[16] = decrypt ? K_r14[34] : K_r14[27]; +assign K16[17] = decrypt ? K_r14[17] : K_r14[10]; +assign K16[18] = decrypt ? K_r14[5] : K_r14[55]; +assign K16[19] = decrypt ? K_r14[4] : K_r14[54]; +assign K16[20] = decrypt ? K_r14[55] : K_r14[48]; +assign K16[21] = decrypt ? K_r14[24] : K_r14[17]; +assign K16[22] = decrypt ? K_r14[32] : K_r14[25]; +assign K16[23] = decrypt ? K_r14[40] : K_r14[33]; +assign K16[24] = decrypt ? K_r14[20] : K_r14[13]; +assign K16[25] = decrypt ? K_r14[36] : K_r14[29]; +assign K16[26] = decrypt ? K_r14[31] : K_r14[51]; +assign K16[27] = decrypt ? K_r14[21] : K_r14[14]; +assign K16[28] = decrypt ? K_r14[8] : K_r14[1]; +assign K16[29] = decrypt ? K_r14[23] : K_r14[16]; +assign K16[30] = decrypt ? K_r14[52] : K_r14[45]; +assign K16[31] = decrypt ? K_r14[14] : K_r14[7]; +assign K16[32] = decrypt ? K_r14[29] : K_r14[22]; +assign K16[33] = decrypt ? K_r14[51] : K_r14[44]; +assign K16[34] = decrypt ? K_r14[9] : K_r14[2]; +assign K16[35] = decrypt ? K_r14[35] : K_r14[28]; +assign K16[36] = decrypt ? K_r14[30] : K_r14[23]; +assign K16[37] = decrypt ? K_r14[2] : K_r14[50]; +assign K16[38] = decrypt ? K_r14[37] : K_r14[30]; +assign K16[39] = decrypt ? K_r14[22] : K_r14[15]; +assign K16[40] = decrypt ? K_r14[0] : K_r14[52]; +assign K16[41] = decrypt ? K_r14[42] : K_r14[35]; +assign K16[42] = decrypt ? K_r14[38] : K_r14[31]; +assign K16[43] = decrypt ? K_r14[16] : K_r14[9]; +assign K16[44] = decrypt ? K_r14[43] : K_r14[36]; +assign K16[45] = decrypt ? K_r14[44] : K_r14[37]; +assign K16[46] = decrypt ? K_r14[1] : K_r14[49]; +assign K16[47] = decrypt ? K_r14[7] : K_r14[0]; +assign K16[48] = decrypt ? K_r14[28] : K_r14[21]; + +assign K15[1] = decrypt ? K_r13[54] : K_r13[33]; +assign K15[2] = decrypt ? K_r13[18] : K_r13[54]; +assign K15[3] = decrypt ? K_r13[33] : K_r13[12]; +assign K15[4] = decrypt ? K_r13[10] : K_r13[46]; +assign K15[5] = decrypt ? K_r13[20] : K_r13[24]; +assign K15[6] = decrypt ? K_r13[48] : K_r13[27]; +assign K15[7] = decrypt ? K_r13[34] : K_r13[13]; +assign K15[8] = decrypt ? K_r13[13] : K_r13[17]; +assign K15[9] = decrypt ? K_r13[4] : K_r13[40]; +assign K15[10] = decrypt ? K_r13[55] : K_r13[34]; +assign K15[11] = decrypt ? K_r13[46] : K_r13[25]; +assign K15[12] = decrypt ? K_r13[26] : K_r13[5]; +assign K15[13] = decrypt ? K_r13[3] : K_r13[39]; +assign K15[14] = decrypt ? K_r13[32] : K_r13[11]; +assign K15[15] = decrypt ? K_r13[40] : K_r13[19]; +assign K15[16] = decrypt ? K_r13[41] : K_r13[20]; +assign K15[17] = decrypt ? K_r13[24] : K_r13[3]; +assign K15[18] = decrypt ? K_r13[12] : K_r13[48]; +assign K15[19] = decrypt ? K_r13[11] : K_r13[47]; +assign K15[20] = decrypt ? K_r13[5] : K_r13[41]; +assign K15[21] = decrypt ? K_r13[6] : K_r13[10]; +assign K15[22] = decrypt ? K_r13[39] : K_r13[18]; +assign K15[23] = decrypt ? K_r13[47] : K_r13[26]; +assign K15[24] = decrypt ? K_r13[27] : K_r13[6]; +assign K15[25] = decrypt ? K_r13[43] : K_r13[22]; +assign K15[26] = decrypt ? K_r13[38] : K_r13[44]; +assign K15[27] = decrypt ? K_r13[28] : K_r13[7]; +assign K15[28] = decrypt ? K_r13[15] : K_r13[49]; +assign K15[29] = decrypt ? K_r13[30] : K_r13[9]; +assign K15[30] = decrypt ? K_r13[0] : K_r13[38]; +assign K15[31] = decrypt ? K_r13[21] : K_r13[0]; +assign K15[32] = decrypt ? K_r13[36] : K_r13[15]; +assign K15[33] = decrypt ? K_r13[31] : K_r13[37]; +assign K15[34] = decrypt ? K_r13[16] : K_r13[50]; +assign K15[35] = decrypt ? K_r13[42] : K_r13[21]; +assign K15[36] = decrypt ? K_r13[37] : K_r13[16]; +assign K15[37] = decrypt ? K_r13[9] : K_r13[43]; +assign K15[38] = decrypt ? K_r13[44] : K_r13[23]; +assign K15[39] = decrypt ? K_r13[29] : K_r13[8]; +assign K15[40] = decrypt ? K_r13[7] : K_r13[45]; +assign K15[41] = decrypt ? K_r13[49] : K_r13[28]; +assign K15[42] = decrypt ? K_r13[45] : K_r13[51]; +assign K15[43] = decrypt ? K_r13[23] : K_r13[2]; +assign K15[44] = decrypt ? K_r13[50] : K_r13[29]; +assign K15[45] = decrypt ? K_r13[51] : K_r13[30]; +assign K15[46] = decrypt ? K_r13[8] : K_r13[42]; +assign K15[47] = decrypt ? K_r13[14] : K_r13[52]; +assign K15[48] = decrypt ? K_r13[35] : K_r13[14]; + +assign K14[1] = decrypt ? K_r12[11] : K_r12[19]; +assign K14[2] = decrypt ? K_r12[32] : K_r12[40]; +assign K14[3] = decrypt ? K_r12[47] : K_r12[55]; +assign K14[4] = decrypt ? K_r12[24] : K_r12[32]; +assign K14[5] = decrypt ? K_r12[34] : K_r12[10]; +assign K14[6] = decrypt ? K_r12[5] : K_r12[13]; +assign K14[7] = decrypt ? K_r12[48] : K_r12[24]; +assign K14[8] = decrypt ? K_r12[27] : K_r12[3]; +assign K14[9] = decrypt ? K_r12[18] : K_r12[26]; +assign K14[10] = decrypt ? K_r12[12] : K_r12[20]; +assign K14[11] = decrypt ? K_r12[3] : K_r12[11]; +assign K14[12] = decrypt ? K_r12[40] : K_r12[48]; +assign K14[13] = decrypt ? K_r12[17] : K_r12[25]; +assign K14[14] = decrypt ? K_r12[46] : K_r12[54]; +assign K14[15] = decrypt ? K_r12[54] : K_r12[5]; +assign K14[16] = decrypt ? K_r12[55] : K_r12[6]; +assign K14[17] = decrypt ? K_r12[13] : K_r12[46]; +assign K14[18] = decrypt ? K_r12[26] : K_r12[34]; +assign K14[19] = decrypt ? K_r12[25] : K_r12[33]; +assign K14[20] = decrypt ? K_r12[19] : K_r12[27]; +assign K14[21] = decrypt ? K_r12[20] : K_r12[53]; +assign K14[22] = decrypt ? K_r12[53] : K_r12[4]; +assign K14[23] = decrypt ? K_r12[4] : K_r12[12]; +assign K14[24] = decrypt ? K_r12[41] : K_r12[17]; +assign K14[25] = decrypt ? K_r12[2] : K_r12[8]; +assign K14[26] = decrypt ? K_r12[52] : K_r12[30]; +assign K14[27] = decrypt ? K_r12[42] : K_r12[52]; +assign K14[28] = decrypt ? K_r12[29] : K_r12[35]; +assign K14[29] = decrypt ? K_r12[44] : K_r12[50]; +assign K14[30] = decrypt ? K_r12[14] : K_r12[51]; +assign K14[31] = decrypt ? K_r12[35] : K_r12[45]; +assign K14[32] = decrypt ? K_r12[50] : K_r12[1]; +assign K14[33] = decrypt ? K_r12[45] : K_r12[23]; +assign K14[34] = decrypt ? K_r12[30] : K_r12[36]; +assign K14[35] = decrypt ? K_r12[1] : K_r12[7]; +assign K14[36] = decrypt ? K_r12[51] : K_r12[2]; +assign K14[37] = decrypt ? K_r12[23] : K_r12[29]; +assign K14[38] = decrypt ? K_r12[31] : K_r12[9]; +assign K14[39] = decrypt ? K_r12[43] : K_r12[49]; +assign K14[40] = decrypt ? K_r12[21] : K_r12[31]; +assign K14[41] = decrypt ? K_r12[8] : K_r12[14]; +assign K14[42] = decrypt ? K_r12[0] : K_r12[37]; +assign K14[43] = decrypt ? K_r12[37] : K_r12[43]; +assign K14[44] = decrypt ? K_r12[9] : K_r12[15]; +assign K14[45] = decrypt ? K_r12[38] : K_r12[16]; +assign K14[46] = decrypt ? K_r12[22] : K_r12[28]; +assign K14[47] = decrypt ? K_r12[28] : K_r12[38]; +assign K14[48] = decrypt ? K_r12[49] : K_r12[0]; + +assign K13[1] = decrypt ? K_r11[25] : K_r11[5]; +assign K13[2] = decrypt ? K_r11[46] : K_r11[26]; +assign K13[3] = decrypt ? K_r11[4] : K_r11[41]; +assign K13[4] = decrypt ? K_r11[13] : K_r11[18]; +assign K13[5] = decrypt ? K_r11[48] : K_r11[53]; +assign K13[6] = decrypt ? K_r11[19] : K_r11[24]; +assign K13[7] = decrypt ? K_r11[5] : K_r11[10]; +assign K13[8] = decrypt ? K_r11[41] : K_r11[46]; +assign K13[9] = decrypt ? K_r11[32] : K_r11[12]; +assign K13[10] = decrypt ? K_r11[26] : K_r11[6]; +assign K13[11] = decrypt ? K_r11[17] : K_r11[54]; +assign K13[12] = decrypt ? K_r11[54] : K_r11[34]; +assign K13[13] = decrypt ? K_r11[6] : K_r11[11]; +assign K13[14] = decrypt ? K_r11[3] : K_r11[40]; +assign K13[15] = decrypt ? K_r11[11] : K_r11[48]; +assign K13[16] = decrypt ? K_r11[12] : K_r11[17]; +assign K13[17] = decrypt ? K_r11[27] : K_r11[32]; +assign K13[18] = decrypt ? K_r11[40] : K_r11[20]; +assign K13[19] = decrypt ? K_r11[39] : K_r11[19]; +assign K13[20] = decrypt ? K_r11[33] : K_r11[13]; +assign K13[21] = decrypt ? K_r11[34] : K_r11[39]; +assign K13[22] = decrypt ? K_r11[10] : K_r11[47]; +assign K13[23] = decrypt ? K_r11[18] : K_r11[55]; +assign K13[24] = decrypt ? K_r11[55] : K_r11[3]; +assign K13[25] = decrypt ? K_r11[16] : K_r11[49]; +assign K13[26] = decrypt ? K_r11[7] : K_r11[16]; +assign K13[27] = decrypt ? K_r11[1] : K_r11[38]; +assign K13[28] = decrypt ? K_r11[43] : K_r11[21]; +assign K13[29] = decrypt ? K_r11[31] : K_r11[36]; +assign K13[30] = decrypt ? K_r11[28] : K_r11[37]; +assign K13[31] = decrypt ? K_r11[49] : K_r11[31]; +assign K13[32] = decrypt ? K_r11[9] : K_r11[42]; +assign K13[33] = decrypt ? K_r11[0] : K_r11[9]; +assign K13[34] = decrypt ? K_r11[44] : K_r11[22]; +assign K13[35] = decrypt ? K_r11[15] : K_r11[52]; +assign K13[36] = decrypt ? K_r11[38] : K_r11[43]; +assign K13[37] = decrypt ? K_r11[37] : K_r11[15]; +assign K13[38] = decrypt ? K_r11[45] : K_r11[50]; +assign K13[39] = decrypt ? K_r11[2] : K_r11[35]; +assign K13[40] = decrypt ? K_r11[35] : K_r11[44]; +assign K13[41] = decrypt ? K_r11[22] : K_r11[0]; +assign K13[42] = decrypt ? K_r11[14] : K_r11[23]; +assign K13[43] = decrypt ? K_r11[51] : K_r11[29]; +assign K13[44] = decrypt ? K_r11[23] : K_r11[1]; +assign K13[45] = decrypt ? K_r11[52] : K_r11[2]; +assign K13[46] = decrypt ? K_r11[36] : K_r11[14]; +assign K13[47] = decrypt ? K_r11[42] : K_r11[51]; +assign K13[48] = decrypt ? K_r11[8] : K_r11[45]; + +assign K12[1] = decrypt ? K_r10[39] : K_r10[48]; +assign K12[2] = decrypt ? K_r10[3] : K_r10[12]; +assign K12[3] = decrypt ? K_r10[18] : K_r10[27]; +assign K12[4] = decrypt ? K_r10[27] : K_r10[4]; +assign K12[5] = decrypt ? K_r10[5] : K_r10[39]; +assign K12[6] = decrypt ? K_r10[33] : K_r10[10]; +assign K12[7] = decrypt ? K_r10[19] : K_r10[53]; +assign K12[8] = decrypt ? K_r10[55] : K_r10[32]; +assign K12[9] = decrypt ? K_r10[46] : K_r10[55]; +assign K12[10] = decrypt ? K_r10[40] : K_r10[17]; +assign K12[11] = decrypt ? K_r10[6] : K_r10[40]; +assign K12[12] = decrypt ? K_r10[11] : K_r10[20]; +assign K12[13] = decrypt ? K_r10[20] : K_r10[54]; +assign K12[14] = decrypt ? K_r10[17] : K_r10[26]; +assign K12[15] = decrypt ? K_r10[25] : K_r10[34]; +assign K12[16] = decrypt ? K_r10[26] : K_r10[3]; +assign K12[17] = decrypt ? K_r10[41] : K_r10[18]; +assign K12[18] = decrypt ? K_r10[54] : K_r10[6]; +assign K12[19] = decrypt ? K_r10[53] : K_r10[5]; +assign K12[20] = decrypt ? K_r10[47] : K_r10[24]; +assign K12[21] = decrypt ? K_r10[48] : K_r10[25]; +assign K12[22] = decrypt ? K_r10[24] : K_r10[33]; +assign K12[23] = decrypt ? K_r10[32] : K_r10[41]; +assign K12[24] = decrypt ? K_r10[12] : K_r10[46]; +assign K12[25] = decrypt ? K_r10[30] : K_r10[35]; +assign K12[26] = decrypt ? K_r10[21] : K_r10[2]; +assign K12[27] = decrypt ? K_r10[15] : K_r10[51]; +assign K12[28] = decrypt ? K_r10[2] : K_r10[7]; +assign K12[29] = decrypt ? K_r10[45] : K_r10[22]; +assign K12[30] = decrypt ? K_r10[42] : K_r10[23]; +assign K12[31] = decrypt ? K_r10[8] : K_r10[44]; +assign K12[32] = decrypt ? K_r10[23] : K_r10[28]; +assign K12[33] = decrypt ? K_r10[14] : K_r10[50]; +assign K12[34] = decrypt ? K_r10[31] : K_r10[8]; +assign K12[35] = decrypt ? K_r10[29] : K_r10[38]; +assign K12[36] = decrypt ? K_r10[52] : K_r10[29]; +assign K12[37] = decrypt ? K_r10[51] : K_r10[1]; +assign K12[38] = decrypt ? K_r10[0] : K_r10[36]; +assign K12[39] = decrypt ? K_r10[16] : K_r10[21]; +assign K12[40] = decrypt ? K_r10[49] : K_r10[30]; +assign K12[41] = decrypt ? K_r10[36] : K_r10[45]; +assign K12[42] = decrypt ? K_r10[28] : K_r10[9]; +assign K12[43] = decrypt ? K_r10[38] : K_r10[15]; +assign K12[44] = decrypt ? K_r10[37] : K_r10[42]; +assign K12[45] = decrypt ? K_r10[7] : K_r10[43]; +assign K12[46] = decrypt ? K_r10[50] : K_r10[0]; +assign K12[47] = decrypt ? K_r10[1] : K_r10[37]; +assign K12[48] = decrypt ? K_r10[22] : K_r10[31]; + +assign K11[1] = decrypt ? K_r9[53] : K_r9[34]; +assign K11[2] = decrypt ? K_r9[17] : K_r9[55]; +assign K11[3] = decrypt ? K_r9[32] : K_r9[13]; +assign K11[4] = decrypt ? K_r9[41] : K_r9[47]; +assign K11[5] = decrypt ? K_r9[19] : K_r9[25]; +assign K11[6] = decrypt ? K_r9[47] : K_r9[53]; +assign K11[7] = decrypt ? K_r9[33] : K_r9[39]; +assign K11[8] = decrypt ? K_r9[12] : K_r9[18]; +assign K11[9] = decrypt ? K_r9[3] : K_r9[41]; +assign K11[10] = decrypt ? K_r9[54] : K_r9[3]; +assign K11[11] = decrypt ? K_r9[20] : K_r9[26]; +assign K11[12] = decrypt ? K_r9[25] : K_r9[6]; +assign K11[13] = decrypt ? K_r9[34] : K_r9[40]; +assign K11[14] = decrypt ? K_r9[6] : K_r9[12]; +assign K11[15] = decrypt ? K_r9[39] : K_r9[20]; +assign K11[16] = decrypt ? K_r9[40] : K_r9[46]; +assign K11[17] = decrypt ? K_r9[55] : K_r9[4]; +assign K11[18] = decrypt ? K_r9[11] : K_r9[17]; +assign K11[19] = decrypt ? K_r9[10] : K_r9[48]; +assign K11[20] = decrypt ? K_r9[4] : K_r9[10]; +assign K11[21] = decrypt ? K_r9[5] : K_r9[11]; +assign K11[22] = decrypt ? K_r9[13] : K_r9[19]; +assign K11[23] = decrypt ? K_r9[46] : K_r9[27]; +assign K11[24] = decrypt ? K_r9[26] : K_r9[32]; +assign K11[25] = decrypt ? K_r9[44] : K_r9[21]; +assign K11[26] = decrypt ? K_r9[35] : K_r9[43]; +assign K11[27] = decrypt ? K_r9[29] : K_r9[37]; +assign K11[28] = decrypt ? K_r9[16] : K_r9[52]; +assign K11[29] = decrypt ? K_r9[0] : K_r9[8]; +assign K11[30] = decrypt ? K_r9[1] : K_r9[9]; +assign K11[31] = decrypt ? K_r9[22] : K_r9[30]; +assign K11[32] = decrypt ? K_r9[37] : K_r9[14]; +assign K11[33] = decrypt ? K_r9[28] : K_r9[36]; +assign K11[34] = decrypt ? K_r9[45] : K_r9[49]; +assign K11[35] = decrypt ? K_r9[43] : K_r9[51]; +assign K11[36] = decrypt ? K_r9[7] : K_r9[15]; +assign K11[37] = decrypt ? K_r9[38] : K_r9[42]; +assign K11[38] = decrypt ? K_r9[14] : K_r9[22]; +assign K11[39] = decrypt ? K_r9[30] : K_r9[7]; +assign K11[40] = decrypt ? K_r9[8] : K_r9[16]; +assign K11[41] = decrypt ? K_r9[50] : K_r9[31]; +assign K11[42] = decrypt ? K_r9[42] : K_r9[50]; +assign K11[43] = decrypt ? K_r9[52] : K_r9[1]; +assign K11[44] = decrypt ? K_r9[51] : K_r9[28]; +assign K11[45] = decrypt ? K_r9[21] : K_r9[29]; +assign K11[46] = decrypt ? K_r9[9] : K_r9[45]; +assign K11[47] = decrypt ? K_r9[15] : K_r9[23]; +assign K11[48] = decrypt ? K_r9[36] : K_r9[44]; + +assign K10[1] = decrypt ? K_r8[10] : K_r8[20]; +assign K10[2] = decrypt ? K_r8[6] : K_r8[41]; +assign K10[3] = decrypt ? K_r8[46] : K_r8[24]; +assign K10[4] = decrypt ? K_r8[55] : K_r8[33]; +assign K10[5] = decrypt ? K_r8[33] : K_r8[11]; +assign K10[6] = decrypt ? K_r8[4] : K_r8[39]; +assign K10[7] = decrypt ? K_r8[47] : K_r8[25]; +assign K10[8] = decrypt ? K_r8[26] : K_r8[4]; +assign K10[9] = decrypt ? K_r8[17] : K_r8[27]; +assign K10[10] = decrypt ? K_r8[11] : K_r8[46]; +assign K10[11] = decrypt ? K_r8[34] : K_r8[12]; +assign K10[12] = decrypt ? K_r8[39] : K_r8[17]; +assign K10[13] = decrypt ? K_r8[48] : K_r8[26]; +assign K10[14] = decrypt ? K_r8[20] : K_r8[55]; +assign K10[15] = decrypt ? K_r8[53] : K_r8[6]; +assign K10[16] = decrypt ? K_r8[54] : K_r8[32]; +assign K10[17] = decrypt ? K_r8[12] : K_r8[47]; +assign K10[18] = decrypt ? K_r8[25] : K_r8[3]; +assign K10[19] = decrypt ? K_r8[24] : K_r8[34]; +assign K10[20] = decrypt ? K_r8[18] : K_r8[53]; +assign K10[21] = decrypt ? K_r8[19] : K_r8[54]; +assign K10[22] = decrypt ? K_r8[27] : K_r8[5]; +assign K10[23] = decrypt ? K_r8[3] : K_r8[13]; +assign K10[24] = decrypt ? K_r8[40] : K_r8[18]; +assign K10[25] = decrypt ? K_r8[31] : K_r8[7]; +assign K10[26] = decrypt ? K_r8[49] : K_r8[29]; +assign K10[27] = decrypt ? K_r8[43] : K_r8[23]; +assign K10[28] = decrypt ? K_r8[30] : K_r8[38]; +assign K10[29] = decrypt ? K_r8[14] : K_r8[49]; +assign K10[30] = decrypt ? K_r8[15] : K_r8[50]; +assign K10[31] = decrypt ? K_r8[36] : K_r8[16]; +assign K10[32] = decrypt ? K_r8[51] : K_r8[0]; +assign K10[33] = decrypt ? K_r8[42] : K_r8[22]; +assign K10[34] = decrypt ? K_r8[0] : K_r8[35]; +assign K10[35] = decrypt ? K_r8[2] : K_r8[37]; +assign K10[36] = decrypt ? K_r8[21] : K_r8[1]; +assign K10[37] = decrypt ? K_r8[52] : K_r8[28]; +assign K10[38] = decrypt ? K_r8[28] : K_r8[8]; +assign K10[39] = decrypt ? K_r8[44] : K_r8[52]; +assign K10[40] = decrypt ? K_r8[22] : K_r8[2]; +assign K10[41] = decrypt ? K_r8[9] : K_r8[44]; +assign K10[42] = decrypt ? K_r8[1] : K_r8[36]; +assign K10[43] = decrypt ? K_r8[7] : K_r8[42]; +assign K10[44] = decrypt ? K_r8[38] : K_r8[14]; +assign K10[45] = decrypt ? K_r8[35] : K_r8[15]; +assign K10[46] = decrypt ? K_r8[23] : K_r8[31]; +assign K10[47] = decrypt ? K_r8[29] : K_r8[9]; +assign K10[48] = decrypt ? K_r8[50] : K_r8[30]; + +assign K9[1] = decrypt ? K_r7[24] : K_r7[6]; +assign K9[2] = decrypt ? K_r7[20] : K_r7[27]; +assign K9[3] = decrypt ? K_r7[3] : K_r7[10]; +assign K9[4] = decrypt ? K_r7[12] : K_r7[19]; +assign K9[5] = decrypt ? K_r7[47] : K_r7[54]; +assign K9[6] = decrypt ? K_r7[18] : K_r7[25]; +assign K9[7] = decrypt ? K_r7[4] : K_r7[11]; +assign K9[8] = decrypt ? K_r7[40] : K_r7[47]; +assign K9[9] = decrypt ? K_r7[6] : K_r7[13]; +assign K9[10] = decrypt ? K_r7[25] : K_r7[32]; +assign K9[11] = decrypt ? K_r7[48] : K_r7[55]; +assign K9[12] = decrypt ? K_r7[53] : K_r7[3]; +assign K9[13] = decrypt ? K_r7[5] : K_r7[12]; +assign K9[14] = decrypt ? K_r7[34] : K_r7[41]; +assign K9[15] = decrypt ? K_r7[10] : K_r7[17]; +assign K9[16] = decrypt ? K_r7[11] : K_r7[18]; +assign K9[17] = decrypt ? K_r7[26] : K_r7[33]; +assign K9[18] = decrypt ? K_r7[39] : K_r7[46]; +assign K9[19] = decrypt ? K_r7[13] : K_r7[20]; +assign K9[20] = decrypt ? K_r7[32] : K_r7[39]; +assign K9[21] = decrypt ? K_r7[33] : K_r7[40]; +assign K9[22] = decrypt ? K_r7[41] : K_r7[48]; +assign K9[23] = decrypt ? K_r7[17] : K_r7[24]; +assign K9[24] = decrypt ? K_r7[54] : K_r7[4]; +assign K9[25] = decrypt ? K_r7[45] : K_r7[52]; +assign K9[26] = decrypt ? K_r7[8] : K_r7[15]; +assign K9[27] = decrypt ? K_r7[2] : K_r7[9]; +assign K9[28] = decrypt ? K_r7[44] : K_r7[51]; +assign K9[29] = decrypt ? K_r7[28] : K_r7[35]; +assign K9[30] = decrypt ? K_r7[29] : K_r7[36]; +assign K9[31] = decrypt ? K_r7[50] : K_r7[2]; +assign K9[32] = decrypt ? K_r7[38] : K_r7[45]; +assign K9[33] = decrypt ? K_r7[1] : K_r7[8]; +assign K9[34] = decrypt ? K_r7[14] : K_r7[21]; +assign K9[35] = decrypt ? K_r7[16] : K_r7[23]; +assign K9[36] = decrypt ? K_r7[35] : K_r7[42]; +assign K9[37] = decrypt ? K_r7[7] : K_r7[14]; +assign K9[38] = decrypt ? K_r7[42] : K_r7[49]; +assign K9[39] = decrypt ? K_r7[31] : K_r7[38]; +assign K9[40] = decrypt ? K_r7[36] : K_r7[43]; +assign K9[41] = decrypt ? K_r7[23] : K_r7[30]; +assign K9[42] = decrypt ? K_r7[15] : K_r7[22]; +assign K9[43] = decrypt ? K_r7[21] : K_r7[28]; +assign K9[44] = decrypt ? K_r7[52] : K_r7[0]; +assign K9[45] = decrypt ? K_r7[49] : K_r7[1]; +assign K9[46] = decrypt ? K_r7[37] : K_r7[44]; +assign K9[47] = decrypt ? K_r7[43] : K_r7[50]; +assign K9[48] = decrypt ? K_r7[9] : K_r7[16]; + +assign K8[1] = decrypt ? K_r6[6] : K_r6[24]; +assign K8[2] = decrypt ? K_r6[27] : K_r6[20]; +assign K8[3] = decrypt ? K_r6[10] : K_r6[3]; +assign K8[4] = decrypt ? K_r6[19] : K_r6[12]; +assign K8[5] = decrypt ? K_r6[54] : K_r6[47]; +assign K8[6] = decrypt ? K_r6[25] : K_r6[18]; +assign K8[7] = decrypt ? K_r6[11] : K_r6[4]; +assign K8[8] = decrypt ? K_r6[47] : K_r6[40]; +assign K8[9] = decrypt ? K_r6[13] : K_r6[6]; +assign K8[10] = decrypt ? K_r6[32] : K_r6[25]; +assign K8[11] = decrypt ? K_r6[55] : K_r6[48]; +assign K8[12] = decrypt ? K_r6[3] : K_r6[53]; +assign K8[13] = decrypt ? K_r6[12] : K_r6[5]; +assign K8[14] = decrypt ? K_r6[41] : K_r6[34]; +assign K8[15] = decrypt ? K_r6[17] : K_r6[10]; +assign K8[16] = decrypt ? K_r6[18] : K_r6[11]; +assign K8[17] = decrypt ? K_r6[33] : K_r6[26]; +assign K8[18] = decrypt ? K_r6[46] : K_r6[39]; +assign K8[19] = decrypt ? K_r6[20] : K_r6[13]; +assign K8[20] = decrypt ? K_r6[39] : K_r6[32]; +assign K8[21] = decrypt ? K_r6[40] : K_r6[33]; +assign K8[22] = decrypt ? K_r6[48] : K_r6[41]; +assign K8[23] = decrypt ? K_r6[24] : K_r6[17]; +assign K8[24] = decrypt ? K_r6[4] : K_r6[54]; +assign K8[25] = decrypt ? K_r6[52] : K_r6[45]; +assign K8[26] = decrypt ? K_r6[15] : K_r6[8]; +assign K8[27] = decrypt ? K_r6[9] : K_r6[2]; +assign K8[28] = decrypt ? K_r6[51] : K_r6[44]; +assign K8[29] = decrypt ? K_r6[35] : K_r6[28]; +assign K8[30] = decrypt ? K_r6[36] : K_r6[29]; +assign K8[31] = decrypt ? K_r6[2] : K_r6[50]; +assign K8[32] = decrypt ? K_r6[45] : K_r6[38]; +assign K8[33] = decrypt ? K_r6[8] : K_r6[1]; +assign K8[34] = decrypt ? K_r6[21] : K_r6[14]; +assign K8[35] = decrypt ? K_r6[23] : K_r6[16]; +assign K8[36] = decrypt ? K_r6[42] : K_r6[35]; +assign K8[37] = decrypt ? K_r6[14] : K_r6[7]; +assign K8[38] = decrypt ? K_r6[49] : K_r6[42]; +assign K8[39] = decrypt ? K_r6[38] : K_r6[31]; +assign K8[40] = decrypt ? K_r6[43] : K_r6[36]; +assign K8[41] = decrypt ? K_r6[30] : K_r6[23]; +assign K8[42] = decrypt ? K_r6[22] : K_r6[15]; +assign K8[43] = decrypt ? K_r6[28] : K_r6[21]; +assign K8[44] = decrypt ? K_r6[0] : K_r6[52]; +assign K8[45] = decrypt ? K_r6[1] : K_r6[49]; +assign K8[46] = decrypt ? K_r6[44] : K_r6[37]; +assign K8[47] = decrypt ? K_r6[50] : K_r6[43]; +assign K8[48] = decrypt ? K_r6[16] : K_r6[9]; + +assign K7[1] = decrypt ? K_r5[20] : K_r5[10]; +assign K7[2] = decrypt ? K_r5[41] : K_r5[6]; +assign K7[3] = decrypt ? K_r5[24] : K_r5[46]; +assign K7[4] = decrypt ? K_r5[33] : K_r5[55]; +assign K7[5] = decrypt ? K_r5[11] : K_r5[33]; +assign K7[6] = decrypt ? K_r5[39] : K_r5[4]; +assign K7[7] = decrypt ? K_r5[25] : K_r5[47]; +assign K7[8] = decrypt ? K_r5[4] : K_r5[26]; +assign K7[9] = decrypt ? K_r5[27] : K_r5[17]; +assign K7[10] = decrypt ? K_r5[46] : K_r5[11]; +assign K7[11] = decrypt ? K_r5[12] : K_r5[34]; +assign K7[12] = decrypt ? K_r5[17] : K_r5[39]; +assign K7[13] = decrypt ? K_r5[26] : K_r5[48]; +assign K7[14] = decrypt ? K_r5[55] : K_r5[20]; +assign K7[15] = decrypt ? K_r5[6] : K_r5[53]; +assign K7[16] = decrypt ? K_r5[32] : K_r5[54]; +assign K7[17] = decrypt ? K_r5[47] : K_r5[12]; +assign K7[18] = decrypt ? K_r5[3] : K_r5[25]; +assign K7[19] = decrypt ? K_r5[34] : K_r5[24]; +assign K7[20] = decrypt ? K_r5[53] : K_r5[18]; +assign K7[21] = decrypt ? K_r5[54] : K_r5[19]; +assign K7[22] = decrypt ? K_r5[5] : K_r5[27]; +assign K7[23] = decrypt ? K_r5[13] : K_r5[3]; +assign K7[24] = decrypt ? K_r5[18] : K_r5[40]; +assign K7[25] = decrypt ? K_r5[7] : K_r5[31]; +assign K7[26] = decrypt ? K_r5[29] : K_r5[49]; +assign K7[27] = decrypt ? K_r5[23] : K_r5[43]; +assign K7[28] = decrypt ? K_r5[38] : K_r5[30]; +assign K7[29] = decrypt ? K_r5[49] : K_r5[14]; +assign K7[30] = decrypt ? K_r5[50] : K_r5[15]; +assign K7[31] = decrypt ? K_r5[16] : K_r5[36]; +assign K7[32] = decrypt ? K_r5[0] : K_r5[51]; +assign K7[33] = decrypt ? K_r5[22] : K_r5[42]; +assign K7[34] = decrypt ? K_r5[35] : K_r5[0]; +assign K7[35] = decrypt ? K_r5[37] : K_r5[2]; +assign K7[36] = decrypt ? K_r5[1] : K_r5[21]; +assign K7[37] = decrypt ? K_r5[28] : K_r5[52]; +assign K7[38] = decrypt ? K_r5[8] : K_r5[28]; +assign K7[39] = decrypt ? K_r5[52] : K_r5[44]; +assign K7[40] = decrypt ? K_r5[2] : K_r5[22]; +assign K7[41] = decrypt ? K_r5[44] : K_r5[9]; +assign K7[42] = decrypt ? K_r5[36] : K_r5[1]; +assign K7[43] = decrypt ? K_r5[42] : K_r5[7]; +assign K7[44] = decrypt ? K_r5[14] : K_r5[38]; +assign K7[45] = decrypt ? K_r5[15] : K_r5[35]; +assign K7[46] = decrypt ? K_r5[31] : K_r5[23]; +assign K7[47] = decrypt ? K_r5[9] : K_r5[29]; +assign K7[48] = decrypt ? K_r5[30] : K_r5[50]; + +assign K6[1] = decrypt ? K_r4[34] : K_r4[53]; +assign K6[2] = decrypt ? K_r4[55] : K_r4[17]; +assign K6[3] = decrypt ? K_r4[13] : K_r4[32]; +assign K6[4] = decrypt ? K_r4[47] : K_r4[41]; +assign K6[5] = decrypt ? K_r4[25] : K_r4[19]; +assign K6[6] = decrypt ? K_r4[53] : K_r4[47]; +assign K6[7] = decrypt ? K_r4[39] : K_r4[33]; +assign K6[8] = decrypt ? K_r4[18] : K_r4[12]; +assign K6[9] = decrypt ? K_r4[41] : K_r4[3]; +assign K6[10] = decrypt ? K_r4[3] : K_r4[54]; +assign K6[11] = decrypt ? K_r4[26] : K_r4[20]; +assign K6[12] = decrypt ? K_r4[6] : K_r4[25]; +assign K6[13] = decrypt ? K_r4[40] : K_r4[34]; +assign K6[14] = decrypt ? K_r4[12] : K_r4[6]; +assign K6[15] = decrypt ? K_r4[20] : K_r4[39]; +assign K6[16] = decrypt ? K_r4[46] : K_r4[40]; +assign K6[17] = decrypt ? K_r4[4] : K_r4[55]; +assign K6[18] = decrypt ? K_r4[17] : K_r4[11]; +assign K6[19] = decrypt ? K_r4[48] : K_r4[10]; +assign K6[20] = decrypt ? K_r4[10] : K_r4[4]; +assign K6[21] = decrypt ? K_r4[11] : K_r4[5]; +assign K6[22] = decrypt ? K_r4[19] : K_r4[13]; +assign K6[23] = decrypt ? K_r4[27] : K_r4[46]; +assign K6[24] = decrypt ? K_r4[32] : K_r4[26]; +assign K6[25] = decrypt ? K_r4[21] : K_r4[44]; +assign K6[26] = decrypt ? K_r4[43] : K_r4[35]; +assign K6[27] = decrypt ? K_r4[37] : K_r4[29]; +assign K6[28] = decrypt ? K_r4[52] : K_r4[16]; +assign K6[29] = decrypt ? K_r4[8] : K_r4[0]; +assign K6[30] = decrypt ? K_r4[9] : K_r4[1]; +assign K6[31] = decrypt ? K_r4[30] : K_r4[22]; +assign K6[32] = decrypt ? K_r4[14] : K_r4[37]; +assign K6[33] = decrypt ? K_r4[36] : K_r4[28]; +assign K6[34] = decrypt ? K_r4[49] : K_r4[45]; +assign K6[35] = decrypt ? K_r4[51] : K_r4[43]; +assign K6[36] = decrypt ? K_r4[15] : K_r4[7]; +assign K6[37] = decrypt ? K_r4[42] : K_r4[38]; +assign K6[38] = decrypt ? K_r4[22] : K_r4[14]; +assign K6[39] = decrypt ? K_r4[7] : K_r4[30]; +assign K6[40] = decrypt ? K_r4[16] : K_r4[8]; +assign K6[41] = decrypt ? K_r4[31] : K_r4[50]; +assign K6[42] = decrypt ? K_r4[50] : K_r4[42]; +assign K6[43] = decrypt ? K_r4[1] : K_r4[52]; +assign K6[44] = decrypt ? K_r4[28] : K_r4[51]; +assign K6[45] = decrypt ? K_r4[29] : K_r4[21]; +assign K6[46] = decrypt ? K_r4[45] : K_r4[9]; +assign K6[47] = decrypt ? K_r4[23] : K_r4[15]; +assign K6[48] = decrypt ? K_r4[44] : K_r4[36]; + +assign K5[1] = decrypt ? K_r3[48] : K_r3[39]; +assign K5[2] = decrypt ? K_r3[12] : K_r3[3]; +assign K5[3] = decrypt ? K_r3[27] : K_r3[18]; +assign K5[4] = decrypt ? K_r3[4] : K_r3[27]; +assign K5[5] = decrypt ? K_r3[39] : K_r3[5]; +assign K5[6] = decrypt ? K_r3[10] : K_r3[33]; +assign K5[7] = decrypt ? K_r3[53] : K_r3[19]; +assign K5[8] = decrypt ? K_r3[32] : K_r3[55]; +assign K5[9] = decrypt ? K_r3[55] : K_r3[46]; +assign K5[10] = decrypt ? K_r3[17] : K_r3[40]; +assign K5[11] = decrypt ? K_r3[40] : K_r3[6]; +assign K5[12] = decrypt ? K_r3[20] : K_r3[11]; +assign K5[13] = decrypt ? K_r3[54] : K_r3[20]; +assign K5[14] = decrypt ? K_r3[26] : K_r3[17]; +assign K5[15] = decrypt ? K_r3[34] : K_r3[25]; +assign K5[16] = decrypt ? K_r3[3] : K_r3[26]; +assign K5[17] = decrypt ? K_r3[18] : K_r3[41]; +assign K5[18] = decrypt ? K_r3[6] : K_r3[54]; +assign K5[19] = decrypt ? K_r3[5] : K_r3[53]; +assign K5[20] = decrypt ? K_r3[24] : K_r3[47]; +assign K5[21] = decrypt ? K_r3[25] : K_r3[48]; +assign K5[22] = decrypt ? K_r3[33] : K_r3[24]; +assign K5[23] = decrypt ? K_r3[41] : K_r3[32]; +assign K5[24] = decrypt ? K_r3[46] : K_r3[12]; +assign K5[25] = decrypt ? K_r3[35] : K_r3[30]; +assign K5[26] = decrypt ? K_r3[2] : K_r3[21]; +assign K5[27] = decrypt ? K_r3[51] : K_r3[15]; +assign K5[28] = decrypt ? K_r3[7] : K_r3[2]; +assign K5[29] = decrypt ? K_r3[22] : K_r3[45]; +assign K5[30] = decrypt ? K_r3[23] : K_r3[42]; +assign K5[31] = decrypt ? K_r3[44] : K_r3[8]; +assign K5[32] = decrypt ? K_r3[28] : K_r3[23]; +assign K5[33] = decrypt ? K_r3[50] : K_r3[14]; +assign K5[34] = decrypt ? K_r3[8] : K_r3[31]; +assign K5[35] = decrypt ? K_r3[38] : K_r3[29]; +assign K5[36] = decrypt ? K_r3[29] : K_r3[52]; +assign K5[37] = decrypt ? K_r3[1] : K_r3[51]; +assign K5[38] = decrypt ? K_r3[36] : K_r3[0]; +assign K5[39] = decrypt ? K_r3[21] : K_r3[16]; +assign K5[40] = decrypt ? K_r3[30] : K_r3[49]; +assign K5[41] = decrypt ? K_r3[45] : K_r3[36]; +assign K5[42] = decrypt ? K_r3[9] : K_r3[28]; +assign K5[43] = decrypt ? K_r3[15] : K_r3[38]; +assign K5[44] = decrypt ? K_r3[42] : K_r3[37]; +assign K5[45] = decrypt ? K_r3[43] : K_r3[7]; +assign K5[46] = decrypt ? K_r3[0] : K_r3[50]; +assign K5[47] = decrypt ? K_r3[37] : K_r3[1]; +assign K5[48] = decrypt ? K_r3[31] : K_r3[22]; + +assign K4[1] = decrypt ? K_r2[5] : K_r2[25]; +assign K4[2] = decrypt ? K_r2[26] : K_r2[46]; +assign K4[3] = decrypt ? K_r2[41] : K_r2[4]; +assign K4[4] = decrypt ? K_r2[18] : K_r2[13]; +assign K4[5] = decrypt ? K_r2[53] : K_r2[48]; +assign K4[6] = decrypt ? K_r2[24] : K_r2[19]; +assign K4[7] = decrypt ? K_r2[10] : K_r2[5]; +assign K4[8] = decrypt ? K_r2[46] : K_r2[41]; +assign K4[9] = decrypt ? K_r2[12] : K_r2[32]; +assign K4[10] = decrypt ? K_r2[6] : K_r2[26]; +assign K4[11] = decrypt ? K_r2[54] : K_r2[17]; +assign K4[12] = decrypt ? K_r2[34] : K_r2[54]; +assign K4[13] = decrypt ? K_r2[11] : K_r2[6]; +assign K4[14] = decrypt ? K_r2[40] : K_r2[3]; +assign K4[15] = decrypt ? K_r2[48] : K_r2[11]; +assign K4[16] = decrypt ? K_r2[17] : K_r2[12]; +assign K4[17] = decrypt ? K_r2[32] : K_r2[27]; +assign K4[18] = decrypt ? K_r2[20] : K_r2[40]; +assign K4[19] = decrypt ? K_r2[19] : K_r2[39]; +assign K4[20] = decrypt ? K_r2[13] : K_r2[33]; +assign K4[21] = decrypt ? K_r2[39] : K_r2[34]; +assign K4[22] = decrypt ? K_r2[47] : K_r2[10]; +assign K4[23] = decrypt ? K_r2[55] : K_r2[18]; +assign K4[24] = decrypt ? K_r2[3] : K_r2[55]; +assign K4[25] = decrypt ? K_r2[49] : K_r2[16]; +assign K4[26] = decrypt ? K_r2[16] : K_r2[7]; +assign K4[27] = decrypt ? K_r2[38] : K_r2[1]; +assign K4[28] = decrypt ? K_r2[21] : K_r2[43]; +assign K4[29] = decrypt ? K_r2[36] : K_r2[31]; +assign K4[30] = decrypt ? K_r2[37] : K_r2[28]; +assign K4[31] = decrypt ? K_r2[31] : K_r2[49]; +assign K4[32] = decrypt ? K_r2[42] : K_r2[9]; +assign K4[33] = decrypt ? K_r2[9] : K_r2[0]; +assign K4[34] = decrypt ? K_r2[22] : K_r2[44]; +assign K4[35] = decrypt ? K_r2[52] : K_r2[15]; +assign K4[36] = decrypt ? K_r2[43] : K_r2[38]; +assign K4[37] = decrypt ? K_r2[15] : K_r2[37]; +assign K4[38] = decrypt ? K_r2[50] : K_r2[45]; +assign K4[39] = decrypt ? K_r2[35] : K_r2[2]; +assign K4[40] = decrypt ? K_r2[44] : K_r2[35]; +assign K4[41] = decrypt ? K_r2[0] : K_r2[22]; +assign K4[42] = decrypt ? K_r2[23] : K_r2[14]; +assign K4[43] = decrypt ? K_r2[29] : K_r2[51]; +assign K4[44] = decrypt ? K_r2[1] : K_r2[23]; +assign K4[45] = decrypt ? K_r2[2] : K_r2[52]; +assign K4[46] = decrypt ? K_r2[14] : K_r2[36]; +assign K4[47] = decrypt ? K_r2[51] : K_r2[42]; +assign K4[48] = decrypt ? K_r2[45] : K_r2[8]; + +assign K3[1] = decrypt ? K_r1[19] : K_r1[11]; +assign K3[2] = decrypt ? K_r1[40] : K_r1[32]; +assign K3[3] = decrypt ? K_r1[55] : K_r1[47]; +assign K3[4] = decrypt ? K_r1[32] : K_r1[24]; +assign K3[5] = decrypt ? K_r1[10] : K_r1[34]; +assign K3[6] = decrypt ? K_r1[13] : K_r1[5]; +assign K3[7] = decrypt ? K_r1[24] : K_r1[48]; +assign K3[8] = decrypt ? K_r1[3] : K_r1[27]; +assign K3[9] = decrypt ? K_r1[26] : K_r1[18]; +assign K3[10] = decrypt ? K_r1[20] : K_r1[12]; +assign K3[11] = decrypt ? K_r1[11] : K_r1[3]; +assign K3[12] = decrypt ? K_r1[48] : K_r1[40]; +assign K3[13] = decrypt ? K_r1[25] : K_r1[17]; +assign K3[14] = decrypt ? K_r1[54] : K_r1[46]; +assign K3[15] = decrypt ? K_r1[5] : K_r1[54]; +assign K3[16] = decrypt ? K_r1[6] : K_r1[55]; +assign K3[17] = decrypt ? K_r1[46] : K_r1[13]; +assign K3[18] = decrypt ? K_r1[34] : K_r1[26]; +assign K3[19] = decrypt ? K_r1[33] : K_r1[25]; +assign K3[20] = decrypt ? K_r1[27] : K_r1[19]; +assign K3[21] = decrypt ? K_r1[53] : K_r1[20]; +assign K3[22] = decrypt ? K_r1[4] : K_r1[53]; +assign K3[23] = decrypt ? K_r1[12] : K_r1[4]; +assign K3[24] = decrypt ? K_r1[17] : K_r1[41]; +assign K3[25] = decrypt ? K_r1[8] : K_r1[2]; +assign K3[26] = decrypt ? K_r1[30] : K_r1[52]; +assign K3[27] = decrypt ? K_r1[52] : K_r1[42]; +assign K3[28] = decrypt ? K_r1[35] : K_r1[29]; +assign K3[29] = decrypt ? K_r1[50] : K_r1[44]; +assign K3[30] = decrypt ? K_r1[51] : K_r1[14]; +assign K3[31] = decrypt ? K_r1[45] : K_r1[35]; +assign K3[32] = decrypt ? K_r1[1] : K_r1[50]; +assign K3[33] = decrypt ? K_r1[23] : K_r1[45]; +assign K3[34] = decrypt ? K_r1[36] : K_r1[30]; +assign K3[35] = decrypt ? K_r1[7] : K_r1[1]; +assign K3[36] = decrypt ? K_r1[2] : K_r1[51]; +assign K3[37] = decrypt ? K_r1[29] : K_r1[23]; +assign K3[38] = decrypt ? K_r1[9] : K_r1[31]; +assign K3[39] = decrypt ? K_r1[49] : K_r1[43]; +assign K3[40] = decrypt ? K_r1[31] : K_r1[21]; +assign K3[41] = decrypt ? K_r1[14] : K_r1[8]; +assign K3[42] = decrypt ? K_r1[37] : K_r1[0]; +assign K3[43] = decrypt ? K_r1[43] : K_r1[37]; +assign K3[44] = decrypt ? K_r1[15] : K_r1[9]; +assign K3[45] = decrypt ? K_r1[16] : K_r1[38]; +assign K3[46] = decrypt ? K_r1[28] : K_r1[22]; +assign K3[47] = decrypt ? K_r1[38] : K_r1[28]; +assign K3[48] = decrypt ? K_r1[0] : K_r1[49]; + +assign K2[1] = decrypt ? K_r0[33] : K_r0[54]; +assign K2[2] = decrypt ? K_r0[54] : K_r0[18]; +assign K2[3] = decrypt ? K_r0[12] : K_r0[33]; +assign K2[4] = decrypt ? K_r0[46] : K_r0[10]; +assign K2[5] = decrypt ? K_r0[24] : K_r0[20]; +assign K2[6] = decrypt ? K_r0[27] : K_r0[48]; +assign K2[7] = decrypt ? K_r0[13] : K_r0[34]; +assign K2[8] = decrypt ? K_r0[17] : K_r0[13]; +assign K2[9] = decrypt ? K_r0[40] : K_r0[4]; +assign K2[10] = decrypt ? K_r0[34] : K_r0[55]; +assign K2[11] = decrypt ? K_r0[25] : K_r0[46]; +assign K2[12] = decrypt ? K_r0[5] : K_r0[26]; +assign K2[13] = decrypt ? K_r0[39] : K_r0[3]; +assign K2[14] = decrypt ? K_r0[11] : K_r0[32]; +assign K2[15] = decrypt ? K_r0[19] : K_r0[40]; +assign K2[16] = decrypt ? K_r0[20] : K_r0[41]; +assign K2[17] = decrypt ? K_r0[3] : K_r0[24]; +assign K2[18] = decrypt ? K_r0[48] : K_r0[12]; +assign K2[19] = decrypt ? K_r0[47] : K_r0[11]; +assign K2[20] = decrypt ? K_r0[41] : K_r0[5]; +assign K2[21] = decrypt ? K_r0[10] : K_r0[6]; +assign K2[22] = decrypt ? K_r0[18] : K_r0[39]; +assign K2[23] = decrypt ? K_r0[26] : K_r0[47]; +assign K2[24] = decrypt ? K_r0[6] : K_r0[27]; +assign K2[25] = decrypt ? K_r0[22] : K_r0[43]; +assign K2[26] = decrypt ? K_r0[44] : K_r0[38]; +assign K2[27] = decrypt ? K_r0[7] : K_r0[28]; +assign K2[28] = decrypt ? K_r0[49] : K_r0[15]; +assign K2[29] = decrypt ? K_r0[9] : K_r0[30]; +assign K2[30] = decrypt ? K_r0[38] : K_r0[0]; +assign K2[31] = decrypt ? K_r0[0] : K_r0[21]; +assign K2[32] = decrypt ? K_r0[15] : K_r0[36]; +assign K2[33] = decrypt ? K_r0[37] : K_r0[31]; +assign K2[34] = decrypt ? K_r0[50] : K_r0[16]; +assign K2[35] = decrypt ? K_r0[21] : K_r0[42]; +assign K2[36] = decrypt ? K_r0[16] : K_r0[37]; +assign K2[37] = decrypt ? K_r0[43] : K_r0[9]; +assign K2[38] = decrypt ? K_r0[23] : K_r0[44]; +assign K2[39] = decrypt ? K_r0[8] : K_r0[29]; +assign K2[40] = decrypt ? K_r0[45] : K_r0[7]; +assign K2[41] = decrypt ? K_r0[28] : K_r0[49]; +assign K2[42] = decrypt ? K_r0[51] : K_r0[45]; +assign K2[43] = decrypt ? K_r0[2] : K_r0[23]; +assign K2[44] = decrypt ? K_r0[29] : K_r0[50]; +assign K2[45] = decrypt ? K_r0[30] : K_r0[51]; +assign K2[46] = decrypt ? K_r0[42] : K_r0[8]; +assign K2[47] = decrypt ? K_r0[52] : K_r0[14]; +assign K2[48] = decrypt ? K_r0[14] : K_r0[35]; + +assign K1[1] = decrypt ? K[40] : K[47]; +assign K1[2] = decrypt ? K[4] : K[11]; +assign K1[3] = decrypt ? K[19] : K[26]; +assign K1[4] = decrypt ? K[53] : K[3]; +assign K1[5] = decrypt ? K[6] : K[13]; +assign K1[6] = decrypt ? K[34] : K[41]; +assign K1[7] = decrypt ? K[20] : K[27]; +assign K1[8] = decrypt ? K[24] : K[6]; +assign K1[9] = decrypt ? K[47] : K[54]; +assign K1[10] = decrypt ? K[41] : K[48]; +assign K1[11] = decrypt ? K[32] : K[39]; +assign K1[12] = decrypt ? K[12] : K[19]; +assign K1[13] = decrypt ? K[46] : K[53]; +assign K1[14] = decrypt ? K[18] : K[25]; +assign K1[15] = decrypt ? K[26] : K[33]; +assign K1[16] = decrypt ? K[27] : K[34]; +assign K1[17] = decrypt ? K[10] : K[17]; +assign K1[18] = decrypt ? K[55] : K[5]; +assign K1[19] = decrypt ? K[54] : K[4]; +assign K1[20] = decrypt ? K[48] : K[55]; +assign K1[21] = decrypt ? K[17] : K[24]; +assign K1[22] = decrypt ? K[25] : K[32]; +assign K1[23] = decrypt ? K[33] : K[40]; +assign K1[24] = decrypt ? K[13] : K[20]; +assign K1[25] = decrypt ? K[29] : K[36]; +assign K1[26] = decrypt ? K[51] : K[31]; +assign K1[27] = decrypt ? K[14] : K[21]; +assign K1[28] = decrypt ? K[1] : K[8]; +assign K1[29] = decrypt ? K[16] : K[23]; +assign K1[30] = decrypt ? K[45] : K[52]; +assign K1[31] = decrypt ? K[7] : K[14]; +assign K1[32] = decrypt ? K[22] : K[29]; +assign K1[33] = decrypt ? K[44] : K[51]; +assign K1[34] = decrypt ? K[2] : K[9]; +assign K1[35] = decrypt ? K[28] : K[35]; +assign K1[36] = decrypt ? K[23] : K[30]; +assign K1[37] = decrypt ? K[50] : K[2]; +assign K1[38] = decrypt ? K[30] : K[37]; +assign K1[39] = decrypt ? K[15] : K[22]; +assign K1[40] = decrypt ? K[52] : K[0]; +assign K1[41] = decrypt ? K[35] : K[42]; +assign K1[42] = decrypt ? K[31] : K[38]; +assign K1[43] = decrypt ? K[9] : K[16]; +assign K1[44] = decrypt ? K[36] : K[43]; +assign K1[45] = decrypt ? K[37] : K[44]; +assign K1[46] = decrypt ? K[49] : K[1]; +assign K1[47] = decrypt ? K[0] : K[7]; +assign K1[48] = decrypt ? K[21] : K[28]; + +endmodule +///////////////////////////////////////////////////////////////////// +//// //// +//// CRP //// +//// DES Crypt Module //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +module crp(P, R, K_sub); +output [1:32] P; +input [1:32] R; +input [1:48] K_sub; + +wire [1:48] E; +wire [1:48] X; +wire [1:32] S; + +assign E[1:48] = { R[32], R[1], R[2], R[3], R[4], R[5], R[4], R[5], + R[6], R[7], R[8], R[9], R[8], R[9], R[10], R[11], + R[12], R[13], R[12], R[13], R[14], R[15], R[16], + R[17], R[16], R[17], R[18], R[19], R[20], R[21], + R[20], R[21], R[22], R[23], R[24], R[25], R[24], + R[25], R[26], R[27], R[28], R[29], R[28], R[29], + R[30], R[31], R[32], R[1]}; + +assign X = E ^ K_sub; + +sbox1 u0( .addr(X[01:06]), .dout(S[01:04]) ); +sbox2 u1( .addr(X[07:12]), .dout(S[05:08]) ); +sbox3 u2( .addr(X[13:18]), .dout(S[09:12]) ); +sbox4 u3( .addr(X[19:24]), .dout(S[13:16]) ); +sbox5 u4( .addr(X[25:30]), .dout(S[17:20]) ); +sbox6 u5( .addr(X[31:36]), .dout(S[21:24]) ); +sbox7 u6( .addr(X[37:42]), .dout(S[25:28]) ); +sbox8 u7( .addr(X[43:48]), .dout(S[29:32]) ); + +assign P[1:32] = { S[16], S[7], S[20], S[21], S[29], S[12], S[28], + S[17], S[1], S[15], S[23], S[26], S[5], S[18], + S[31], S[10], S[2], S[8], S[24], S[14], S[32], + S[27], S[3], S[9], S[19], S[13], S[30], S[6], + S[22], S[11], S[4], S[25]}; + +endmodule +///////////////////////////////////////////////////////////////////// +//// //// +//// SBOX //// +//// The SBOX is essentially a 64x4 ROM //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +module sbox1(addr, dout); +input [1:6] addr; +output [1:4] dout; +reg [1:4] dout; + +always @(addr) begin + case ({addr[1], addr[6], addr[2:5]}) //synopsys full_case parallel_case + 0: dout = 14; + 1: dout = 4; + 2: dout = 13; + 3: dout = 1; + 4: dout = 2; + 5: dout = 15; + 6: dout = 11; + 7: dout = 8; + 8: dout = 3; + 9: dout = 10; + 10: dout = 6; + 11: dout = 12; + 12: dout = 5; + 13: dout = 9; + 14: dout = 0; + 15: dout = 7; + + 16: dout = 0; + 17: dout = 15; + 18: dout = 7; + 19: dout = 4; + 20: dout = 14; + 21: dout = 2; + 22: dout = 13; + 23: dout = 1; + 24: dout = 10; + 25: dout = 6; + 26: dout = 12; + 27: dout = 11; + 28: dout = 9; + 29: dout = 5; + 30: dout = 3; + 31: dout = 8; + + 32: dout = 4; + 33: dout = 1; + 34: dout = 14; + 35: dout = 8; + 36: dout = 13; + 37: dout = 6; + 38: dout = 2; + 39: dout = 11; + 40: dout = 15; + 41: dout = 12; + 42: dout = 9; + 43: dout = 7; + 44: dout = 3; + 45: dout = 10; + 46: dout = 5; + 47: dout = 0; + + 48: dout = 15; + 49: dout = 12; + 50: dout = 8; + 51: dout = 2; + 52: dout = 4; + 53: dout = 9; + 54: dout = 1; + 55: dout = 7; + 56: dout = 5; + 57: dout = 11; + 58: dout = 3; + 59: dout = 14; + 60: dout = 10; + 61: dout = 0; + 62: dout = 6; + 63: dout = 13; + + endcase + end + +endmodule +///////////////////////////////////////////////////////////////////// +//// //// +//// SBOX //// +//// The SBOX is essentially a 64x4 ROM //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +module sbox2(addr, dout); +input [1:6] addr; +output [1:4] dout; +reg [1:4] dout; + +always @(addr) begin + case ({addr[1], addr[6], addr[2:5]}) //synopsys full_case parallel_case + 0: dout = 15; + 1: dout = 1; + 2: dout = 8; + 3: dout = 14; + 4: dout = 6; + 5: dout = 11; + 6: dout = 3; + 7: dout = 4; + 8: dout = 9; + 9: dout = 7; + 10: dout = 2; + 11: dout = 13; + 12: dout = 12; + 13: dout = 0; + 14: dout = 5; + 15: dout = 10; + + 16: dout = 3; + 17: dout = 13; + 18: dout = 4; + 19: dout = 7; + 20: dout = 15; + 21: dout = 2; + 22: dout = 8; + 23: dout = 14; + 24: dout = 12; + 25: dout = 0; + 26: dout = 1; + 27: dout = 10; + 28: dout = 6; + 29: dout = 9; + 30: dout = 11; + 31: dout = 5; + + 32: dout = 0; + 33: dout = 14; + 34: dout = 7; + 35: dout = 11; + 36: dout = 10; + 37: dout = 4; + 38: dout = 13; + 39: dout = 1; + 40: dout = 5; + 41: dout = 8; + 42: dout = 12; + 43: dout = 6; + 44: dout = 9; + 45: dout = 3; + 46: dout = 2; + 47: dout = 15; + + 48: dout = 13; + 49: dout = 8; + 50: dout = 10; + 51: dout = 1; + 52: dout = 3; + 53: dout = 15; + 54: dout = 4; + 55: dout = 2; + 56: dout = 11; + 57: dout = 6; + 58: dout = 7; + 59: dout = 12; + 60: dout = 0; + 61: dout = 5; + 62: dout = 14; + 63: dout = 9; + + endcase + end + +endmodule +///////////////////////////////////////////////////////////////////// +//// //// +//// SBOX //// +//// The SBOX is essentially a 64x4 ROM //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +module sbox3(addr, dout); +input [1:6] addr; +output [1:4] dout; +reg [1:4] dout; + +always @(addr) begin + case ({addr[1], addr[6], addr[2:5]}) //synopsys full_case parallel_case + 0: dout = 10; + 1: dout = 0; + 2: dout = 9; + 3: dout = 14; + 4: dout = 6; + 5: dout = 3; + 6: dout = 15; + 7: dout = 5; + 8: dout = 1; + 9: dout = 13; + 10: dout = 12; + 11: dout = 7; + 12: dout = 11; + 13: dout = 4; + 14: dout = 2; + 15: dout = 8; + + 16: dout = 13; + 17: dout = 7; + 18: dout = 0; + 19: dout = 9; + 20: dout = 3; + 21: dout = 4; + 22: dout = 6; + 23: dout = 10; + 24: dout = 2; + 25: dout = 8; + 26: dout = 5; + 27: dout = 14; + 28: dout = 12; + 29: dout = 11; + 30: dout = 15; + 31: dout = 1; + + 32: dout = 13; + 33: dout = 6; + 34: dout = 4; + 35: dout = 9; + 36: dout = 8; + 37: dout = 15; + 38: dout = 3; + 39: dout = 0; + 40: dout = 11; + 41: dout = 1; + 42: dout = 2; + 43: dout = 12; + 44: dout = 5; + 45: dout = 10; + 46: dout = 14; + 47: dout = 7; + + 48: dout = 1; + 49: dout = 10; + 50: dout = 13; + 51: dout = 0; + 52: dout = 6; + 53: dout = 9; + 54: dout = 8; + 55: dout = 7; + 56: dout = 4; + 57: dout = 15; + 58: dout = 14; + 59: dout = 3; + 60: dout = 11; + 61: dout = 5; + 62: dout = 2; + 63: dout = 12; + + endcase + end + +endmodule +///////////////////////////////////////////////////////////////////// +//// //// +//// SBOX //// +//// The SBOX is essentially a 64x4 ROM //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +module sbox4(addr, dout); +input [1:6] addr; +output [1:4] dout; +reg [1:4] dout; + +always @(addr) begin + case ({addr[1], addr[6], addr[2:5]}) //synopsys full_case parallel_case + 0: dout = 7; + 1: dout = 13; + 2: dout = 14; + 3: dout = 3; + 4: dout = 0; + 5: dout = 6; + 6: dout = 9; + 7: dout = 10; + 8: dout = 1; + 9: dout = 2; + 10: dout = 8; + 11: dout = 5; + 12: dout = 11; + 13: dout = 12; + 14: dout = 4; + 15: dout = 15; + + 16: dout = 13; + 17: dout = 8; + 18: dout = 11; + 19: dout = 5; + 20: dout = 6; + 21: dout = 15; + 22: dout = 0; + 23: dout = 3; + 24: dout = 4; + 25: dout = 7; + 26: dout = 2; + 27: dout = 12; + 28: dout = 1; + 29: dout = 10; + 30: dout = 14; + 31: dout = 9; + + 32: dout = 10; + 33: dout = 6; + 34: dout = 9; + 35: dout = 0; + 36: dout = 12; + 37: dout = 11; + 38: dout = 7; + 39: dout = 13; + 40: dout = 15; + 41: dout = 1; + 42: dout = 3; + 43: dout = 14; + 44: dout = 5; + 45: dout = 2; + 46: dout = 8; + 47: dout = 4; + + 48: dout = 3; + 49: dout = 15; + 50: dout = 0; + 51: dout = 6; + 52: dout = 10; + 53: dout = 1; + 54: dout = 13; + 55: dout = 8; + 56: dout = 9; + 57: dout = 4; + 58: dout = 5; + 59: dout = 11; + 60: dout = 12; + 61: dout = 7; + 62: dout = 2; + 63: dout = 14; + + endcase + end + +endmodule +///////////////////////////////////////////////////////////////////// +//// //// +//// SBOX //// +//// The SBOX is essentially a 64x4 ROM //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +module sbox5(addr, dout); +input [1:6] addr; +output [1:4] dout; +reg [1:4] dout; + +always @(addr) begin + case ({addr[1], addr[6], addr[2:5]}) //synopsys full_case parallel_case + 0: dout = 2; + 1: dout = 12; + 2: dout = 4; + 3: dout = 1; + 4: dout = 7; + 5: dout = 10; + 6: dout = 11; + 7: dout = 6; + 8: dout = 8; + 9: dout = 5; + 10: dout = 3; + 11: dout = 15; + 12: dout = 13; + 13: dout = 0; + 14: dout = 14; + 15: dout = 9; + + 16: dout = 14; + 17: dout = 11; + 18: dout = 2; + 19: dout = 12; + 20: dout = 4; + 21: dout = 7; + 22: dout = 13; + 23: dout = 1; + 24: dout = 5; + 25: dout = 0; + 26: dout = 15; + 27: dout = 10; + 28: dout = 3; + 29: dout = 9; + 30: dout = 8; + 31: dout = 6; + + 32: dout = 4; + 33: dout = 2; + 34: dout = 1; + 35: dout = 11; + 36: dout = 10; + 37: dout = 13; + 38: dout = 7; + 39: dout = 8; + 40: dout = 15; + 41: dout = 9; + 42: dout = 12; + 43: dout = 5; + 44: dout = 6; + 45: dout = 3; + 46: dout = 0; + 47: dout = 14; + + 48: dout = 11; + 49: dout = 8; + 50: dout = 12; + 51: dout = 7; + 52: dout = 1; + 53: dout = 14; + 54: dout = 2; + 55: dout = 13; + 56: dout = 6; + 57: dout = 15; + 58: dout = 0; + 59: dout = 9; + 60: dout = 10; + 61: dout = 4; + 62: dout = 5; + 63: dout = 3; + + endcase + end + +endmodule +///////////////////////////////////////////////////////////////////// +//// //// +//// SBOX //// +//// The SBOX is essentially a 64x4 ROM //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +module sbox6(addr, dout); +input [1:6] addr; +output [1:4] dout; +reg [1:4] dout; + +always @(addr) begin + case ({addr[1], addr[6], addr[2:5]}) //synopsys full_case parallel_case + 0: dout = 12; + 1: dout = 1; + 2: dout = 10; + 3: dout = 15; + 4: dout = 9; + 5: dout = 2; + 6: dout = 6; + 7: dout = 8; + 8: dout = 0; + 9: dout = 13; + 10: dout = 3; + 11: dout = 4; + 12: dout = 14; + 13: dout = 7; + 14: dout = 5; + 15: dout = 11; + + 16: dout = 10; + 17: dout = 15; + 18: dout = 4; + 19: dout = 2; + 20: dout = 7; + 21: dout = 12; + 22: dout = 9; + 23: dout = 5; + 24: dout = 6; + 25: dout = 1; + 26: dout = 13; + 27: dout = 14; + 28: dout = 0; + 29: dout = 11; + 30: dout = 3; + 31: dout = 8; + + 32: dout = 9; + 33: dout = 14; + 34: dout = 15; + 35: dout = 5; + 36: dout = 2; + 37: dout = 8; + 38: dout = 12; + 39: dout = 3; + 40: dout = 7; + 41: dout = 0; + 42: dout = 4; + 43: dout = 10; + 44: dout = 1; + 45: dout = 13; + 46: dout = 11; + 47: dout = 6; + + 48: dout = 4; + 49: dout = 3; + 50: dout = 2; + 51: dout = 12; + 52: dout = 9; + 53: dout = 5; + 54: dout = 15; + 55: dout = 10; + 56: dout = 11; + 57: dout = 14; + 58: dout = 1; + 59: dout = 7; + 60: dout = 6; + 61: dout = 0; + 62: dout = 8; + 63: dout = 13; + + endcase + end + +endmodule +///////////////////////////////////////////////////////////////////// +//// //// +//// SBOX //// +//// The SBOX is essentially a 64x4 ROM //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +module sbox7(addr, dout); +input [1:6] addr; +output [1:4] dout; +reg [1:4] dout; + +always @(addr) begin + case ({addr[1], addr[6], addr[2:5]}) //synopsys full_case parallel_case + 0: dout = 4; + 1: dout = 11; + 2: dout = 2; + 3: dout = 14; + 4: dout = 15; + 5: dout = 0; + 6: dout = 8; + 7: dout = 13; + 8: dout = 3; + 9: dout = 12; + 10: dout = 9; + 11: dout = 7; + 12: dout = 5; + 13: dout = 10; + 14: dout = 6; + 15: dout = 1; + + 16: dout = 13; + 17: dout = 0; + 18: dout = 11; + 19: dout = 7; + 20: dout = 4; + 21: dout = 9; + 22: dout = 1; + 23: dout = 10; + 24: dout = 14; + 25: dout = 3; + 26: dout = 5; + 27: dout = 12; + 28: dout = 2; + 29: dout = 15; + 30: dout = 8; + 31: dout = 6; + + 32: dout = 1; + 33: dout = 4; + 34: dout = 11; + 35: dout = 13; + 36: dout = 12; + 37: dout = 3; + 38: dout = 7; + 39: dout = 14; + 40: dout = 10; + 41: dout = 15; + 42: dout = 6; + 43: dout = 8; + 44: dout = 0; + 45: dout = 5; + 46: dout = 9; + 47: dout = 2; + + 48: dout = 6; + 49: dout = 11; + 50: dout = 13; + 51: dout = 8; + 52: dout = 1; + 53: dout = 4; + 54: dout = 10; + 55: dout = 7; + 56: dout = 9; + 57: dout = 5; + 58: dout = 0; + 59: dout = 15; + 60: dout = 14; + 61: dout = 2; + 62: dout = 3; + 63: dout = 12; + + endcase + end + +endmodule +///////////////////////////////////////////////////////////////////// +//// //// +//// SBOX //// +//// The SBOX is essentially a 64x4 ROM //// +//// //// +//// Author: Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Rudolf Usselmann //// +//// rudi@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +module sbox8(addr, dout); +input [1:6] addr; +output [1:4] dout; +reg [1:4] dout; + +always @(addr) begin + case ({addr[1], addr[6], addr[2:5]}) //synopsys full_case parallel_case + 0: dout = 13; + 1: dout = 2; + 2: dout = 8; + 3: dout = 4; + 4: dout = 6; + 5: dout = 15; + 6: dout = 11; + 7: dout = 1; + 8: dout = 10; + 9: dout = 9; + 10: dout = 3; + 11: dout = 14; + 12: dout = 5; + 13: dout = 0; + 14: dout = 12; + 15: dout = 7; + + 16: dout = 1; + 17: dout = 15; + 18: dout = 13; + 19: dout = 8; + 20: dout = 10; + 21: dout = 3; + 22: dout = 7; + 23: dout = 4; + 24: dout = 12; + 25: dout = 5; + 26: dout = 6; + 27: dout = 11; + 28: dout = 0; + 29: dout = 14; + 30: dout = 9; + 31: dout = 2; + + 32: dout = 7; + 33: dout = 11; + 34: dout = 4; + 35: dout = 1; + 36: dout = 9; + 37: dout = 12; + 38: dout = 14; + 39: dout = 2; + 40: dout = 0; + 41: dout = 6; + 42: dout = 10; + 43: dout = 13; + 44: dout = 15; + 45: dout = 3; + 46: dout = 5; + 47: dout = 8; + + 48: dout = 2; + 49: dout = 1; + 50: dout = 14; + 51: dout = 7; + 52: dout = 4; + 53: dout = 10; + 54: dout = 8; + 55: dout = 13; + 56: dout = 15; + 57: dout = 12; + 58: dout = 9; + 59: dout = 0; + 60: dout = 3; + 61: dout = 5; + 62: dout = 6; + 63: dout = 11; + + endcase + end + +endmodule diff --git a/BENCHMARK/diffeq_f_systemC/diffeq_f_systemC_yosys.blif b/BENCHMARK/diffeq_f_systemC/diffeq_f_systemC_yosys.blif new file mode 100644 index 00000000..53eeb308 --- /dev/null +++ b/BENCHMARK/diffeq_f_systemC/diffeq_f_systemC_yosys.blif @@ -0,0 +1,24635 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model diffeq_f_systemC +.inputs aport(0) aport(1) aport(2) aport(3) aport(4) aport(5) aport(6) aport(7) aport(8) aport(9) aport(10) aport(11) aport(12) aport(13) aport(14) aport(15) aport(16) aport(17) aport(18) aport(19) aport(20) aport(21) aport(22) aport(23) aport(24) aport(25) aport(26) aport(27) aport(28) aport(29) aport(30) aport(31) dxport(0) dxport(1) dxport(2) dxport(3) dxport(4) dxport(5) dxport(6) dxport(7) dxport(8) dxport(9) dxport(10) dxport(11) dxport(12) dxport(13) dxport(14) dxport(15) dxport(16) dxport(17) dxport(18) dxport(19) dxport(20) dxport(21) dxport(22) dxport(23) dxport(24) dxport(25) dxport(26) dxport(27) dxport(28) dxport(29) dxport(30) dxport(31) clk reset +.outputs xport(0) xport(1) xport(2) xport(3) xport(4) xport(5) xport(6) xport(7) xport(8) xport(9) xport(10) xport(11) xport(12) xport(13) xport(14) xport(15) xport(16) xport(17) xport(18) xport(19) xport(20) xport(21) xport(22) xport(23) xport(24) xport(25) xport(26) xport(27) xport(28) xport(29) xport(30) xport(31) yport(0) yport(1) yport(2) yport(3) yport(4) yport(5) yport(6) yport(7) yport(8) yport(9) yport(10) yport(11) yport(12) yport(13) yport(14) yport(15) yport(16) yport(17) yport(18) yport(19) yport(20) yport(21) yport(22) yport(23) yport(24) yport(25) yport(26) yport(27) yport(28) yport(29) yport(30) yport(31) uport(0) uport(1) uport(2) uport(3) uport(4) uport(5) uport(6) uport(7) uport(8) uport(9) uport(10) uport(11) uport(12) uport(13) uport(14) uport(15) uport(16) uport(17) uport(18) uport(19) uport(20) uport(21) uport(22) uport(23) uport(24) uport(25) uport(26) uport(27) uport(28) uport(29) uport(30) uport(31) +.names $false +.names $true +1 +.names $undef +.subckt logic_0 a=$auto$hilomap.cc:47:hilomap_worker$35946 +.subckt in_buff A=aport(0) Q=$iopadmap$aport(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(1) Q=$iopadmap$aport(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(10) Q=$iopadmap$aport(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(11) Q=$iopadmap$aport(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(12) Q=$iopadmap$aport(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(13) Q=$iopadmap$aport(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(14) Q=$iopadmap$aport(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(15) Q=$iopadmap$aport(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(16) Q=$iopadmap$aport(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(17) Q=$iopadmap$aport(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(18) Q=$iopadmap$aport(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(19) Q=$iopadmap$aport(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(2) Q=$iopadmap$aport(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(20) Q=$iopadmap$aport(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(21) Q=$iopadmap$aport(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(22) Q=$iopadmap$aport(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(23) Q=$iopadmap$aport(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(24) Q=$iopadmap$aport(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(25) Q=$iopadmap$aport(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(26) Q=$iopadmap$aport(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(27) Q=$iopadmap$aport(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(28) Q=$iopadmap$aport(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(29) Q=$iopadmap$aport(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(3) Q=$iopadmap$aport(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(30) Q=$iopadmap$aport(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(31) Q=$iopadmap$aport(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(4) Q=$iopadmap$aport(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(5) Q=$iopadmap$aport(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(6) Q=$iopadmap$aport(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(7) Q=$iopadmap$aport(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(8) Q=$iopadmap$aport(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=aport(9) Q=$iopadmap$aport(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=clk Q=$iopadmap$clk +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(0) Q=$iopadmap$dxport(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(1) Q=$iopadmap$dxport(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(10) Q=$iopadmap$dxport(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(11) Q=$iopadmap$dxport(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(12) Q=$iopadmap$dxport(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(13) Q=$iopadmap$dxport(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(14) Q=$iopadmap$dxport(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(15) Q=$iopadmap$dxport(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(16) Q=$iopadmap$dxport(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(17) Q=$iopadmap$dxport(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(18) Q=$iopadmap$dxport(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(19) Q=$iopadmap$dxport(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(2) Q=$iopadmap$dxport(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(20) Q=$iopadmap$dxport(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(21) Q=$iopadmap$dxport(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(22) Q=$iopadmap$dxport(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(23) Q=$iopadmap$dxport(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(24) Q=$iopadmap$dxport(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(25) Q=$iopadmap$dxport(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(26) Q=$iopadmap$dxport(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(27) Q=$iopadmap$dxport(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(28) Q=$iopadmap$dxport(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(29) Q=$iopadmap$dxport(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(3) Q=$iopadmap$dxport(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(30) Q=$iopadmap$dxport(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(31) Q=$iopadmap$dxport(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(4) Q=$iopadmap$dxport(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(5) Q=$iopadmap$dxport(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(6) Q=$iopadmap$dxport(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(7) Q=$iopadmap$dxport(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(8) Q=$iopadmap$dxport(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=dxport(9) Q=$iopadmap$dxport(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=reset Q=$iopadmap$reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$uport(0) Q=uport(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(1) Q=uport(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(10) Q=uport(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(11) Q=uport(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(12) Q=uport(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(13) Q=uport(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(14) Q=uport(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(15) Q=uport(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(16) Q=uport(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(17) Q=uport(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(18) Q=uport(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(19) Q=uport(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(2) Q=uport(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(20) Q=uport(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(21) Q=uport(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(22) Q=uport(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(23) Q=uport(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(24) Q=uport(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(25) Q=uport(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(26) Q=uport(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(27) Q=uport(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(28) Q=uport(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(29) Q=uport(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(3) Q=uport(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(30) Q=uport(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(31) Q=uport(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(4) Q=uport(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(5) Q=uport(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(6) Q=uport(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(7) Q=uport(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(8) Q=uport(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$uport(9) Q=uport(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(0) Q=xport(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(1) Q=xport(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(10) Q=xport(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(11) Q=xport(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(12) Q=xport(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(13) Q=xport(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(14) Q=xport(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(15) Q=xport(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(16) Q=xport(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(17) Q=xport(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(18) Q=xport(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(19) Q=xport(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(2) Q=xport(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(20) Q=xport(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(21) Q=xport(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(22) Q=xport(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(23) Q=xport(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(24) Q=xport(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(25) Q=xport(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(26) Q=xport(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(27) Q=xport(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(28) Q=xport(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(29) Q=xport(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(3) Q=xport(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(30) Q=xport(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(31) Q=xport(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(4) Q=xport(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(5) Q=xport(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(6) Q=xport(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(7) Q=xport(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(8) Q=xport(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$xport(9) Q=xport(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(0) Q=yport(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(1) Q=yport(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(10) Q=yport(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(11) Q=yport(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(12) Q=yport(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(13) Q=yport(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(14) Q=yport(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(15) Q=yport(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(16) Q=yport(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(17) Q=yport(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(18) Q=yport(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(19) Q=yport(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(2) Q=yport(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(20) Q=yport(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(21) Q=yport(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(22) Q=yport(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(23) Q=yport(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(24) Q=yport(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(25) Q=yport(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(26) Q=yport(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(27) Q=yport(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(28) Q=yport(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(29) Q=yport(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(3) Q=yport(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(30) Q=yport(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(31) Q=yport(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(4) Q=yport(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(5) Q=yport(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(6) Q=yport(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(7) Q=yport(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(8) Q=yport(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$yport(9) Q=yport(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt LUT4 I0=$iopadmap$aport(17) I1=$iopadmap$xport(17) I2=$iopadmap$xport(18) I3=$iopadmap$aport(18) O=aport_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000001011 +.subckt LUT4 I0=$iopadmap$aport(21) I1=$iopadmap$xport(21) I2=$iopadmap$xport(22) I3=$iopadmap$aport(22) O=aport_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000001011 +.subckt LUT4 I0=$iopadmap$aport(13) I1=$iopadmap$xport(13) I2=$iopadmap$xport(15) I3=$iopadmap$aport(15) O=aport_LUT4_I0_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000001011 +.subckt LUT4 I0=$iopadmap$aport(5) I1=$iopadmap$xport(5) I2=$iopadmap$xport(6) I3=$iopadmap$aport(6) O=aport_LUT4_I0_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000001011 +.subckt LUT4 I0=$iopadmap$xport(0) I1=$iopadmap$aport(0) I2=$iopadmap$xport(1) I3=$iopadmap$aport(1) O=aport_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=$iopadmap$xport(24) I1=$iopadmap$aport(24) I2=$iopadmap$xport(25) I3=$iopadmap$aport(25) O=aport_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=$iopadmap$xport(12) I1=$iopadmap$aport(12) I2=$iopadmap$xport(13) I3=$iopadmap$aport(13) O=aport_LUT4_I1_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=$iopadmap$xport(12) I1=$iopadmap$aport(12) I2=aport_LUT4_I2_12_O I3=aport_LUT4_I1_10_O O=aport_LUT4_I1_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=aport_LUT4_I2_14_O_LUT4_I0_O I1=aport_LUT4_I1_8_O_LUT4_I2_O I2=aport_LUT4_I2_10_O_LUT4_I1_O I3=aport_LUT4_I1_11_O O=aport_LUT4_I1_11_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=$iopadmap$xport(2) I1=$iopadmap$aport(2) I2=$iopadmap$xport(3) I3=$iopadmap$aport(3) O=aport_LUT4_I1_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=$iopadmap$xport(4) I1=$iopadmap$aport(4) I2=$iopadmap$xport(5) I3=$iopadmap$aport(5) O=aport_LUT4_I1_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=$iopadmap$xport(4) I1=$iopadmap$aport(4) I2=aport_LUT4_I2_16_O I3=aport_LUT4_I1_13_O O=aport_LUT4_I1_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=aport_LUT4_I1_14_O I3=aport_LUT4_I1_O_LUT4_I3_O O=aport_LUT4_I1_14_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=aport_LUT4_I1_1_O I2=aport_LUT4_I1_2_O I3=aport_LUT4_I1_3_O_LUT4_I2_O O=aport_LUT4_I1_1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$iopadmap$xport(26) I1=$iopadmap$aport(26) I2=$iopadmap$xport(27) I3=$iopadmap$aport(27) O=aport_LUT4_I1_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=$iopadmap$xport(28) I1=$iopadmap$aport(28) I2=$iopadmap$xport(29) I3=$iopadmap$aport(29) O=aport_LUT4_I1_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=aport_LUT4_I1_3_O I3=aport_LUT4_I1_4_O O=aport_LUT4_I1_3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$xport(30) I1=$iopadmap$aport(30) I2=$iopadmap$xport(31) I3=$iopadmap$aport(31) O=aport_LUT4_I1_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=$iopadmap$xport(16) I1=$iopadmap$aport(16) I2=$iopadmap$xport(17) I3=$iopadmap$aport(17) O=aport_LUT4_I1_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=$iopadmap$xport(20) I1=$iopadmap$aport(20) I2=$iopadmap$xport(21) I3=$iopadmap$aport(21) O=aport_LUT4_I1_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=$iopadmap$xport(20) I1=$iopadmap$aport(20) I2=aport_LUT4_I2_8_O I3=aport_LUT4_I1_6_O O=aport_LUT4_I1_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=$iopadmap$xport(8) I1=$iopadmap$aport(8) I2=$iopadmap$xport(9) I3=$iopadmap$aport(9) O=aport_LUT4_I1_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=aport_LUT4_I1_8_O I3=aport_LUT4_I1_9_O O=aport_LUT4_I1_8_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$xport(10) I1=$iopadmap$aport(10) I2=$iopadmap$xport(11) I3=$iopadmap$aport(11) O=aport_LUT4_I1_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=aport_LUT4_I1_11_O I1=aport_LUT4_I1_8_O_LUT4_I2_O I2=aport_LUT4_I1_12_O I3=aport_LUT4_I1_O O=aport_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=aport_LUT4_I1_5_O I2=$iopadmap$aport(16) I3=$iopadmap$xport(16) O=aport_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=$iopadmap$xport(31) I1=$iopadmap$xport(30) I2=$iopadmap$aport(31) I3=$iopadmap$aport(30) O=aport_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=$iopadmap$xport(11) I1=$iopadmap$xport(10) I2=$iopadmap$aport(11) I3=$iopadmap$aport(10) O=aport_LUT4_I2_10_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=aport_LUT4_I2_10_O I2=aport_LUT4_I2_11_O I3=aport_LUT4_I1_9_O O=aport_LUT4_I2_10_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=$iopadmap$xport(9) I1=$iopadmap$xport(8) I2=$iopadmap$aport(9) I3=$iopadmap$aport(8) O=aport_LUT4_I2_11_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000101010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=aport_LUT4_I0_2_O I2=$iopadmap$aport(14) I3=$iopadmap$xport(14) O=aport_LUT4_I2_12_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$iopadmap$xport(3) I1=$iopadmap$xport(2) I2=$iopadmap$aport(3) I3=$iopadmap$aport(2) O=aport_LUT4_I2_13_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=aport_LUT4_I3_O I1=$iopadmap$xport(1) I2=$iopadmap$aport(1) I3=aport_LUT4_I1_12_O O=aport_LUT4_I2_14_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100000000 +.subckt LUT4 I0=aport_LUT4_I2_14_O I1=aport_LUT4_I2_13_O I2=aport_LUT4_I1_14_O I3=aport_LUT4_I2_15_O_LUT4_I1_O O=aport_LUT4_I2_14_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=$iopadmap$xport(7) I1=$iopadmap$xport(6) I2=$iopadmap$aport(7) I3=$iopadmap$aport(6) O=aport_LUT4_I2_15_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=aport_LUT4_I2_15_O I2=aport_LUT4_I1_13_O I3=aport_LUT4_I2_16_O O=aport_LUT4_I2_15_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=aport_LUT4_I0_3_O I2=$iopadmap$aport(7) I3=$iopadmap$xport(7) O=aport_LUT4_I2_16_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=aport_LUT4_I2_1_O I2=aport_LUT4_I2_2_O I3=aport_LUT4_I1_4_O O=aport_LUT4_I2_1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=$iopadmap$xport(29) I1=$iopadmap$xport(28) I2=$iopadmap$aport(29) I3=$iopadmap$aport(28) O=aport_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=$iopadmap$xport(27) I1=$iopadmap$xport(26) I2=$iopadmap$aport(27) I3=$iopadmap$aport(26) O=aport_LUT4_I2_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=$iopadmap$xport(25) I1=$iopadmap$xport(24) I2=$iopadmap$aport(25) I3=$iopadmap$aport(24) O=aport_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=aport_LUT4_I2_4_O I1=aport_LUT4_I1_2_O I2=aport_LUT4_I2_3_O I3=aport_LUT4_I1_3_O_LUT4_I2_O O=aport_LUT4_I2_4_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=$iopadmap$xport(23) I1=$iopadmap$xport(22) I2=$iopadmap$aport(23) I3=$iopadmap$aport(22) O=aport_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=aport_LUT4_I2_8_O I1=aport_LUT4_I1_6_O I2=aport_LUT4_I2_6_O_LUT4_I2_O I3=aport_LUT4_I2_5_O O=aport_LUT4_I2_5_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=aport_LUT4_I2_5_O_LUT4_I3_O I1=aport_LUT4_I1_1_O_LUT4_I1_O I2=aport_LUT4_I2_4_O_LUT4_I0_O I3=aport_LUT4_I2_1_O_LUT4_I1_O O=reset_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=$iopadmap$xport(19) I1=$iopadmap$xport(18) I2=$iopadmap$aport(19) I3=$iopadmap$aport(18) O=aport_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=aport_LUT4_I1_5_O I1=aport_LUT4_I2_7_O I2=aport_LUT4_I2_6_O I3=aport_LUT4_I1_7_O O=aport_LUT4_I2_6_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=aport_LUT4_I0_O I2=$iopadmap$aport(19) I3=$iopadmap$xport(19) O=aport_LUT4_I2_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=aport_LUT4_I0_1_O I2=$iopadmap$aport(23) I3=$iopadmap$xport(23) O=aport_LUT4_I2_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$iopadmap$xport(15) I1=$iopadmap$xport(14) I2=$iopadmap$aport(15) I3=$iopadmap$aport(14) O=aport_LUT4_I2_9_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=aport_LUT4_I2_12_O I1=aport_LUT4_I1_10_O I2=aport_LUT4_I1_11_O_LUT4_I3_O I3=aport_LUT4_I2_9_O O=aport_LUT4_I2_9_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=aport_LUT4_I1_7_O I1=aport_LUT4_I1_1_O_LUT4_I1_O I2=aport_LUT4_I2_7_O I3=aport_LUT4_I2_O O=aport_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(0) I3=$iopadmap$aport(0) O=aport_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_I1 I2=$iopadmap$xport(14) I3=$iopadmap$dxport(14) O=xport_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_1_I1 I2=$iopadmap$xport(13) I3=$iopadmap$dxport(13) O=xport_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_10_I1 I2=$iopadmap$xport(4) I3=$iopadmap$dxport(4) O=xport_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(3) I2=$iopadmap$xport(3) I3=reset_LUT4_I0_11_I1 O=reset_LUT4_I0_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_11_I1 I2=$iopadmap$xport(3) I3=$iopadmap$dxport(3) O=xport_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(2) I2=$iopadmap$xport(2) I3=reset_LUT4_I0_12_I1 O=reset_LUT4_I0_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_12_I1 I2=$iopadmap$xport(2) I3=$iopadmap$dxport(2) O=xport_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$iopadmap$xport(1) I1=$iopadmap$dxport(1) I2=$iopadmap$dxport(0) I3=$iopadmap$xport(0) O=reset_LUT4_I0_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_13_I1 I2=reset_LUT4_I0_13_I2 I3=$iopadmap$yport(31) O=yport_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2 I1=$iopadmap$yport(30) I2=reset_LUT4_I2_2_I3_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I0 O=reset_LUT4_I0_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1 I2=$iopadmap$xport(0) I3=reset_LUT4_I0_13_I2 O=reset_LUT4_I0_13_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$uport(26) I2=$iopadmap$dxport(26) I3=$iopadmap$yport(0) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(26) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=$iopadmap$uport(26) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(25) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$yport(1) I3=$iopadmap$yport(0) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(27) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$uport(27) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(26) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(24) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(23) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(25) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(28) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(28) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(27) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=$iopadmap$uport(27) I2=$iopadmap$dxport(27) I3=$iopadmap$yport(0) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(25) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(24) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(26) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(24) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(22) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(21) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(23) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(21) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(20) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(22) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(29) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(29) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(28) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(28) I2=$iopadmap$dxport(28) I3=$iopadmap$yport(0) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(26) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(25) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(27) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(25) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(23) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(22) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(24) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(22) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(21) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(19) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(20) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(20) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(17) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(16) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(18) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(20) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(18) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(19) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$dxport(19) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(17) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(18) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(16) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(17) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(30) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(30) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(30) I2=$iopadmap$dxport(30) I3=$iopadmap$yport(0) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=$iopadmap$dxport(30) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(31) I2=$iopadmap$dxport(31) I3=$iopadmap$yport(0) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(29) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(29) I2=$iopadmap$dxport(29) I3=$iopadmap$yport(0) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(27) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(27) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(26) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(28) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I2=$iopadmap$dxport(24) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(27) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(29) I3=$iopadmap$dxport(28) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001110010101111 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(25) I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O I3=$iopadmap$dxport(26) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I1=$iopadmap$dxport(18) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(26) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(24) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(24) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(23) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(25) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(23) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=$iopadmap$dxport(10) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(22) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(22) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(20) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(21) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(21) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1 I2=$iopadmap$dxport(20) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(21) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(23) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(22) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(18) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(18) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(15) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(17) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(16) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(17) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(19) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I1=$iopadmap$dxport(12) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(13) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(14) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(17) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(16) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(16) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(15) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(12) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(12) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(11) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(10) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(10) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001001001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(5) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(4) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(15) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(16) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(14) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(13) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(16) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(15) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(14) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(11) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$dxport(10) O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(9) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3_LUT4_I0_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110001010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(19) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_O I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(10) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$dxport(9) O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(8) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(7) O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(4) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(2) I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(3) I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I2 I1=$iopadmap$dxport(0) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0 I3=$iopadmap$dxport(1) O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(4) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(3) O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(17) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(19) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(24) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(20) I3=$iopadmap$uport(24) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(16) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(18) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(17) I3=$iopadmap$uport(18) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(11) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(14) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(13) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(15) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(14) I3=$iopadmap$uport(15) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(8) I3=$iopadmap$dxport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(10) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(12) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(11) I3=$iopadmap$uport(12) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(9) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(8) I3=$iopadmap$uport(9) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$dxport(27) I3=$iopadmap$uport(0) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(2) I3=$iopadmap$dxport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(5) I3=$iopadmap$dxport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$dxport(19) I3=$iopadmap$uport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(18) I3=$iopadmap$uport(6) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(4) I3=$iopadmap$dxport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$dxport(25) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(23) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$uport(3) I2=$iopadmap$dxport(22) I3=$iopadmap$uport(2) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$dxport(22) I2=$iopadmap$uport(2) I3=$iopadmap$uport(3) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(24) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(19) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(23) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(22) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(21) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(20) I3=$iopadmap$uport(21) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(20) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(24) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(23) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(22) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(21) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(21) I3=$iopadmap$uport(22) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I2 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(18) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(20) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(19) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(20) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(25) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(21) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(21) I3=$iopadmap$uport(25) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(17) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(19) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(18) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(18) I3=$iopadmap$uport(19) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(13) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(15) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(16) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(18) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(15) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(16) I3=$iopadmap$uport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(12) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(14) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(13) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(15) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(17) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(16) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(14) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(16) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(15) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(15) I3=$iopadmap$uport(16) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(5) I3=$iopadmap$dxport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(22) I2=$iopadmap$dxport(21) I3=$iopadmap$uport(7) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(8) I3=$iopadmap$dxport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(10) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(9) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(20) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$dxport(19) I2=$iopadmap$uport(8) I3=$iopadmap$uport(9) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(11) I3=$iopadmap$dxport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(13) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(12) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(13) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(14) I3=$iopadmap$uport(15) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(10) I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(11) I3=$iopadmap$uport(12) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$dxport(22) I1=$iopadmap$uport(5) I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(21) I3=$iopadmap$uport(6) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(4) I3=$iopadmap$dxport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(7) I3=$iopadmap$dxport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(9) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$dxport(20) I2=$iopadmap$uport(6) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$dxport(19) I2=$iopadmap$uport(7) I3=$iopadmap$uport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(10) I3=$iopadmap$dxport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(12) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(12) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(13) I3=$iopadmap$uport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(9) I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(10) I3=$iopadmap$uport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(9) I3=$iopadmap$dxport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(11) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(10) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(11) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(13) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(12) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(12) I3=$iopadmap$uport(13) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(8) I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(10) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(9) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(9) I3=$iopadmap$uport(10) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(3) I3=$iopadmap$dxport(26) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(24) I1=$iopadmap$uport(5) I2=$iopadmap$dxport(25) I3=$iopadmap$uport(4) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(26) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(24) I1=$iopadmap$dxport(25) I2=$iopadmap$uport(3) I3=$iopadmap$uport(4) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(5) I2=$iopadmap$dxport(23) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(22) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$dxport(27) I1=$iopadmap$uport(1) I2=$iopadmap$dxport(28) I3=$iopadmap$uport(0) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(2) I3=$iopadmap$dxport(26) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(24) I1=$iopadmap$uport(4) I2=$iopadmap$dxport(25) I3=$iopadmap$uport(3) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$dxport(22) I3=$iopadmap$uport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(26) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(24) I1=$iopadmap$dxport(25) I2=$iopadmap$uport(2) I3=$iopadmap$uport(3) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(26) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(24) I1=$iopadmap$uport(2) I2=$iopadmap$dxport(25) I3=$iopadmap$uport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(23) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$uport(4) I2=$iopadmap$dxport(22) I3=$iopadmap$uport(3) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$dxport(22) I2=$iopadmap$uport(3) I3=$iopadmap$uport(4) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(25) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(3) I3=$iopadmap$dxport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$uport(5) I2=$iopadmap$dxport(22) I3=$iopadmap$uport(4) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$dxport(20) I3=$iopadmap$uport(6) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(8) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(7) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(5) I2=$iopadmap$dxport(20) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(19) I2=$iopadmap$dxport(18) I3=$iopadmap$uport(7) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(19) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(26) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(24) I1=$iopadmap$uport(3) I2=$iopadmap$dxport(25) I3=$iopadmap$uport(2) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(3) I2=$iopadmap$dxport(23) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$dxport(22) I2=$iopadmap$uport(4) I3=$iopadmap$uport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(26) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(25) I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(16) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(18) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(23) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(19) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(19) I3=$iopadmap$uport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(15) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(17) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(16) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(16) I3=$iopadmap$uport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(10) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(13) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(12) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(14) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(13) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(13) I3=$iopadmap$uport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(7) I3=$iopadmap$dxport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(9) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(11) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(10) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(10) I3=$iopadmap$uport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$dxport(17) I2=$iopadmap$uport(6) I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(8) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(7) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(7) I3=$iopadmap$uport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$dxport(27) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(19) I1=$iopadmap$uport(5) I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(3) I2=$iopadmap$dxport(20) I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(5) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(4) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$dxport(19) I2=$iopadmap$uport(4) I3=$iopadmap$uport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(25) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(24) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(18) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(22) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(21) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(20) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(19) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(19) I3=$iopadmap$uport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$dxport(25) I1=$iopadmap$uport(5) I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$dxport(25) I3=$iopadmap$uport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(24) I3=$iopadmap$uport(6) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(4) I3=$iopadmap$dxport(26) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(23) I2=$iopadmap$uport(6) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$dxport(22) I2=$iopadmap$uport(7) I3=$iopadmap$uport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(3) I2=$iopadmap$dxport(26) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(24) I1=$iopadmap$dxport(25) I2=$iopadmap$uport(4) I3=$iopadmap$uport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(7) I3=$iopadmap$dxport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(23) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$dxport(22) I2=$iopadmap$uport(8) I3=$iopadmap$uport(9) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$uport(9) I2=$iopadmap$dxport(22) I3=$iopadmap$uport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(10) I3=$iopadmap$dxport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(12) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(9) I2=$iopadmap$dxport(20) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$dxport(19) I2=$iopadmap$uport(10) I3=$iopadmap$uport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(13) I3=$iopadmap$dxport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(15) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(15) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(16) I3=$iopadmap$uport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(12) I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(13) I3=$iopadmap$uport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(16) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(18) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(19) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(21) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(18) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(19) I3=$iopadmap$uport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(22) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(24) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(24) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(25) I3=$iopadmap$uport(29) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(21) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(22) I3=$iopadmap$uport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(25) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(30) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(26) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(29) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(28) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(27) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(28) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(26) I3=$iopadmap$uport(27) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(23) I3=$iopadmap$uport(6) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$uport(8) I2=$iopadmap$dxport(22) I3=$iopadmap$uport(7) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(9) I3=$iopadmap$dxport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(11) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(10) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(8) I2=$iopadmap$dxport(20) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$dxport(19) I2=$iopadmap$uport(9) I3=$iopadmap$uport(10) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(12) I3=$iopadmap$dxport(17) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(14) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(13) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(14) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(15) I3=$iopadmap$uport(16) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(11) I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(12) I3=$iopadmap$uport(13) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(15) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(17) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(16) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(18) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(20) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(19) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(17) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(18) I3=$iopadmap$uport(19) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(21) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(23) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(22) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(23) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(24) I3=$iopadmap$uport(28) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(20) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(21) I3=$iopadmap$uport(22) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(24) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(29) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(25) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(28) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(27) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(26) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(27) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(25) I3=$iopadmap$uport(26) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(14) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(16) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(15) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(17) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(19) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(18) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(16) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(17) I3=$iopadmap$uport(18) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(20) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(22) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(21) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(22) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(23) I3=$iopadmap$uport(27) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(19) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(20) I3=$iopadmap$uport(21) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(23) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(28) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(24) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(27) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(26) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(25) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(26) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(24) I3=$iopadmap$uport(25) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(19) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(21) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(21) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(22) I3=$iopadmap$uport(26) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(18) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(19) I3=$iopadmap$uport(20) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(22) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(27) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(26) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(25) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(24) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(25) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(23) I3=$iopadmap$uport(24) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(21) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(26) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(22) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(25) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(24) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(24) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(23) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(22) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(22) I3=$iopadmap$uport(23) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$iopadmap$dxport(23) I1=$iopadmap$uport(8) I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$iopadmap$dxport(20) I1=$iopadmap$uport(11) I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(10) I2=$iopadmap$dxport(20) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$dxport(19) I2=$iopadmap$uport(11) I3=$iopadmap$uport(12) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(13) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(12) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$uport(10) I2=$iopadmap$dxport(22) I3=$iopadmap$uport(9) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(13) I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(14) I3=$iopadmap$uport(15) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(17) I1=$iopadmap$uport(14) I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(16) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(17) I3=$iopadmap$uport(18) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(16) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(15) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(22) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(23) I3=$iopadmap$uport(24) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(8) I1=$iopadmap$uport(23) I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(25) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(26) I3=$iopadmap$uport(30) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(25) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(24) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$uport(26) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(29) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(27) I3=$iopadmap$uport(28) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(14) I1=$iopadmap$uport(17) I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(19) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(20) I3=$iopadmap$uport(21) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(11) I1=$iopadmap$uport(20) I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(19) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(18) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(22) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(21) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(1) I1=$iopadmap$uport(30) I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(31) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(27) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(29) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(28) O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$dxport(29) I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$dxport(29) I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110110000010 +.subckt LUT4 I0=$iopadmap$dxport(30) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=$iopadmap$dxport(30) I3=$iopadmap$uport(0) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I0 I1=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(5) I3=$iopadmap$dxport(26) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(25) I2=$iopadmap$dxport(24) I3=$iopadmap$uport(7) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(29) I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(27) I1=$iopadmap$dxport(28) I2=$iopadmap$uport(1) I3=$iopadmap$uport(2) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(29) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(29) I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(27) I1=$iopadmap$dxport(28) I2=$iopadmap$uport(2) I3=$iopadmap$uport(3) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(31) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$iopadmap$dxport(29) I1=$iopadmap$uport(2) I2=$iopadmap$dxport(30) I3=$iopadmap$uport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(27) I1=$iopadmap$uport(4) I2=$iopadmap$dxport(28) I3=$iopadmap$uport(3) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(27) I1=$iopadmap$uport(3) I2=$iopadmap$dxport(28) I3=$iopadmap$uport(2) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(27) I1=$iopadmap$uport(2) I2=$iopadmap$dxport(28) I3=$iopadmap$uport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(29) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$iopadmap$dxport(27) I1=$iopadmap$dxport(28) I2=$iopadmap$uport(0) I3=$iopadmap$uport(1) O=reset_LUT4_I0_13_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_14_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=$iopadmap$yport(28) O=yport_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I0_14_I1 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=$iopadmap$yport(28) I3=reset_LUT4_I0_14_I1_LUT4_I0_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=$iopadmap$yport(29) O=reset_LUT4_I0_14_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(27) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O I3=reset_LUT4_I0_14_I1_LUT4_O_I3 O=reset_LUT4_I0_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_15_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O I3=$iopadmap$yport(26) O=yport_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O I2=$iopadmap$yport(26) I3=reset_LUT4_I0_15_I1 O=reset_LUT4_I0_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(25) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I0_16_I1 O=reset_LUT4_I0_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_16_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O I3=$iopadmap$yport(25) O=yport_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O I1=$iopadmap$yport(24) I2=reset_LUT4_I2_5_I3_LUT4_O_I1 I3=reset_LUT4_I2_5_I3_LUT4_O_I0 O=reset_LUT4_I0_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_17_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O I3=$iopadmap$yport(22) O=yport_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_17_I1 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O I2=$iopadmap$yport(22) I3=reset_LUT4_I2_6_I3_LUT4_O_I3 O=reset_LUT4_I2_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I2=$iopadmap$yport(21) I3=reset_LUT4_I0_18_I1 O=reset_LUT4_I0_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_18_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I3=$iopadmap$yport(21) O=yport_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(20) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O I3=reset_LUT4_I0_19_I1 O=reset_LUT4_I0_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_19_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O I3=$iopadmap$yport(20) O=yport_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(19) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I0_20_I1 O=reset_LUT4_I0_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(12) I2=$iopadmap$xport(12) I3=reset_LUT4_I0_2_I1 O=reset_LUT4_I0_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_2_I1 I2=$iopadmap$xport(12) I3=$iopadmap$dxport(12) O=xport_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_20_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I3=$iopadmap$yport(19) O=yport_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(18) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O I3=reset_LUT4_I0_21_I1 O=reset_LUT4_I0_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_21_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O I3=$iopadmap$yport(18) O=yport_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(17) I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I0_22_I1 O=reset_LUT4_I0_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_22_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=$iopadmap$yport(17) O=yport_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(16) I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O I3=reset_LUT4_I0_23_I1 O=reset_LUT4_I0_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_23_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O I3=$iopadmap$yport(16) O=yport_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(15) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O I3=reset_LUT4_I0_24_I1 O=reset_LUT4_I0_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_24_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O I3=$iopadmap$yport(15) O=yport_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(14) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O I3=reset_LUT4_I0_25_I1 O=reset_LUT4_I0_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_25_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O I3=$iopadmap$yport(14) O=yport_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(13) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O I3=reset_LUT4_I0_26_I1 O=reset_LUT4_I0_25_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_26_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O I3=$iopadmap$yport(13) O=yport_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(12) I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O I3=reset_LUT4_I0_27_I1 O=reset_LUT4_I0_26_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_27_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O I3=$iopadmap$yport(12) O=yport_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(11) I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O I3=reset_LUT4_I0_28_I1 O=reset_LUT4_I0_27_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_28_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O I3=$iopadmap$yport(11) O=yport_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(10) I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_29_I1 O=reset_LUT4_I0_28_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_29_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=$iopadmap$yport(10) O=yport_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(9) I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I3=reset_LUT4_I0_30_I1 O=reset_LUT4_I0_29_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(11) I2=$iopadmap$xport(11) I3=reset_LUT4_I0_3_I1 O=reset_LUT4_I0_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_3_I1 I2=$iopadmap$xport(11) I3=$iopadmap$dxport(11) O=xport_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_30_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I3=$iopadmap$yport(9) O=yport_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(8) I2=reset_LUT4_I0_31_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_30_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I0_31_I2 I3=$iopadmap$yport(8) O=yport_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(7) I2=reset_LUT4_I0_32_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_31_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I0_32_I2 I3=$iopadmap$yport(7) O=yport_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(6) I2=reset_LUT4_I0_33_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I0_32_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I2=reset_LUT4_I0_33_I2 I3=$iopadmap$yport(6) O=yport_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(5) I2=reset_LUT4_I0_34_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_33_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I0_34_I2 I3=$iopadmap$yport(5) O=yport_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(4) I2=reset_LUT4_I0_35_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I0_34_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I0_35_I2 I3=$iopadmap$yport(4) O=yport_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(3) I2=reset_LUT4_I0_36_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_35_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I0_36_I2 I3=$iopadmap$yport(3) O=yport_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(2) I2=reset_LUT4_I0_37_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_36_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I0_37_I2 I3=$iopadmap$yport(2) O=yport_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_38_I2 I1=$iopadmap$yport(1) I2=$iopadmap$yport(0) I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_37_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_38_I1 I2=reset_LUT4_I0_38_I2 I3=$iopadmap$yport(1) O=yport_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(0) I3=reset_LUT4_I3_3_I2_LUT4_O_I0 O=reset_LUT4_I0_38_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(1) I2=$iopadmap$dxport(1) I3=$iopadmap$uport(0) O=reset_LUT4_I0_38_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_39_I1 I2=reset_LUT4_I0_39_I2 I3=reset_LUT4_I0_39_I3 O=uport_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I2 I1=reset_LUT4_I2_7_I3_LUT4_O_I0 I2=reset_LUT4_I2_7_I3_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_39_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_39_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_39_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_39_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101110110000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100111111100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(12) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(11) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(10) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(7) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(6) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(5) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(19) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(18) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(20) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(17) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(16) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(18) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(16) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(16) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(15) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(12) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(15) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$dxport(14) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(11) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(10) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(9) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(8) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(11) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(10) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(9) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(6) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(5) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(4) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3_LUT4_I0_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(3) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(5) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(4) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(3) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(0) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(2) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(4) O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_O I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3_LUT4_I0_O I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3_LUT4_I0_O I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=$iopadmap$xport(0) O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(1) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(2) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(1) O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(21) O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(20) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(22) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(19) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(18) O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(19) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(17) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(16) O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(13) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(10) I2=$iopadmap$xport(10) I3=reset_LUT4_I0_4_I1 O=reset_LUT4_I0_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_4_I1 I2=$iopadmap$xport(10) I3=$iopadmap$dxport(10) O=xport_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_40_I1 I2=reset_LUT4_I0_40_I2 I3=reset_LUT4_I0_40_I3 O=uport_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I0_40_I1 I1=reset_LUT4_I0_40_I2 I2=reset_LUT4_I0_40_I3 I3=reset_LUT4_I2_8_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I2 I1=reset_LUT4_I2_9_I3_LUT4_O_I0 I2=reset_LUT4_I2_9_I3_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_38_I2 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011100000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101100000000 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(16) O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(17) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(14) I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(13) O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(13) I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(12) O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(9) I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(4) I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(2) I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_40_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I3 O=reset_LUT4_I2_8_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3_LUT4_I0_O I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(1) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(0) O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_40_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_40_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_41_I1 I2=reset_LUT4_I0_41_I2 I3=reset_LUT4_I0_41_I3 O=uport_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I2_10_I3_LUT4_O_I2 I1=reset_LUT4_I0_41_I1 I2=reset_LUT4_I2_10_I3_LUT4_O_I1 I3=reset_LUT4_I2_10_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I2_11_I3_LUT4_O_I2 I1=reset_LUT4_I2_11_I3_LUT4_O_I3 I2=reset_LUT4_I2_11_I3_LUT4_O_I0 I3=reset_LUT4_I2_11_I3_LUT4_O_I1 O=reset_LUT4_I0_41_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I2 I3=reset_LUT4_I0_41_I3 O=reset_LUT4_I2_10_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I1 O=reset_LUT4_I0_41_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3 I3=reset_LUT4_I0_41_I2 O=reset_LUT4_I2_10_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(23) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=$iopadmap$uport(23) O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(22) I2=$iopadmap$dxport(22) I3=$iopadmap$yport(0) O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(20) I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(22) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(22) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(21) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(21) I2=$iopadmap$dxport(21) I3=$iopadmap$yport(0) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(19) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(0) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$xport(0) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I1=$iopadmap$xport(0) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(8) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(10) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(9) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(10) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(15) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(11) I3=$iopadmap$uport(15) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(8) I3=$iopadmap$uport(9) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(3) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(5) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(4) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$dxport(11) I3=$iopadmap$uport(6) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(8) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(7) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(5) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(9) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(7) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(17) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(3) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(2) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(3) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(4) I3=$iopadmap$uport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(16) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(5) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(13) I2=$iopadmap$dxport(12) I3=$iopadmap$uport(7) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(8) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(10) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(9) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(8) I3=$iopadmap$uport(9) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(11) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(13) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(12) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(13) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(14) I3=$iopadmap$uport(18) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(10) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(11) I3=$iopadmap$uport(12) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(14) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(19) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(15) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(17) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(15) I3=$iopadmap$uport(16) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(1) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(0) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(2) I3=$iopadmap$dxport(17) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(4) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(3) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$dxport(13) I3=$iopadmap$uport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(2) I3=$iopadmap$uport(3) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$dxport(18) I3=$iopadmap$uport(0) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1_LUT4_O_I1 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(1) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(0) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(2) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(4) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(3) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(3) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(2) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(2) I3=$iopadmap$uport(3) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(2) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(1) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(3) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(5) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(4) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(3) I3=$iopadmap$uport(4) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(5) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$dxport(6) I3=$iopadmap$uport(7) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(7) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(12) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(8) I3=$iopadmap$uport(12) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(4) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(4) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(6) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(6) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(15) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(1) I3=$iopadmap$uport(2) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(11) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(16) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(12) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(15) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(14) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(13) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(14) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(12) I3=$iopadmap$uport(13) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(10) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(14) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(13) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(12) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(13) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(11) I3=$iopadmap$uport(12) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(9) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(13) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(12) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(12) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(10) I3=$iopadmap$uport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I2_LUT4_O_I2 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(8) I3=$iopadmap$uport(6) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(8) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(7) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(8) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(13) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(9) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(9) I3=$iopadmap$uport(13) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(5) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(6) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(7) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(4) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(9) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(3) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(4) I3=$iopadmap$uport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$iopadmap$dxport(16) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(15) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(15) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(9) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(11) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(10) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(11) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(12) I3=$iopadmap$uport(16) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(8) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(9) I3=$iopadmap$uport(10) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(12) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(17) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(13) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(16) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(15) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(15) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(13) I3=$iopadmap$uport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(7) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(9) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(9) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(14) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(10) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(10) I3=$iopadmap$uport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(8) I2=$iopadmap$uport(6) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(7) I3=$iopadmap$uport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(2) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(5) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(10) I2=$iopadmap$dxport(9) I3=$iopadmap$uport(7) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(4) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(9) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(16) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(16) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(3) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(2) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(2) I3=$iopadmap$uport(3) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(17) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(2) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(1) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(4) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(3) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(3) I3=$iopadmap$uport(4) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$dxport(13) I1=$iopadmap$uport(5) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(13) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=$iopadmap$uport(6) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(4) I3=$iopadmap$dxport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(7) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(9) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$dxport(11) I2=$iopadmap$uport(6) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(7) I3=$iopadmap$uport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(10) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(12) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(12) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(13) I3=$iopadmap$uport(17) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(9) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(10) I3=$iopadmap$uport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(13) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(18) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(17) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(16) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(15) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(16) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(14) I3=$iopadmap$uport(15) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(1) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(15) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(16) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(13) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(12) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(12) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(8) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(8) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(7) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(6) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111010100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(1) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(0) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(2) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(3) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(3) O=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I2=$iopadmap$dxport(0) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(14) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(12) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(11) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(11) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(10) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(7) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(1) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(2) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(7) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(6) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(5) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001001001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100111111100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_42_I1 I2=reset_LUT4_I0_42_I2 I3=reset_LUT4_I0_42_I3 O=uport_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I0_42_I1 I1=reset_LUT4_I0_42_I2 I2=reset_LUT4_I0_42_I3 I3=reset_LUT4_I2_12_I3_LUT4_O_I3 O=reset_LUT4_I2_11_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=reset_LUT4_I2_13_I3_LUT4_O_I2 I1=reset_LUT4_I2_13_I3_LUT4_O_I3 I2=reset_LUT4_I2_13_I3_LUT4_O_I1 I3=reset_LUT4_I2_13_I3_LUT4_O_I0 O=reset_LUT4_I0_42_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001001001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_42_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_42_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(20) I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(20) O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(19) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(19) I2=$iopadmap$dxport(19) I3=$iopadmap$yport(0) O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(17) I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(0) O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(21) I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(21) O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(20) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(20) I2=$iopadmap$dxport(20) I3=$iopadmap$yport(0) O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(18) I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101010101100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(0) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$xport(0) O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I1=$iopadmap$xport(0) I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=$iopadmap$xport(1) O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I1 I1=reset_LUT4_I0_42_I3_LUT4_O_I0 I2=reset_LUT4_I0_42_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3 O=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I3 I3=reset_LUT4_I0_42_I3_LUT4_O_I0 O=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(0) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(18) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(18) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(17) I2=$iopadmap$dxport(17) I3=$iopadmap$yport(0) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(15) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(19) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(19) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(18) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(18) I2=$iopadmap$dxport(18) I3=$iopadmap$yport(0) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(16) I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000011101110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(13) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(11) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(10) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(10) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=$iopadmap$dxport(9) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(6) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(6) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(5) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(4) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(1) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I2=$iopadmap$dxport(0) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(12) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(10) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(9) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=$iopadmap$dxport(8) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(5) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(1) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(5) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(4) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(3) O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111000010111 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_38_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_43_I1 I2=reset_LUT4_I0_43_I2 I3=reset_LUT4_I0_43_I3 O=uport_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I2_14_I3_LUT4_O_I2 I1=reset_LUT4_I0_43_I1 I2=reset_LUT4_I2_14_I3_LUT4_O_I1 I3=reset_LUT4_I2_14_I3_LUT4_O_I3 O=reset_LUT4_I2_13_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I2_15_I3_LUT4_O_I2 I1=reset_LUT4_I2_15_I3_LUT4_O_I3 I2=reset_LUT4_I2_15_I3_LUT4_O_I1 I3=reset_LUT4_I2_15_I3_LUT4_O_I0 O=reset_LUT4_I0_43_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I2 I3=reset_LUT4_I0_43_I3 O=reset_LUT4_I2_14_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001001001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_43_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_43_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3 I3=reset_LUT4_I0_43_I2 O=reset_LUT4_I2_14_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$xport(0) O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$iopadmap$xport(0) I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I2_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100000000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(0) I3=$iopadmap$uport(1) O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_I3_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000001011 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I3=$iopadmap$xport(1) O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I1=$iopadmap$xport(0) I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=$iopadmap$xport(0) O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I0_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000110111110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I0_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(0) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(11) O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(9) I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(8) O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=$iopadmap$dxport(7) O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(4) I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(4) O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(3) I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(2) O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(2) O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I1 I1=reset_LUT4_I0_43_I3_LUT4_O_I0 I2=reset_LUT4_I0_43_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I3 O=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I0 O=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(6) O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(16) I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(16) O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(15) I2=$iopadmap$dxport(15) I3=$iopadmap$yport(0) O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(13) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(3) O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(2) I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(17) I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(17) O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(16) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(16) I2=$iopadmap$dxport(16) I3=$iopadmap$yport(0) O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(14) I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001110001110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111101110001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I0_38_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111110011010 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_42_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_43_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_44_I1 I2=reset_LUT4_I0_44_I2 I3=reset_LUT4_I0_44_I3 O=uport_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I0_44_I1 I1=reset_LUT4_I0_44_I2 I2=reset_LUT4_I0_44_I3 I3=reset_LUT4_I2_16_I3_LUT4_O_I3 O=reset_LUT4_I2_15_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=reset_LUT4_I2_17_I3_LUT4_O_I2 I1=reset_LUT4_I2_17_I3_LUT4_O_I1 I2=reset_LUT4_I2_17_I3_LUT4_O_I0 I3=reset_LUT4_I2_17_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_44_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_44_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3 O=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=$iopadmap$xport(0) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$iopadmap$xport(0) I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(9) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(2) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(7) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(3) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(3) I3=$iopadmap$uport(7) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(7) I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I2_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$dxport(10) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(5) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(9) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(8) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(7) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(8) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(2) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(7) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(9) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(4) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(8) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(3) I2=$iopadmap$dxport(2) I3=$iopadmap$uport(7) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(2) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(3) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(7) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(2) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I2_LUT4_O_I1 I1=$iopadmap$dxport(1) I2=$iopadmap$uport(6) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(4) I3=$iopadmap$uport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(2) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(4) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(3) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(4) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(9) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(5) I3=$iopadmap$uport(9) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(2) I3=$iopadmap$uport(3) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(11) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(2) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(5) I2=$iopadmap$uport(6) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(7) I3=$iopadmap$uport(11) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(3) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(4) I3=$iopadmap$uport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(11) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(10) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(9) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(10) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(8) I3=$iopadmap$uport(9) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$dxport(10) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(10) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(9) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(3) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(2) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(3) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(8) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(4) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(4) I3=$iopadmap$uport(8) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(1) I3=$iopadmap$uport(2) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(5) I3=$iopadmap$uport(6) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(11) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(7) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(10) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(9) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(8) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(9) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(7) I3=$iopadmap$uport(8) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(3) I3=$iopadmap$dxport(8) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(5) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(4) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(5) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(4) I2=$iopadmap$dxport(0) I3=$iopadmap$uport(10) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(0) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(10) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(3) I3=$iopadmap$uport(4) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(1) I3=$iopadmap$uport(2) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(11) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$dxport(12) I3=$iopadmap$uport(0) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(8) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(12) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(11) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(10) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(11) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(9) I3=$iopadmap$uport(10) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O I3=$iopadmap$xport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O I1=$iopadmap$xport(0) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111000001111 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$xport(0) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I3=$iopadmap$xport(0) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(3) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(15) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(15) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(14) I2=$iopadmap$dxport(14) I3=$iopadmap$yport(0) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(12) I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(9) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(7) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(6) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=$iopadmap$dxport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(6) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(6) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(4) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(3) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(3) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(2) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=$iopadmap$dxport(2) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(1) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(3) I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(4) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(7) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(5) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(4) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(11) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(11) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(10) I2=$iopadmap$dxport(10) I3=$iopadmap$yport(0) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(8) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001001001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(5) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(6) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(8) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I2=$iopadmap$dxport(0) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(14) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(14) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(13) I2=$iopadmap$dxport(13) I3=$iopadmap$yport(0) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(11) I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(10) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(8) I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(7) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110010101010 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(1) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(4) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(12) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(12) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(11) I2=$iopadmap$dxport(11) I3=$iopadmap$yport(0) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(9) I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(13) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(13) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(12) I2=$iopadmap$dxport(12) I3=$iopadmap$yport(0) O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(10) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I3 O=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_38_I2 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011100000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I0_38_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000110111110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1 O=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I2_O I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt LUT4 I0=reset_LUT4_I0_38_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011100000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010111 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100111111100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_45_I1 I2=reset_LUT4_I0_45_I2 I3=reset_LUT4_I0_45_I3 O=uport_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3 I2=reset_LUT4_I0_46_I2 I3=reset_LUT4_I0_46_I1 O=reset_LUT4_I0_45_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_45_I2 I3=reset_LUT4_I0_45_I3 O=reset_LUT4_I2_17_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_45_I2_LUT4_O_I2 I3=reset_LUT4_I0_45_I2_LUT4_O_I3 O=reset_LUT4_I0_45_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_45_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I2_O I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_45_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_45_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_45_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_45_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_45_I3 I2=reset_LUT4_I0_45_I2_LUT4_O_I2 I3=reset_LUT4_I0_45_I2_LUT4_O_I3 O=reset_LUT4_I0_45_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_46_I3_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I3 O=reset_LUT4_I0_45_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_46_I1 I2=reset_LUT4_I0_46_I2 I3=reset_LUT4_I0_46_I3 O=uport_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I0_46_I1 I1=reset_LUT4_I0_46_I2 I2=reset_LUT4_I0_46_I3 I3=reset_LUT4_I0_45_I3_LUT4_I1_O O=reset_LUT4_I2_17_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_47_I2 I2=reset_LUT4_I0_47_I3 I3=reset_LUT4_I0_47_I1 O=reset_LUT4_I0_46_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_47_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_46_I3_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I3 O=reset_LUT4_I0_46_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I2_O O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I3_O O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O I3=$iopadmap$xport(0) O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(10) I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(10) O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(9) I2=$iopadmap$dxport(9) I3=$iopadmap$yport(0) O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(7) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(9) I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(9) O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=$iopadmap$uport(8) I2=$iopadmap$dxport(8) I3=$iopadmap$yport(0) O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(6) I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(1) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(9) I2=$iopadmap$yport(10) I3=$iopadmap$dxport(0) O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_46_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_47_I1 I2=reset_LUT4_I0_47_I2 I3=reset_LUT4_I0_47_I3 O=uport_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2 I2=reset_LUT4_I0_48_I3 I3=reset_LUT4_I0_48_I1 O=reset_LUT4_I0_47_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_47_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I3 O=reset_LUT4_I0_47_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_47_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_47_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_47_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=reset_LUT4_I0_47_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_47_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I3 O=reset_LUT4_I0_47_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_48_I1 I2=reset_LUT4_I0_48_I2 I3=reset_LUT4_I0_48_I3 O=uport_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2 I2=reset_LUT4_I0_49_I3 I3=reset_LUT4_I0_49_I1 O=reset_LUT4_I0_48_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I3 O=reset_LUT4_I0_48_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_48_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=$iopadmap$xport(0) O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I1=$iopadmap$xport(0) I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(1) I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(0) I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(1) I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I3_I2 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O I3=$iopadmap$xport(0) O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O I1=$iopadmap$xport(0) I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I3_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_1_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101100100010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_1_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_1_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_1_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_I1_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_I1_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_1_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=reset_LUT4_I0_38_I2 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I0_38_I2 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111110011010 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_38_I2 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011100000 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I0_49_I2_LUT4_O_I1 O=reset_LUT4_I0_48_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_48_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_49_I1 I2=reset_LUT4_I0_49_I2 I3=reset_LUT4_I0_49_I3 O=uport_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2 I2=reset_LUT4_I0_50_I3 I3=reset_LUT4_I0_50_I1 O=reset_LUT4_I0_49_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_49_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1 O=reset_LUT4_I0_49_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_1_O I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_49_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_1_O I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_47_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_46_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(2) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(3) I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(4) I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(6) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001110010101111 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 I1=$iopadmap$dxport(6) I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=$iopadmap$dxport(5) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(1) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(0) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(6) I2=$iopadmap$yport(0) I3=$iopadmap$uport(6) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=$iopadmap$dxport(3) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(7) I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$uport(7) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=$iopadmap$dxport(4) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(8) I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$uport(8) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(7) I3=$iopadmap$yport(0) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O I3=$iopadmap$dxport(0) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(2) I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(3) I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(5) I3=$iopadmap$dxport(4) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001110010101111 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 I1=$iopadmap$dxport(5) I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=$iopadmap$dxport(4) O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_49_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1 I1=reset_LUT4_I0_50_I2_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_50_I2_LUT4_O_I0 O=reset_LUT4_I0_49_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(9) I2=$iopadmap$xport(9) I3=reset_LUT4_I0_5_I1 O=reset_LUT4_I0_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_5_I1 I2=$iopadmap$xport(9) I3=$iopadmap$dxport(9) O=xport_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_50_I1 I2=reset_LUT4_I0_50_I2 I3=reset_LUT4_I0_50_I3 O=uport_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3 I2=reset_LUT4_I0_51_I2 I3=reset_LUT4_I0_51_I1 O=reset_LUT4_I0_50_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_50_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I2 O=reset_LUT4_I0_50_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I0_50_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I0_38_I2 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111110011010 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000110111110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$xport(0) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$iopadmap$xport(0) I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$xport(0) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$xport(1) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_1_O O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_I1 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_I3 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(0) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(2) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(7) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I2_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=$iopadmap$dxport(7) I1=$iopadmap$uport(0) I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I2_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(6) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(0) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(2) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(5) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(5) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(3) I3=$iopadmap$uport(4) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(2) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I2_LUT4_O_I1 I2=$iopadmap$dxport(1) I3=$iopadmap$uport(6) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(5) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(4) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(4) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(3) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(4) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(2) I3=$iopadmap$uport(3) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(1) I3=$iopadmap$uport(5) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(6) O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_50_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I3 I2=reset_LUT4_I0_51_I3_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I2 O=reset_LUT4_I0_50_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_51_I1 I2=reset_LUT4_I0_51_I2 I3=reset_LUT4_I0_51_I3 O=uport_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_18_I3_LUT4_O_I3 I3=reset_LUT4_I2_18_I3_LUT4_O_I2 O=reset_LUT4_I0_51_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_18_I3_LUT4_O_I0 I1=reset_LUT4_I2_18_I3_LUT4_O_I1 I2=reset_LUT4_I2_18_I3_LUT4_O_I2 I3=reset_LUT4_I2_18_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=$iopadmap$xport(0) I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$xport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2_LUT4_I1_1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$xport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2_LUT4_I1_1_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(5) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(5) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$uport(4) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(3) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(2) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2_LUT4_I1_1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(4) I2=$iopadmap$dxport(4) I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=$iopadmap$uport(0) I1=$iopadmap$dxport(3) I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(3) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(3) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(1) I3=$iopadmap$uport(2) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(2) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(4) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$iopadmap$dxport(1) I1=$iopadmap$dxport(2) I2=$iopadmap$uport(0) I3=$iopadmap$uport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(3) I3=$iopadmap$dxport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(2) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(1) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O I3=$iopadmap$xport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O O=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2_LUT4_I1_1_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(6) I2=$iopadmap$dxport(6) I3=$iopadmap$yport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(5) I2=$iopadmap$dxport(5) I3=$iopadmap$yport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(3) I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(3) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$dxport(2) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(2) I2=$iopadmap$dxport(1) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(2) I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O I3=$iopadmap$dxport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110111011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000000000001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I1=reset_LUT4_I0_38_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100111111100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I1=reset_LUT4_I0_38_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100111111100 +.subckt LUT4 I0=$iopadmap$xport(0) I1=$iopadmap$xport(2) I2=$iopadmap$xport(1) I3=$iopadmap$xport(3) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=$iopadmap$uport(3) I2=$iopadmap$dxport(3) I3=$iopadmap$yport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(4) I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(4) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(3) I2=$iopadmap$yport(1) I3=$iopadmap$yport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$yport(3) I2=$iopadmap$yport(4) I3=$iopadmap$dxport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$yport(3) I2=$iopadmap$yport(5) I3=$iopadmap$yport(4) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110101000000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$yport(3) I2=$iopadmap$yport(5) I3=$iopadmap$yport(4) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001010110100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O I1=$iopadmap$yport(5) I2=$iopadmap$yport(7) I3=$iopadmap$yport(6) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(6) I2=$iopadmap$yport(5) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(4) I2=$iopadmap$yport(3) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$yport(2) I2=$iopadmap$yport(1) I3=$iopadmap$yport(3) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001001100111111 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(2) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001110010101111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(1) I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(4) I2=$iopadmap$dxport(4) I3=$iopadmap$yport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(5) I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(5) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(4) I2=$iopadmap$yport(1) I3=$iopadmap$yport(0) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$yport(3) I2=$iopadmap$yport(4) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(3) I3=$iopadmap$dxport(2) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001110010101111 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$dxport(1) O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I0_51_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010011101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_49_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(0) I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100000000 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=$iopadmap$xport(0) I2=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I0_51_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_18_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_18_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_52_I1 I2=reset_LUT4_I0_52_I2 I3=reset_LUT4_I0_52_I3 O=uport_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_20_I3_LUT4_O_I3 I2=reset_LUT4_I1_I3_LUT4_I2_O I3=reset_LUT4_I3_3_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I1_O O=reset_LUT4_I0_52_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_19_I3_LUT4_O_I0 I2=reset_LUT4_I0_52_I2 I3=reset_LUT4_I0_52_I1 O=reset_LUT4_I2_19_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I1_O I1=reset_LUT4_I1_I2 I2=reset_LUT4_I1_I3_LUT4_I2_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3 O=reset_LUT4_I0_52_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=reset_LUT4_I0_52_I3_LUT4_O_I3 O=reset_LUT4_I0_52_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_52_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_53_I1 I2=$iopadmap$xport(30) I3=$iopadmap$dxport(30) O=xport_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(29) I2=$iopadmap$xport(29) I3=reset_LUT4_I0_54_I1 O=reset_LUT4_I0_53_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_54_I1 I2=$iopadmap$xport(29) I3=$iopadmap$dxport(29) O=xport_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$iopadmap$xport(28) I1=$iopadmap$dxport(28) I2=reset_LUT4_I2_23_I3_LUT4_O_I0 I3=reset_LUT4_I2_23_I3_LUT4_O_I1 O=reset_LUT4_I0_54_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_55_I1 I2=$iopadmap$xport(27) I3=$iopadmap$dxport(27) O=xport_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_55_I1 I2=$iopadmap$dxport(27) I3=$iopadmap$xport(27) O=reset_LUT4_I2_23_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(26) I2=$iopadmap$xport(26) I3=reset_LUT4_I0_56_I1 O=reset_LUT4_I0_55_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_56_I1 I2=$iopadmap$xport(26) I3=$iopadmap$dxport(26) O=xport_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(25) I2=$iopadmap$xport(25) I3=reset_LUT4_I0_57_I1 O=reset_LUT4_I0_56_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_57_I1 I2=$iopadmap$xport(25) I3=$iopadmap$dxport(25) O=xport_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(24) I2=$iopadmap$xport(24) I3=reset_LUT4_I0_58_I1 O=reset_LUT4_I0_57_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_58_I1 I2=$iopadmap$xport(24) I3=$iopadmap$dxport(24) O=xport_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(23) I2=$iopadmap$xport(23) I3=reset_LUT4_I0_59_I1 O=reset_LUT4_I0_58_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_59_I1 I2=$iopadmap$xport(23) I3=$iopadmap$dxport(23) O=xport_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(22) I2=$iopadmap$xport(22) I3=reset_LUT4_I0_60_I1 O=reset_LUT4_I0_59_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(8) I2=$iopadmap$xport(8) I3=reset_LUT4_I0_6_I1 O=reset_LUT4_I0_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_6_I1 I2=$iopadmap$xport(8) I3=$iopadmap$dxport(8) O=xport_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_60_I1 I2=$iopadmap$xport(22) I3=$iopadmap$dxport(22) O=xport_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(21) I2=$iopadmap$xport(21) I3=reset_LUT4_I0_61_I1 O=reset_LUT4_I0_60_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_61_I1 I2=$iopadmap$xport(21) I3=$iopadmap$dxport(21) O=xport_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(20) I2=$iopadmap$xport(20) I3=reset_LUT4_I0_62_I1 O=reset_LUT4_I0_61_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_62_I1 I2=$iopadmap$xport(20) I3=$iopadmap$dxport(20) O=xport_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(19) I2=$iopadmap$xport(19) I3=reset_LUT4_I0_63_I1 O=reset_LUT4_I0_62_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_63_I1 I2=$iopadmap$xport(19) I3=$iopadmap$dxport(19) O=xport_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(18) I2=$iopadmap$xport(18) I3=reset_LUT4_I0_64_I1 O=reset_LUT4_I0_63_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_64_I1 I2=$iopadmap$xport(18) I3=$iopadmap$dxport(18) O=xport_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(17) I2=$iopadmap$xport(17) I3=reset_LUT4_I0_65_I1 O=reset_LUT4_I0_64_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_65_I1 I2=$iopadmap$xport(17) I3=$iopadmap$dxport(17) O=xport_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(16) I2=$iopadmap$xport(16) I3=reset_LUT4_I0_66_I1 O=reset_LUT4_I0_65_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_66_I1 I2=$iopadmap$xport(16) I3=$iopadmap$dxport(16) O=xport_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(15) I2=$iopadmap$xport(15) I3=reset_LUT4_I0_67_I1 O=reset_LUT4_I0_66_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_67_I1 I2=$iopadmap$xport(15) I3=$iopadmap$dxport(15) O=xport_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(14) I2=$iopadmap$xport(14) I3=reset_LUT4_I0_I1 O=reset_LUT4_I0_67_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(7) I2=$iopadmap$xport(7) I3=reset_LUT4_I0_7_I1 O=reset_LUT4_I0_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_7_I1 I2=$iopadmap$xport(7) I3=$iopadmap$dxport(7) O=xport_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(6) I2=$iopadmap$xport(6) I3=reset_LUT4_I0_8_I1 O=reset_LUT4_I0_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_8_I1 I2=$iopadmap$xport(6) I3=$iopadmap$dxport(6) O=xport_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(5) I2=$iopadmap$xport(5) I3=reset_LUT4_I0_9_I1 O=reset_LUT4_I0_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$reset I1=reset_LUT4_I0_9_I1 I2=$iopadmap$xport(5) I3=$iopadmap$dxport(5) O=xport_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(4) I2=$iopadmap$xport(4) I3=reset_LUT4_I0_10_I1 O=reset_LUT4_I0_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(13) I2=$iopadmap$xport(13) I3=reset_LUT4_I0_1_I1 O=reset_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$reset I2=reset_LUT4_I1_I2 I3=reset_LUT4_I1_I3 O=uport_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=$iopadmap$xport(0) I1=$iopadmap$dxport(0) I2=$iopadmap$yport(0) I3=$iopadmap$uport(0) O=reset_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011011111000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I1_I3 I3=reset_LUT4_I3_3_I2 O=reset_LUT4_I1_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(0) I2=$iopadmap$xport(0) I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_I3 O=xport_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_1_I3 O=xport_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_10_I3 O=uport_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_41_I1 I1=reset_LUT4_I2_10_I3_LUT4_O_I1 I2=reset_LUT4_I2_10_I3_LUT4_O_I2 I3=reset_LUT4_I2_10_I3_LUT4_O_I3 O=reset_LUT4_I2_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_10_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_11_I3 O=uport_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_11_I3_LUT4_O_I0 I1=reset_LUT4_I2_11_I3_LUT4_O_I1 I2=reset_LUT4_I2_11_I3_LUT4_O_I2 I3=reset_LUT4_I2_11_I3_LUT4_O_I3 O=reset_LUT4_I2_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_11_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_11_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1 I1=reset_LUT4_I0_41_I3_LUT4_O_I0 I2=reset_LUT4_I0_41_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3 O=reset_LUT4_I2_11_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_12_I3 O=uport_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_42_I1 I1=reset_LUT4_I0_42_I2 I2=reset_LUT4_I0_42_I3 I3=reset_LUT4_I2_12_I3_LUT4_O_I3 O=reset_LUT4_I2_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_12_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I0_41_I3_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I2_12_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_13_I3 O=uport_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_13_I3_LUT4_O_I0 I1=reset_LUT4_I2_13_I3_LUT4_O_I1 I2=reset_LUT4_I2_13_I3_LUT4_O_I2 I3=reset_LUT4_I2_13_I3_LUT4_O_I3 O=reset_LUT4_I2_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_13_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I2_13_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_13_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I2_13_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_13_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_42_I2_LUT4_O_I2 I3=reset_LUT4_I0_42_I2_LUT4_O_I3 O=reset_LUT4_I2_13_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_14_I3 O=uport_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_43_I1 I1=reset_LUT4_I2_14_I3_LUT4_O_I1 I2=reset_LUT4_I2_14_I3_LUT4_O_I2 I3=reset_LUT4_I2_14_I3_LUT4_O_I3 O=reset_LUT4_I2_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_14_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_42_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_42_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_14_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_15_I3 O=uport_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_15_I3_LUT4_O_I0 I1=reset_LUT4_I2_15_I3_LUT4_O_I1 I2=reset_LUT4_I2_15_I3_LUT4_O_I2 I3=reset_LUT4_I2_15_I3_LUT4_O_I3 O=reset_LUT4_I2_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_15_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I2_15_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_15_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I2_15_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_15_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I2_LUT4_O_I2 I3=reset_LUT4_I0_43_I2_LUT4_O_I3 O=reset_LUT4_I2_15_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_16_I3 O=uport_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_44_I1 I1=reset_LUT4_I0_44_I2 I2=reset_LUT4_I0_44_I3 I3=reset_LUT4_I2_16_I3_LUT4_O_I3 O=reset_LUT4_I2_16_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_16_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I0_43_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I2=reset_LUT4_I0_43_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_43_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_44_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_44_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_16_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_17_I3 O=uport_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_17_I3_LUT4_O_I0 I1=reset_LUT4_I2_17_I3_LUT4_O_I1 I2=reset_LUT4_I2_17_I3_LUT4_O_I2 I3=reset_LUT4_I2_17_I3_LUT4_O_I3 O=reset_LUT4_I2_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_44_I2_LUT4_O_I3 I3=reset_LUT4_I0_44_I2_LUT4_O_I2 O=reset_LUT4_I2_17_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_45_I2_LUT4_O_I2 I3=reset_LUT4_I0_45_I2_LUT4_O_I3 O=reset_LUT4_I2_17_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_18_I3 O=uport_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_18_I3_LUT4_O_I0 I1=reset_LUT4_I2_18_I3_LUT4_O_I1 I2=reset_LUT4_I2_18_I3_LUT4_O_I2 I3=reset_LUT4_I2_18_I3_LUT4_O_I3 O=reset_LUT4_I2_18_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I2_19_I3_LUT4_O_I2 I1=reset_LUT4_I2_19_I3_LUT4_O_I1 I2=reset_LUT4_I2_19_I3_LUT4_O_I0 I3=reset_LUT4_I2_19_I3_LUT4_O_I3 O=reset_LUT4_I2_18_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111010101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_19_I3_LUT4_O_I1 I3=reset_LUT4_I2_19_I3_LUT4_O_I3 O=reset_LUT4_I2_18_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_18_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_18_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_18_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_18_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_18_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_18_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_19_I3 O=uport_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_19_I3_LUT4_O_I0 I1=reset_LUT4_I2_19_I3_LUT4_O_I1 I2=reset_LUT4_I2_19_I3_LUT4_O_I2 I3=reset_LUT4_I2_19_I3_LUT4_O_I3 O=reset_LUT4_I2_19_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=reset_LUT4_I0_52_I3_LUT4_O_I3 O=reset_LUT4_I2_19_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=reset_LUT4_I0_52_I3_LUT4_O_I3 O=reset_LUT4_I2_19_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_19_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O I2=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1 O=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$iopadmap$xport(0) I1=$iopadmap$dxport(0) I2=$iopadmap$xport(1) I3=$iopadmap$dxport(1) O=reset_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_2_I3 O=yport_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_20_I3 O=uport_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I1_I3_LUT4_I2_O I1=reset_LUT4_I1_I2 I2=reset_LUT4_I3_3_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I1_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3 O=reset_LUT4_I2_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_20_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I2_LUT4_I0_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010111 +.subckt LUT4 I0=$iopadmap$xport(1) I1=reset_LUT4_I0_38_I2 I2=$iopadmap$xport(0) I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101000110000 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(0) I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_38_I2 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=reset_LUT4_I0_38_I2 I1=reset_LUT4_I3_1_I2 I2=$iopadmap$xport(0) I3=$iopadmap$xport(1) O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$xport(0) O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$xport(0) O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$uport(2) I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(2) I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(1) I2=$iopadmap$uport(0) I3=$iopadmap$uport(1) O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$iopadmap$dxport(1) I1=$iopadmap$uport(1) I2=$iopadmap$dxport(2) I3=$iopadmap$uport(0) O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_38_I2 O=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I1_I3_LUT4_I2_O I1=reset_LUT4_I1_I2 I2=$iopadmap$reset I3=reset_LUT4_I3_3_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I1_O O=uport_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=reset_LUT4_I2_22_I0 I1=reset_LUT4_I2_22_I1 I2=$iopadmap$reset I3=reset_LUT4_I2_22_I3 O=xport_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=reset_LUT4_I0_54_I1 I1=$iopadmap$xport(29) I2=$iopadmap$dxport(29) I3=reset_LUT4_I2_22_I0_LUT4_O_I3 O=reset_LUT4_I2_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(30) I3=$iopadmap$xport(30) O=reset_LUT4_I2_22_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(30) I3=$iopadmap$xport(30) O=reset_LUT4_I2_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(31) I3=$iopadmap$xport(31) O=reset_LUT4_I2_22_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_23_I3 O=xport_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_23_I3_LUT4_O_I0 I1=reset_LUT4_I2_23_I3_LUT4_O_I1 I2=$iopadmap$xport(28) I3=$iopadmap$dxport(28) O=reset_LUT4_I2_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(27) I3=$iopadmap$xport(27) O=reset_LUT4_I2_23_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2 I3=$iopadmap$yport(30) O=reset_LUT4_I2_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$yport(29) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=reset_LUT4_I2_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=$iopadmap$xport(1) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100111111100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(2) I3=$iopadmap$xport(0) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(8) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(5) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(4) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(9) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(6) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(6) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(5) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I1=$iopadmap$dxport(6) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(7) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$dxport(2) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(27) I2=$iopadmap$yport(29) I3=$iopadmap$yport(28) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(28) I2=$iopadmap$yport(27) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(25) I2=$iopadmap$yport(27) I3=$iopadmap$yport(26) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(25) I2=$iopadmap$yport(27) I3=$iopadmap$yport(26) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(26) I2=$iopadmap$yport(25) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(23) I2=$iopadmap$yport(25) I3=$iopadmap$yport(24) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(23) I2=$iopadmap$yport(25) I3=$iopadmap$yport(24) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(24) I2=$iopadmap$yport(23) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(21) I2=$iopadmap$yport(23) I3=$iopadmap$yport(22) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(21) I2=$iopadmap$yport(23) I3=$iopadmap$yport(22) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(22) I2=$iopadmap$yport(21) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(19) I2=$iopadmap$yport(21) I3=$iopadmap$yport(20) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(19) I2=$iopadmap$yport(21) I3=$iopadmap$yport(20) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(20) I2=$iopadmap$yport(19) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(17) I2=$iopadmap$yport(19) I3=$iopadmap$yport(18) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(17) I2=$iopadmap$yport(19) I3=$iopadmap$yport(18) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(18) I2=$iopadmap$yport(17) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(15) I2=$iopadmap$yport(17) I3=$iopadmap$yport(16) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(15) I2=$iopadmap$yport(17) I3=$iopadmap$yport(16) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(16) I2=$iopadmap$yport(15) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(13) I2=$iopadmap$yport(15) I3=$iopadmap$yport(14) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(13) I2=$iopadmap$yport(15) I3=$iopadmap$yport(14) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(14) I2=$iopadmap$yport(13) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(11) I2=$iopadmap$yport(13) I3=$iopadmap$yport(12) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(11) I2=$iopadmap$yport(13) I3=$iopadmap$yport(12) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(12) I2=$iopadmap$yport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(9) I2=$iopadmap$yport(11) I3=$iopadmap$yport(10) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(9) I2=$iopadmap$yport(11) I3=$iopadmap$yport(10) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(10) I2=$iopadmap$yport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(7) I2=$iopadmap$yport(9) I3=$iopadmap$yport(8) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(7) I2=$iopadmap$yport(9) I3=$iopadmap$yport(8) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(8) I2=$iopadmap$yport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O I1=$iopadmap$yport(5) I2=$iopadmap$yport(7) I3=$iopadmap$yport(6) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=$iopadmap$yport(29) I2=$iopadmap$yport(30) I3=$iopadmap$yport(31) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001100011100111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(4) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(1) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(30) I2=$iopadmap$yport(29) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$yport(27) I2=$iopadmap$yport(29) I3=$iopadmap$yport(28) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1 I3=$iopadmap$xport(0) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100001000101011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I2 I3=$iopadmap$xport(0) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=$iopadmap$xport(0) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I0 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(15) I3=$iopadmap$dxport(8) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(17) I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(22) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(18) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(18) I3=$iopadmap$uport(22) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(14) I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(16) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(15) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(15) I3=$iopadmap$uport(16) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(9) I3=$iopadmap$dxport(14) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(12) I3=$iopadmap$dxport(11) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(11) I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(13) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(12) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(12) I3=$iopadmap$uport(13) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$dxport(17) I3=$iopadmap$uport(6) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(8) I2=$iopadmap$dxport(14) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(10) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(9) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(9) I3=$iopadmap$uport(10) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(5) I2=$iopadmap$dxport(17) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$uport(6) I1=$iopadmap$dxport(16) I2=$iopadmap$dxport(15) I3=$iopadmap$uport(7) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(16) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$iopadmap$dxport(24) I1=$iopadmap$uport(0) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(23) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$uport(2) I2=$iopadmap$dxport(22) I3=$iopadmap$uport(1) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(22) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(23) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(3) I3=$iopadmap$dxport(20) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(20) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(4) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(3) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$dxport(19) I2=$iopadmap$uport(3) I3=$iopadmap$uport(4) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(17) I3=$iopadmap$dxport(5) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(21) I3=$iopadmap$dxport(1) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(20) I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(19) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(18) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(18) I3=$iopadmap$uport(19) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I0_13_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(22) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(21) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_I3 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$dxport(20) I1=$iopadmap$uport(2) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=$iopadmap$dxport(20) I1=$iopadmap$uport(2) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(20) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(1) I3=$iopadmap$dxport(20) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I3_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I2=$iopadmap$dxport(21) I3=$iopadmap$uport(0) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=$iopadmap$dxport(21) I1=$iopadmap$uport(0) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I3_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$uport(0) I2=$iopadmap$dxport(20) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$dxport(19) I2=$iopadmap$uport(1) I3=$iopadmap$uport(2) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(3) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(2) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$dxport(19) I2=$iopadmap$uport(2) I3=$iopadmap$uport(3) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(24) I1=$iopadmap$uport(0) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(14) I3=$iopadmap$dxport(8) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(16) I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(21) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(17) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(17) I3=$iopadmap$uport(21) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(13) I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(15) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(14) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(14) I3=$iopadmap$uport(15) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(8) I3=$iopadmap$dxport(14) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(11) I3=$iopadmap$dxport(11) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(10) I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(12) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(11) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(11) I3=$iopadmap$uport(12) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(5) I3=$iopadmap$dxport(17) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(7) I2=$iopadmap$dxport(14) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(9) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(8) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(8) I3=$iopadmap$uport(9) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$dxport(16) I3=$iopadmap$uport(5) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=$iopadmap$uport(6) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(4) I3=$iopadmap$dxport(17) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(16) I3=$iopadmap$dxport(5) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(20) I3=$iopadmap$dxport(1) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(19) I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(18) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(17) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(17) I3=$iopadmap$uport(18) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$iopadmap$xport(0) I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3 O=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$xport(0) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=$iopadmap$xport(1) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$iopadmap$xport(0) I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$xport(0) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(13) I3=$iopadmap$dxport(8) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$uport(15) I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$uport(20) I2=$iopadmap$dxport(4) I3=$iopadmap$uport(16) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(16) I3=$iopadmap$uport(20) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(12) I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(12) I3=$iopadmap$dxport(8) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(14) I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(0) I1=$iopadmap$dxport(4) I2=$iopadmap$uport(15) I3=$iopadmap$uport(19) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(11) I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(12) I3=$iopadmap$uport(13) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$uport(14) I2=$iopadmap$dxport(7) I3=$iopadmap$uport(13) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(6) I1=$iopadmap$dxport(7) I2=$iopadmap$uport(13) I3=$iopadmap$uport(14) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(7) I3=$iopadmap$dxport(14) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(10) I3=$iopadmap$dxport(11) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(9) I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(9) I3=$iopadmap$dxport(11) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$uport(11) I2=$iopadmap$dxport(10) I3=$iopadmap$uport(10) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(10) I3=$iopadmap$uport(11) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$dxport(16) I1=$iopadmap$uport(5) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$dxport(14) I2=$iopadmap$uport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$dxport(14) I3=$iopadmap$uport(6) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I1_1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$uport(8) I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(9) I1=$iopadmap$dxport(10) I2=$iopadmap$uport(9) I3=$iopadmap$uport(10) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$uport(8) I2=$iopadmap$dxport(13) I3=$iopadmap$uport(7) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(12) I1=$iopadmap$dxport(13) I2=$iopadmap$uport(7) I3=$iopadmap$uport(8) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(3) I2=$iopadmap$dxport(17) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(3) I3=$iopadmap$dxport(17) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(17) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(3) I3=$iopadmap$uport(4) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$uport(5) I2=$iopadmap$dxport(14) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$uport(5) I2=$iopadmap$dxport(16) I3=$iopadmap$uport(4) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(15) I1=$iopadmap$dxport(16) I2=$iopadmap$uport(4) I3=$iopadmap$uport(5) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$uport(15) I3=$iopadmap$dxport(5) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(19) I3=$iopadmap$dxport(1) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$uport(18) I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$uport(18) I3=$iopadmap$dxport(1) O=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$uport(17) I2=$iopadmap$dxport(3) I3=$iopadmap$uport(16) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$dxport(2) I1=$iopadmap$dxport(3) I2=$iopadmap$uport(16) I3=$iopadmap$uport(17) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$dxport(20) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$uport(2) I2=$iopadmap$dxport(19) I3=$iopadmap$uport(1) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$dxport(20) I1=$iopadmap$uport(0) I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$iopadmap$dxport(18) I1=$iopadmap$dxport(19) I2=$iopadmap$uport(0) I3=$iopadmap$uport(1) O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$dxport(20) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I1_1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I1_1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I2_1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_3_I3 O=yport_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_14_I1 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=$iopadmap$yport(28) I3=reset_LUT4_I2_3_I3_LUT4_O_I3 O=reset_LUT4_I2_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$yport(29) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=reset_LUT4_I2_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_4_I3 O=yport_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_15_I1 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O I2=$iopadmap$yport(26) I3=reset_LUT4_I2_4_I3_LUT4_O_I3 O=reset_LUT4_I2_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$yport(27) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O_LUT4_I1_O O=reset_LUT4_I2_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_5_I3 O=yport_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_5_I3_LUT4_O_I0 I1=reset_LUT4_I2_5_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O I3=$iopadmap$yport(24) O=reset_LUT4_I2_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$yport(23) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=reset_LUT4_I2_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_6_I3 O=yport_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_17_I1 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O I2=$iopadmap$yport(22) I3=reset_LUT4_I2_6_I3_LUT4_O_I3 O=reset_LUT4_I2_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$yport(23) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=reset_LUT4_I2_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_7_I3 O=uport_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_8_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_8_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I3 I1=reset_LUT4_I0_39_I3_LUT4_O_I0 I2=reset_LUT4_I0_39_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(20) O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(19) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(21) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(18) I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(17) O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=$iopadmap$xport(0) O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_1_O I1=$iopadmap$xport(0) I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_I3_LUT4_I0_O I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O I1=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100111111100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_38_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000110111110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_8_I3 O=uport_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_40_I1 I1=reset_LUT4_I0_40_I2 I2=reset_LUT4_I0_40_I3 I3=reset_LUT4_I2_8_I3_LUT4_O_I3 O=reset_LUT4_I2_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_8_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_8_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_8_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I0 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_8_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$reset I3=reset_LUT4_I2_9_I3 O=uport_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I0 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I3 I3=reset_LUT4_I0_40_I2_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I2_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(18) O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(17) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(19) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(16) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(15) O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_41_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$dxport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(0) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(0) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(1) I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(17) O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(16) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(18) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(15) I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(16) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(14) O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(14) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(13) O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(10) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(9) O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(8) I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(7) O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_1_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I0_38_I2 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111110011010 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_42_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_42_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_40_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I3=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_41_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I2_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=aport_LUT4_I2_9_O_LUT4_I3_O I1=reset_LUT4_I2_I3_LUT4_O_I1 I2=aport_LUT4_I1_14_O_LUT4_I2_O I3=aport_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100110011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(0) I2=$iopadmap$xport(0) I3=$iopadmap$reset O=xport_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(0) I2=reset_LUT4_I3_1_I2 I3=$iopadmap$reset O=yport_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$uport(0) I3=$iopadmap$dxport(0) O=reset_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1 I2=reset_LUT4_I3_2_I2 I3=$iopadmap$reset O=uport_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_39_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_O I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(23) O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(22) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(24) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(21) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(20) O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3_LUT4_I0_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I0_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3_LUT4_I0_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I0_LUT4_I2_O I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I0_LUT4_I2_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001001101 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I0_LUT4_O_I0_LUT4_I2_O I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3_LUT4_I0_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(8) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(7) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$dxport(7) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(6) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(8) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(6) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(5) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(6) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(3) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(2) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(5) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(2) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(3) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O I3=$iopadmap$dxport(0) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(1) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$dxport(3) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(2) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(4) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(22) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(21) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(23) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I1=$iopadmap$dxport(20) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(19) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(21) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(19) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(18) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_O_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(20) I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I0_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(19) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(18) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(15) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(18) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(16) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(17) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$dxport(17) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(16) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(14) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(13) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(15) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$dxport(13) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(12) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(14) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(12) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(11) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=$iopadmap$dxport(11) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(9) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(10) I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=$iopadmap$dxport(14) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(13) I2=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$dxport(12) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(9) I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=$iopadmap$dxport(8) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_O I1=$iopadmap$dxport(7) I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$uport(23) I2=$iopadmap$dxport(23) I3=$iopadmap$yport(0) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(22) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(24) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$uport(24) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(23) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(21) I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(25) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=$iopadmap$uport(25) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(24) I3=reset_LUT4_I0_13_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=$iopadmap$uport(24) I2=$iopadmap$dxport(24) I3=$iopadmap$yport(0) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(22) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=$iopadmap$uport(25) I2=$iopadmap$dxport(25) I3=$iopadmap$yport(0) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$dxport(23) I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I2_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I0_13_I2_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I1=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O_LUT4_I3_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I0_50_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110010101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_48_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O_LUT4_I1_O_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I2_7_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_I0_1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I0_44_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_43_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I1_LUT4_I0_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_1_O_LUT4_I2_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O_LUT4_I3_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=reset_LUT4_I0_41_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I3_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_1_I2 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=$iopadmap$xport(28) I1=$iopadmap$xport(30) I2=$iopadmap$xport(29) I3=$iopadmap$xport(31) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$xport(28) I3=$iopadmap$xport(30) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$xport(28) I3=$iopadmap$xport(30) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=$iopadmap$xport(27) I3=$iopadmap$xport(29) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(29) I2=$iopadmap$xport(27) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(28) I3=$iopadmap$xport(26) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(29) I3=$iopadmap$xport(27) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=reset_LUT4_I0_39_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I0_38_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$xport(25) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=$iopadmap$xport(27) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111100010101 +.subckt LUT4 I0=$iopadmap$xport(24) I1=$iopadmap$xport(26) I2=$iopadmap$xport(25) I3=$iopadmap$xport(23) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(27) I2=$iopadmap$xport(25) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(26) I3=$iopadmap$xport(24) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$iopadmap$xport(23) I1=$iopadmap$xport(25) I2=$iopadmap$xport(24) I3=$iopadmap$xport(26) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$xport(23) I3=$iopadmap$xport(25) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(24) I3=$iopadmap$xport(22) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$xport(22) I1=$iopadmap$xport(24) I2=$iopadmap$xport(23) I3=$iopadmap$xport(21) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$iopadmap$xport(20) I1=$iopadmap$xport(22) I2=$iopadmap$xport(21) I3=$iopadmap$xport(19) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$iopadmap$xport(20) I1=$iopadmap$xport(22) I2=$iopadmap$xport(21) I3=$iopadmap$xport(23) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$iopadmap$xport(18) I1=$iopadmap$xport(20) I2=$iopadmap$xport(19) I3=$iopadmap$xport(17) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$iopadmap$xport(18) I1=$iopadmap$xport(20) I2=$iopadmap$xport(19) I3=$iopadmap$xport(21) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(19) I2=$iopadmap$xport(17) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(18) I3=$iopadmap$xport(16) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(17) I2=$iopadmap$xport(15) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(16) I3=$iopadmap$xport(14) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(15) I2=$iopadmap$xport(13) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(14) I3=$iopadmap$xport(12) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(13) I2=$iopadmap$xport(11) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(12) I3=$iopadmap$xport(10) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(11) I2=$iopadmap$xport(9) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(10) I3=$iopadmap$xport(8) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000111111110 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(6) I3=$iopadmap$xport(4) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(5) I3=$iopadmap$xport(3) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$xport(3) I3=$iopadmap$xport(5) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$xport(3) I3=$iopadmap$xport(5) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(4) I2=$iopadmap$xport(2) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(4) I2=$iopadmap$xport(2) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$xport(1) I1=$iopadmap$xport(3) I2=$iopadmap$xport(2) I3=$iopadmap$xport(0) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(4) I3=$iopadmap$xport(2) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(7) I2=$iopadmap$xport(5) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$xport(6) I3=$iopadmap$xport(4) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$xport(7) I3=$iopadmap$xport(5) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$xport(6) I1=$iopadmap$xport(8) I2=$iopadmap$xport(7) I3=$iopadmap$xport(9) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$iopadmap$xport(5) I1=$iopadmap$xport(7) I2=$iopadmap$xport(6) I3=$iopadmap$xport(8) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$iopadmap$xport(7) I1=$iopadmap$xport(9) I2=$iopadmap$xport(8) I3=$iopadmap$xport(6) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$xport(9) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011110001 +.subckt LUT4 I0=$iopadmap$xport(6) I1=$iopadmap$xport(8) I2=$iopadmap$xport(7) I3=$iopadmap$xport(5) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$iopadmap$xport(7) I1=$iopadmap$xport(9) I2=$iopadmap$xport(8) I3=$iopadmap$xport(10) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$xport(9) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=$iopadmap$xport(11) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111100010101 +.subckt LUT4 I0=$iopadmap$xport(8) I1=$iopadmap$xport(10) I2=$iopadmap$xport(9) I3=$iopadmap$xport(7) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$iopadmap$xport(9) I1=$iopadmap$xport(11) I2=$iopadmap$xport(10) I3=$iopadmap$xport(12) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$xport(11) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=$iopadmap$xport(13) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111100010101 +.subckt LUT4 I0=$iopadmap$xport(10) I1=$iopadmap$xport(12) I2=$iopadmap$xport(11) I3=$iopadmap$xport(9) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$iopadmap$xport(11) I1=$iopadmap$xport(13) I2=$iopadmap$xport(12) I3=$iopadmap$xport(14) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$xport(13) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=$iopadmap$xport(15) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111100010101 +.subckt LUT4 I0=$iopadmap$xport(12) I1=$iopadmap$xport(14) I2=$iopadmap$xport(13) I3=$iopadmap$xport(11) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$iopadmap$xport(13) I1=$iopadmap$xport(15) I2=$iopadmap$xport(14) I3=$iopadmap$xport(16) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$xport(15) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=$iopadmap$xport(17) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111100010101 +.subckt LUT4 I0=$iopadmap$xport(14) I1=$iopadmap$xport(16) I2=$iopadmap$xport(15) I3=$iopadmap$xport(13) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$iopadmap$xport(15) I1=$iopadmap$xport(17) I2=$iopadmap$xport(16) I3=$iopadmap$xport(18) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$xport(17) I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=$iopadmap$xport(19) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111100010101 +.subckt LUT4 I0=$iopadmap$xport(16) I1=$iopadmap$xport(18) I2=$iopadmap$xport(17) I3=$iopadmap$xport(15) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$iopadmap$xport(17) I1=$iopadmap$xport(19) I2=$iopadmap$xport(18) I3=$iopadmap$xport(20) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(21) I2=$iopadmap$xport(19) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I1_I2 I2=$iopadmap$xport(20) I3=$iopadmap$xport(18) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=$iopadmap$xport(19) I1=$iopadmap$xport(21) I2=$iopadmap$xport(20) I3=$iopadmap$xport(22) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(23) I2=$iopadmap$xport(21) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I2 I2=$iopadmap$xport(22) I3=$iopadmap$xport(20) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=$iopadmap$xport(21) I1=$iopadmap$xport(23) I2=$iopadmap$xport(22) I3=$iopadmap$xport(24) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$xport(25) I2=$iopadmap$xport(23) I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I1=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I2=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=$iopadmap$xport(25) I1=$iopadmap$xport(27) I2=$iopadmap$xport(26) I3=$iopadmap$xport(28) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$iopadmap$xport(26) I1=$iopadmap$xport(28) I2=$iopadmap$xport(27) I3=$iopadmap$xport(25) O=reset_LUT4_I3_2_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I0_39_I3 I2=reset_LUT4_I0_39_I2 I3=reset_LUT4_I0_39_I1 O=reset_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I1_I2 I2=reset_LUT4_I3_3_I2 I3=$iopadmap$reset O=uport_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I0 I1=$iopadmap$uport(0) I2=reset_LUT4_I3_3_I2_LUT4_O_I2 I3=reset_LUT4_I3_3_I2_LUT4_O_I3 O=reset_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$yport(0) I3=$iopadmap$dxport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I2 I1=reset_LUT4_I3_3_I2_LUT4_O_I3 I2=reset_LUT4_I3_3_I2_LUT4_O_I0 I3=$iopadmap$uport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000101110 +.subckt LUT4 I0=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=reset_LUT4_I3_3_I2_LUT4_O_I2_LUT4_I0_O I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I3=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=reset_LUT4_I3_3_I2_LUT4_O_I2_LUT4_I0_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$iopadmap$xport(1) I1=reset_LUT4_I3_1_I2 I2=reset_LUT4_I0_38_I2 I3=$iopadmap$xport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001110111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_3_I2_LUT4_O_I3 I2=$iopadmap$uport(0) I3=reset_LUT4_I3_3_I2_LUT4_O_I0 O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O I1=reset_LUT4_I2_20_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110011001010 +.subckt LUT4 I0=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3 O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$dxport(1) I3=$iopadmap$dxport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001110010101111 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$yport(1) I2=$iopadmap$yport(2) I3=$iopadmap$yport(3) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011100011000111 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(3) I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=$iopadmap$uport(3) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(2) I2=$iopadmap$yport(1) I3=$iopadmap$yport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I1=$iopadmap$uport(2) I2=$iopadmap$dxport(2) I3=$iopadmap$yport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_I1_O_LUT4_I1_O I1=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=reset_LUT4_I0_51_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=reset_LUT4_I2_19_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 O=reset_LUT4_I3_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$uport(0) I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 I3=reset_LUT4_I3_3_I2_LUT4_O_I0 O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I1 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I1 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=$iopadmap$yport(0) I1=$iopadmap$dxport(2) I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I3=$iopadmap$uport(2) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(1) I2=$iopadmap$yport(1) I3=$iopadmap$yport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$auto$hilomap.cc:47:hilomap_worker$35946 I2=$iopadmap$dxport(0) I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$yport(2) I2=$iopadmap$yport(1) I3=$iopadmap$yport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(1) I3=$iopadmap$yport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 I1=$iopadmap$uport(1) I2=$iopadmap$dxport(1) I3=$iopadmap$yport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 I2=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I1 I3=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$auto$hilomap.cc:47:hilomap_worker$35946 I1=$iopadmap$dxport(0) I2=$iopadmap$yport(1) I3=$iopadmap$yport(0) O=reset_LUT4_I3_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=$iopadmap$uport(31) D=uport_ff_CQZ_D(31) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(30) D=uport_ff_CQZ_D(30) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(21) D=uport_ff_CQZ_D(21) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(20) D=uport_ff_CQZ_D(20) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(19) D=uport_ff_CQZ_D(19) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(18) D=uport_ff_CQZ_D(18) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(17) D=uport_ff_CQZ_D(17) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(16) D=uport_ff_CQZ_D(16) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(15) D=uport_ff_CQZ_D(15) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(14) D=uport_ff_CQZ_D(14) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(13) D=uport_ff_CQZ_D(13) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(12) D=uport_ff_CQZ_D(12) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(29) D=uport_ff_CQZ_D(29) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(11) D=uport_ff_CQZ_D(11) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(10) D=uport_ff_CQZ_D(10) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(9) D=uport_ff_CQZ_D(9) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(8) D=uport_ff_CQZ_D(8) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(7) D=uport_ff_CQZ_D(7) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(6) D=uport_ff_CQZ_D(6) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(5) D=uport_ff_CQZ_D(5) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(4) D=uport_ff_CQZ_D(4) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(3) D=uport_ff_CQZ_D(3) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(2) D=uport_ff_CQZ_D(2) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(28) D=uport_ff_CQZ_D(28) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(1) D=uport_ff_CQZ_D(1) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(0) D=uport_ff_CQZ_D(0) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(27) D=uport_ff_CQZ_D(27) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(26) D=uport_ff_CQZ_D(26) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(25) D=uport_ff_CQZ_D(25) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(24) D=uport_ff_CQZ_D(24) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(23) D=uport_ff_CQZ_D(23) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$uport(22) D=uport_ff_CQZ_D(22) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(31) D=xport_ff_CQZ_D(31) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(30) D=xport_ff_CQZ_D(30) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(21) D=xport_ff_CQZ_D(21) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(20) D=xport_ff_CQZ_D(20) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(19) D=xport_ff_CQZ_D(19) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(18) D=xport_ff_CQZ_D(18) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(17) D=xport_ff_CQZ_D(17) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(16) D=xport_ff_CQZ_D(16) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(15) D=xport_ff_CQZ_D(15) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(14) D=xport_ff_CQZ_D(14) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(13) D=xport_ff_CQZ_D(13) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(12) D=xport_ff_CQZ_D(12) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(29) D=xport_ff_CQZ_D(29) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(11) D=xport_ff_CQZ_D(11) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(10) D=xport_ff_CQZ_D(10) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(9) D=xport_ff_CQZ_D(9) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(8) D=xport_ff_CQZ_D(8) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(7) D=xport_ff_CQZ_D(7) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(6) D=xport_ff_CQZ_D(6) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(5) D=xport_ff_CQZ_D(5) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(4) D=xport_ff_CQZ_D(4) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(3) D=xport_ff_CQZ_D(3) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(2) D=xport_ff_CQZ_D(2) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(28) D=xport_ff_CQZ_D(28) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(1) D=xport_ff_CQZ_D(1) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(0) D=xport_ff_CQZ_D(0) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(27) D=xport_ff_CQZ_D(27) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(26) D=xport_ff_CQZ_D(26) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(25) D=xport_ff_CQZ_D(25) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(24) D=xport_ff_CQZ_D(24) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(23) D=xport_ff_CQZ_D(23) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$xport(22) D=xport_ff_CQZ_D(22) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(31) D=yport_ff_CQZ_D(31) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(30) D=yport_ff_CQZ_D(30) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(21) D=yport_ff_CQZ_D(21) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(20) D=yport_ff_CQZ_D(20) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(19) D=yport_ff_CQZ_D(19) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(18) D=yport_ff_CQZ_D(18) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(17) D=yport_ff_CQZ_D(17) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(16) D=yport_ff_CQZ_D(16) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(15) D=yport_ff_CQZ_D(15) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(14) D=yport_ff_CQZ_D(14) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(13) D=yport_ff_CQZ_D(13) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(12) D=yport_ff_CQZ_D(12) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(29) D=yport_ff_CQZ_D(29) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(11) D=yport_ff_CQZ_D(11) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(10) D=yport_ff_CQZ_D(10) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(9) D=yport_ff_CQZ_D(9) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(8) D=yport_ff_CQZ_D(8) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(7) D=yport_ff_CQZ_D(7) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(6) D=yport_ff_CQZ_D(6) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(5) D=yport_ff_CQZ_D(5) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(4) D=yport_ff_CQZ_D(4) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(3) D=yport_ff_CQZ_D(3) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(2) D=yport_ff_CQZ_D(2) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(28) D=yport_ff_CQZ_D(28) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(1) D=yport_ff_CQZ_D(1) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(0) D=yport_ff_CQZ_D(0) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(27) D=yport_ff_CQZ_D(27) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(26) D=yport_ff_CQZ_D(26) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(25) D=yport_ff_CQZ_D(25) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(24) D=yport_ff_CQZ_D(24) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(23) D=yport_ff_CQZ_D(23) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$yport(22) D=yport_ff_CQZ_D(22) QCK=$iopadmap$clk QEN=xport_ff_CQZ_QEN QRT=$auto$hilomap.cc:47:hilomap_worker$35946 QST=$auto$hilomap.cc:47:hilomap_worker$35946 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/diffeq_f_systemC/rtl/diffeq2.v:47.1-62.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.end diff --git a/BENCHMARK/diffeq_f_systemC/rtl/diffeq2.v b/BENCHMARK/diffeq_f_systemC/rtl/diffeq2.v new file mode 100644 index 00000000..f88fab26 --- /dev/null +++ b/BENCHMARK/diffeq_f_systemC/rtl/diffeq2.v @@ -0,0 +1,63 @@ + +/*-------------------------------------------------------------------------- +-------------------------------------------------------------------------- +-- File Name : diffeq.v +-- Author(s) : P. Sridhar +-- Affiliation : Laboratory for Digital Design Environments +-- Department of Electrical & Computer Engineering +-- University of Cincinnati +-- Date Created : June 1991. +-- Introduction : Behavioral description of a differential equation +-- solver written in a synthesizable subset of VHDL. +-- Source : Written in HardwareC by Rajesh Gupta, Stanford Univ. +-- Obtained from the Highlevel Synthesis Workshop +-- Repository. +-- +-- Modified For Synthesis by Jay(anta) Roy, University of Cincinnati. +-- Date Modified : Sept, 91. +-- +-- Disclaimer : This comes with absolutely no guarantees of any +-- kind (just stating the obvious ...) +-- +-- Acknowledgement : The Distributed Synthesis Systems research at +-- the Laboratory for Digital Design Environments, +-- University of Cincinnati, is sponsored in part +-- by the Defense Advanced Research Projects Agency +-- under order number 7056 monitored by the Federal +-- Bureau of Investigation under contract number +-- J-FBI-89-094. +-- +-------------------------------------------------------------------------- +-------------------------------------------------------------------------*/ +module diffeq_f_systemC(aport, dxport, xport, yport, uport, clk, reset); + +input clk; +input reset; +input [31:0]aport; +input [31:0]dxport; +output [31:0]xport; +output [31:0]yport; +output [31:0]uport; +reg [31:0]xport; +reg [31:0]yport; +reg [31:0]uport; +wire [31:0]temp; + +assign temp = uport * dxport; +always @(posedge clk ) +begin + if (reset == 1'b1) + begin + xport <= 0; + yport <= 0; + uport <= 0; + end +else + if (xport < aport) + begin + xport <= xport + dxport; + yport <= yport + temp;//(uport * dxport); + uport <= (uport - (temp/*(uport * dxport)*/ * (5 * xport))) - (dxport * (3 * yport)); + end +end +endmodule diff --git a/BENCHMARK/i2c_master_top/i2c_master_top_yosys.blif b/BENCHMARK/i2c_master_top/i2c_master_top_yosys.blif new file mode 100644 index 00000000..68b3e664 --- /dev/null +++ b/BENCHMARK/i2c_master_top/i2c_master_top_yosys.blif @@ -0,0 +1,2085 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model i2c_master_top +.inputs wb_clk_i wb_rst_i arst_i wb_adr_i(0) wb_adr_i(1) wb_adr_i(2) wb_dat_i(0) wb_dat_i(1) wb_dat_i(2) wb_dat_i(3) wb_dat_i(4) wb_dat_i(5) wb_dat_i(6) wb_dat_i(7) wb_we_i wb_stb_i wb_cyc_i scl_pad_i sda_pad_i +.outputs wb_dat_o(0) wb_dat_o(1) wb_dat_o(2) wb_dat_o(3) wb_dat_o(4) wb_dat_o(5) wb_dat_o(6) wb_dat_o(7) wb_ack_o wb_inta_o scl_pad_o scl_padoen_o sda_pad_o sda_padoen_o tip_o DrivingI2cBusOut TP1 TP2 +.names $false +.names $true +1 +.names $undef +.subckt logic_1 a=$auto$hilomap.cc:39:hilomap_worker$5532 +.subckt logic_0 a=byte_controller.bit_controller.al +.subckt out_buff A=byte_controller.DrivingI2cBusOut Q=DrivingI2cBusOut +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=byte_controller.TP1 Q=TP1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=byte_controller.TP2 Q=TP2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=arst_i Q=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=scl_pad_i Q=byte_controller.bit_controller.scl_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=byte_controller.bit_controller.al Q=scl_pad_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=byte_controller.bit_controller.scl_oen Q=scl_padoen_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=sda_pad_i Q=byte_controller.bit_controller.sda_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=byte_controller.bit_controller.al Q=sda_pad_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=byte_controller.bit_controller.sda_oen Q=sda_padoen_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sr(1) Q=tip_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=wb_ack_i Q=wb_ack_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=wb_adr_i(0) Q=$iopadmap$wb_adr_i(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_adr_i(1) Q=$iopadmap$wb_adr_i(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_adr_i(2) Q=$iopadmap$wb_adr_i(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_clk_i Q=byte_controller.bit_controller.clk +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_cyc_i Q=$iopadmap$wb_cyc_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(0) Q=$iopadmap$wb_dat_i(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(1) Q=$iopadmap$wb_dat_i(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(2) Q=$iopadmap$wb_dat_i(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(3) Q=$iopadmap$wb_dat_i(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(4) Q=$iopadmap$wb_dat_i(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(5) Q=$iopadmap$wb_dat_i(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(6) Q=$iopadmap$wb_dat_i(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(7) Q=$iopadmap$wb_dat_i(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$wb_dat_o(0) Q=wb_dat_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$wb_dat_o(1) Q=wb_dat_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$wb_dat_o(2) Q=wb_dat_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$wb_dat_o(3) Q=wb_dat_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$wb_dat_o(4) Q=wb_dat_o(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$wb_dat_o(5) Q=wb_dat_o(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$wb_dat_o(6) Q=wb_dat_o(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$wb_dat_o(7) Q=wb_dat_o(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$wb_inta_o Q=wb_inta_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=wb_rst_i Q=byte_controller.bit_controller.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_stb_i Q=$iopadmap$wb_stb_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_we_i Q=$iopadmap$wb_we_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt LUT4 I0=byte_controller.core_cmd(4) I1=byte_controller.core_cmd(3) I2=byte_controller.core_cmd(0) I3=byte_controller.core_cmd(2) O=byte_controller.DrivingI2cBusOut +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111110 +.subckt ff CQZ=byte_controller.TP1 D=TP1_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O I2=byte_controller.TP1 I3=byte_controller.bit_controller.clk_cnt(0) O=TP1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=byte_controller.bit_controller.cnt(2) I1=byte_controller.bit_controller.cnt(3) I2=byte_controller.TP2 I3=byte_controller.TP1 O=byte_controller.bit_controller.cnt_ff_CQZ_11_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=byte_controller.TP2 D=TP2_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(1) I1=byte_controller.TP2 I2=byte_controller.TP1 I3=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O O=TP2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101011000011 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(1) I2=byte_controller.read I3=al O=al_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=$iopadmap$wb_adr_i(1) I1=byte_controller.din(5) I2=al_LUT4_I3_O I3=$iopadmap$wb_adr_i(0) O=al_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt ff CQZ=al D=al_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:283.2-304.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=al I2=byte_controller.bit_controller.rst I3=byte_controller.start O=al_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cr_LUT4_I1_I0 I1=byte_controller.ack_in I2=byte_controller.din(3) I3=cr_LUT4_I1_I3 O=byte_controller.ack_in_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=byte_controller.ack_in_LUT4_I1_O_LUT4_I3_I0 I1=byte_controller.ack_in_LUT4_I1_O_LUT4_I3_I1 I2=$iopadmap$wb_adr_i(2) I3=byte_controller.ack_in_LUT4_I1_O O=cr_LUT4_I1_O_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111111111 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(11) I1=byte_controller.bit_controller.clk_cnt(3) I2=cr_LUT4_I1_O_LUT4_I3_I0_LUT4_O_I3 I3=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I0_LUT4_O_I3 O=byte_controller.ack_in_LUT4_I1_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=ctr(3) I1=$iopadmap$wb_adr_i(1) I2=byte_controller.dout(3) I3=irq_flag_LUT4_I0_I3_LUT4_I2_O O=byte_controller.ack_in_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=byte_controller.c_state(5) I1=byte_controller.bit_controller.cmd_ack I2=byte_controller.c_state(3) I3=byte_controller.ack_in O=byte_controller.ack_in_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt ff CQZ=byte_controller.ack_in D=wb_dat_i_LUT4_I2_4_O(3) QCK=byte_controller.bit_controller.clk QEN=byte_controller.ack_in_ff_CQZ_QEN QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:221.2-238.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=irq_flag_LUT4_I0_I1 I1=byte_controller.bit_controller.ena I2=wb_we_i_LUT4_I2_O I3=byte_controller.bit_controller.rst O=byte_controller.ack_in_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111110000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.ack_out I3=byte_controller.bit_controller.rst O=rxack_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=byte_controller.ack_out D=byte_controller.ack_out_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.ack_out_ff_CQZ_QEN QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.rst I2=byte_controller.c_state(3) I3=byte_controller.bit_controller.cmd_ack O=byte_controller.ack_out_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(1) I2=byte_controller.stop I3=byte_controller.bit_controller.busy O=byte_controller.bit_controller.busy_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=$iopadmap$wb_adr_i(1) I1=byte_controller.din(6) I2=byte_controller.bit_controller.busy_LUT4_I3_O I3=$iopadmap$wb_adr_i(0) O=byte_controller.bit_controller.busy_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt ff CQZ=byte_controller.bit_controller.busy D=byte_controller.bit_controller.busy_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:343.5-346.76|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.cSCL(0) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.cSCL_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.cSCL(1) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.fSCL_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=byte_controller.bit_controller.cSCL(1) D=byte_controller.bit_controller.cSCL_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:249.5-264.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.bit_controller.cSCL(0) D=scl_pad_i_LUT4_I2_O QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:249.5-264.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.cSDA(0) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.cSDA_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.cSDA(1) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.fSDA_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=byte_controller.bit_controller.cSDA(1) D=byte_controller.bit_controller.cSDA_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:249.5-264.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.bit_controller.cSDA(0) D=sda_pad_i_LUT4_I2_O QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:249.5-264.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.bit_controller.c_state(17) D=byte_controller.bit_controller.c_state_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.bit_controller.c_state(16) D=byte_controller.bit_controller.c_state_ff_CQZ_1_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.bit_controller.c_state(7) D=byte_controller.bit_controller.c_state_ff_CQZ_10_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(8) I1=byte_controller.bit_controller.c_state(7) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(6) D=byte_controller.bit_controller.c_state_ff_CQZ_11_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(7) I1=byte_controller.bit_controller.c_state(6) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(5) D=byte_controller.bit_controller.c_state_ff_CQZ_12_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(6) I1=byte_controller.bit_controller.c_state(5) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(4) D=byte_controller.bit_controller.c_state_ff_CQZ_13_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state_ff_CQZ_13_D_LUT4_O_I0 I1=byte_controller.core_cmd(2) I2=byte_controller.bit_controller.c_state_ff_CQZ_D_LUT4_O_I2 I3=byte_controller.bit_controller.c_state(4) O=byte_controller.bit_controller.c_state_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100010001000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.c_state_ff_CQZ_13_D_LUT4_O_I0 I3=byte_controller.core_cmd(2) O=byte_controller.bit_controller.c_state_ff_CQZ_13_D_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.c_state(0) I2=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I3 I3=byte_controller.core_cmd(1) O=byte_controller.bit_controller.c_state_ff_CQZ_13_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=byte_controller.bit_controller.c_state(3) D=byte_controller.bit_controller.c_state_ff_CQZ_14_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(4) I1=byte_controller.bit_controller.c_state(3) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(2) D=byte_controller.bit_controller.c_state_ff_CQZ_15_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(3) I1=byte_controller.bit_controller.c_state(2) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(1) D=byte_controller.bit_controller.c_state_ff_CQZ_16_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(2) I1=byte_controller.bit_controller.c_state(1) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(0) D=byte_controller.bit_controller.c_state_ff_CQZ_17_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt LUT4 I0=byte_controller.core_cmd(3) I1=byte_controller.core_cmd(4) I2=byte_controller.bit_controller.c_state_ff_CQZ_13_D_LUT4_O_I0_LUT4_I2_O I3=byte_controller.bit_controller.c_state_ff_CQZ_17_D_LUT4_O_I3 O=byte_controller.bit_controller.c_state_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100010000 +.subckt LUT4 I0=byte_controller.bit_controller.c_state_ff_CQZ_17_D_LUT4_O_I3_LUT4_O_I0 I1=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I2 I2=byte_controller.bit_controller.c_state(0) I3=byte_controller.bit_controller.c_state_ff_CQZ_D_LUT4_O_I2 O=byte_controller.bit_controller.c_state_ff_CQZ_17_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001110111 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.c_state(9) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.c_state_ff_CQZ_17_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=byte_controller.bit_controller.c_state(17) I1=byte_controller.bit_controller.c_state(16) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(15) D=byte_controller.bit_controller.c_state_ff_CQZ_2_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(16) I1=byte_controller.bit_controller.c_state(15) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(14) D=byte_controller.bit_controller.c_state_ff_CQZ_3_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(15) I1=byte_controller.bit_controller.c_state(14) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(13) D=byte_controller.bit_controller.c_state_ff_CQZ_4_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(14) I1=byte_controller.bit_controller.c_state(13) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(12) D=byte_controller.bit_controller.c_state_ff_CQZ_5_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state_ff_CQZ_13_D_LUT4_O_I0_LUT4_I2_O I1=byte_controller.core_cmd(3) I2=byte_controller.bit_controller.c_state_ff_CQZ_D_LUT4_O_I2 I3=byte_controller.bit_controller.c_state(12) O=byte_controller.bit_controller.c_state_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100010001000 +.subckt ff CQZ=byte_controller.bit_controller.c_state(11) D=byte_controller.bit_controller.c_state_ff_CQZ_6_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(12) I1=byte_controller.bit_controller.c_state(11) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(10) D=byte_controller.bit_controller.c_state_ff_CQZ_7_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(11) I1=byte_controller.bit_controller.c_state(10) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(9) D=byte_controller.bit_controller.c_state_ff_CQZ_8_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state(10) I1=byte_controller.bit_controller.c_state(9) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt ff CQZ=byte_controller.bit_controller.c_state(8) D=byte_controller.bit_controller.c_state_ff_CQZ_9_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.c_state_ff_CQZ_9_D_LUT4_O_I0 I1=byte_controller.bit_controller.c_state(8) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.c_state(0) I3=byte_controller.core_cmd(1) O=byte_controller.bit_controller.c_state_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.c_state_ff_CQZ_D_LUT4_O_I1 I2=byte_controller.bit_controller.c_state_ff_CQZ_D_LUT4_O_I2 I3=byte_controller.bit_controller.c_state(17) O=byte_controller.bit_controller.c_state_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.c_state_ff_CQZ_13_D_LUT4_O_I0_LUT4_I2_O I2=byte_controller.core_cmd(4) I3=byte_controller.core_cmd(3) O=byte_controller.bit_controller.c_state_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.clk_en O=byte_controller.bit_controller.c_state_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=byte_controller.bit_controller.clk_en D=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt ff CQZ=byte_controller.bit_controller.cmd_ack D=byte_controller.bit_controller.cmd_ack_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:399.5-591.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I0 I1=byte_controller.shift_LUT4_I2_I0 I2=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I2 I3=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I3 O=byte_controller.bit_controller.cmd_ack_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=byte_controller.bit_controller.c_state(10) I3=byte_controller.shift_LUT4_I2_I0 O=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.c_state(14) I2=byte_controller.bit_controller.c_state(6) I3=byte_controller.bit_controller.c_state(2) O=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.c_state(5) I2=byte_controller.bit_controller.c_state(13) I3=byte_controller.bit_controller.c_state(1) O=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.clk_en I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=byte_controller.bit_controller.cnt(15) D=byte_controller.bit_controller.cnt_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.cnt(14) D=byte_controller.bit_controller.cnt_ff_CQZ_1_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.cnt(5) D=byte_controller.bit_controller.cnt_ff_CQZ_10_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O I2=byte_controller.bit_controller.cnt_ff_CQZ_10_D_LUT4_O_I2 I3=byte_controller.bit_controller.clk_cnt(5) O=byte_controller.bit_controller.cnt_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt(5) I2=byte_controller.bit_controller.cnt_ff_CQZ_11_D_LUT4_O_I1 I3=byte_controller.bit_controller.cnt(4) O=byte_controller.bit_controller.cnt_ff_CQZ_10_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt ff CQZ=byte_controller.bit_controller.cnt(4) D=byte_controller.bit_controller.cnt_ff_CQZ_11_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(4) I1=byte_controller.bit_controller.cnt_ff_CQZ_11_D_LUT4_O_I1 I2=byte_controller.bit_controller.cnt(4) I3=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O O=byte_controller.bit_controller.cnt_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101000111100 +.subckt ff CQZ=byte_controller.bit_controller.cnt(3) D=byte_controller.bit_controller.cnt_ff_CQZ_12_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O I2=byte_controller.bit_controller.cnt_ff_CQZ_12_D_LUT4_O_I2 I3=byte_controller.bit_controller.clk_cnt(3) O=byte_controller.bit_controller.cnt_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=byte_controller.bit_controller.cnt(2) I1=byte_controller.TP2 I2=byte_controller.TP1 I3=byte_controller.bit_controller.cnt(3) O=byte_controller.bit_controller.cnt_ff_CQZ_12_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000001 +.subckt ff CQZ=byte_controller.bit_controller.cnt(2) D=byte_controller.bit_controller.cnt_ff_CQZ_13_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O I2=byte_controller.bit_controller.cnt_ff_CQZ_13_D_LUT4_O_I2 I3=byte_controller.bit_controller.clk_cnt(2) O=byte_controller.bit_controller.cnt_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt(2) I2=byte_controller.TP1 I3=byte_controller.TP2 O=byte_controller.bit_controller.cnt_ff_CQZ_13_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_1_D_LUT4_O_I1 I2=byte_controller.bit_controller.clk_cnt(14) I3=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O O=byte_controller.bit_controller.cnt_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=byte_controller.bit_controller.cnt(13) I1=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1 I2=byte_controller.bit_controller.cnt(14) I3=byte_controller.bit_controller.dSCL_LUT4_I2_O O=byte_controller.bit_controller.cnt_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100000000 +.subckt ff CQZ=byte_controller.bit_controller.cnt(13) D=byte_controller.bit_controller.cnt_ff_CQZ_2_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(13) I1=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1 I2=byte_controller.bit_controller.cnt(13) I3=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O O=byte_controller.bit_controller.cnt_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101000111100 +.subckt LUT4 I0=byte_controller.bit_controller.cnt_ff_CQZ_11_D_LUT4_O_I1 I1=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 I2=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2 I3=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I3 O=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 I3=byte_controller.bit_controller.cnt_ff_CQZ_11_D_LUT4_O_I1 O=byte_controller.bit_controller.cnt_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt(6) I2=byte_controller.bit_controller.cnt(5) I3=byte_controller.bit_controller.cnt(4) O=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt(7) I2=byte_controller.bit_controller.cnt(9) I3=byte_controller.bit_controller.cnt(8) O=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt(11) I2=byte_controller.bit_controller.cnt(10) I3=byte_controller.bit_controller.cnt(12) O=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt ff CQZ=byte_controller.bit_controller.cnt(12) D=byte_controller.bit_controller.cnt_ff_CQZ_3_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O I2=byte_controller.bit_controller.cnt_ff_CQZ_3_D_LUT4_O_I2 I3=byte_controller.bit_controller.clk_cnt(12) O=byte_controller.bit_controller.cnt_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=byte_controller.bit_controller.cnt(10) I1=byte_controller.bit_controller.cnt(11) I2=byte_controller.bit_controller.cnt_ff_CQZ_5_D_LUT4_O_I1 I3=byte_controller.bit_controller.cnt(12) O=byte_controller.bit_controller.cnt_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100010000 +.subckt ff CQZ=byte_controller.bit_controller.cnt(11) D=byte_controller.bit_controller.cnt_ff_CQZ_4_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O I2=byte_controller.bit_controller.cnt_ff_CQZ_4_D_LUT4_O_I2 I3=byte_controller.bit_controller.clk_cnt(11) O=byte_controller.bit_controller.cnt_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt(11) I2=byte_controller.bit_controller.cnt_ff_CQZ_5_D_LUT4_O_I1 I3=byte_controller.bit_controller.cnt(10) O=byte_controller.bit_controller.cnt_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt ff CQZ=byte_controller.bit_controller.cnt(10) D=byte_controller.bit_controller.cnt_ff_CQZ_5_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(10) I1=byte_controller.bit_controller.cnt_ff_CQZ_5_D_LUT4_O_I1 I2=byte_controller.bit_controller.cnt(10) I3=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O O=byte_controller.bit_controller.cnt_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101000111100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2 I3=byte_controller.bit_controller.cnt_ff_CQZ_8_D_LUT4_O_I1 O=byte_controller.bit_controller.cnt_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=byte_controller.bit_controller.cnt(9) D=byte_controller.bit_controller.cnt_ff_CQZ_6_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O I2=byte_controller.bit_controller.cnt_ff_CQZ_6_D_LUT4_O_I2 I3=byte_controller.bit_controller.clk_cnt(9) O=byte_controller.bit_controller.cnt_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=byte_controller.bit_controller.cnt(8) I1=byte_controller.bit_controller.cnt(7) I2=byte_controller.bit_controller.cnt_ff_CQZ_8_D_LUT4_O_I1 I3=byte_controller.bit_controller.cnt(9) O=byte_controller.bit_controller.cnt_ff_CQZ_6_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100010000 +.subckt ff CQZ=byte_controller.bit_controller.cnt(8) D=byte_controller.bit_controller.cnt_ff_CQZ_7_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O I2=byte_controller.bit_controller.cnt_ff_CQZ_7_D_LUT4_O_I2 I3=byte_controller.bit_controller.clk_cnt(8) O=byte_controller.bit_controller.cnt_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt(8) I2=byte_controller.bit_controller.cnt_ff_CQZ_8_D_LUT4_O_I1 I3=byte_controller.bit_controller.cnt(7) O=byte_controller.bit_controller.cnt_ff_CQZ_7_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt ff CQZ=byte_controller.bit_controller.cnt(7) D=byte_controller.bit_controller.cnt_ff_CQZ_8_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(7) I1=byte_controller.bit_controller.cnt_ff_CQZ_8_D_LUT4_O_I1 I2=byte_controller.bit_controller.cnt(7) I3=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O O=byte_controller.bit_controller.cnt_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101000111100 +.subckt ff CQZ=byte_controller.bit_controller.cnt(6) D=byte_controller.bit_controller.cnt_ff_CQZ_9_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.slave_wait_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:222.5-242.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O I2=byte_controller.bit_controller.cnt_ff_CQZ_9_D_LUT4_O_I2 I3=byte_controller.bit_controller.clk_cnt(6) O=byte_controller.bit_controller.cnt_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=byte_controller.bit_controller.cnt(4) I1=byte_controller.bit_controller.cnt(5) I2=byte_controller.bit_controller.cnt_ff_CQZ_11_D_LUT4_O_I1 I3=byte_controller.bit_controller.cnt(6) O=byte_controller.bit_controller.cnt_ff_CQZ_9_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100010000 +.subckt LUT4 I0=byte_controller.bit_controller.dSCL_LUT4_I2_O I1=byte_controller.bit_controller.cnt(15) I2=byte_controller.bit_controller.clk_cnt(15) I3=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3 O=byte_controller.bit_controller.cnt_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100001110000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3 I2=byte_controller.bit_controller.cnt(15) I3=byte_controller.bit_controller.dSCL_LUT4_I2_O O=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=byte_controller.bit_controller.cnt(14) I1=byte_controller.bit_controller.cnt(13) I2=byte_controller.bit_controller.cnt_ff_CQZ_2_D_LUT4_O_I1 I3=byte_controller.bit_controller.dSCL_LUT4_I2_O O=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=byte_controller.bit_controller.sSCL I1=byte_controller.bit_controller.scl_oen I2=byte_controller.bit_controller.dSCL I3=byte_controller.bit_controller.ena_LUT4_I2_O O=byte_controller.bit_controller.dSCL_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.sSCL I3=byte_controller.bit_controller.dSCL O=byte_controller.bit_controller.dout_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=byte_controller.bit_controller.dSCL D=byte_controller.bit_controller.dSCL_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:294.5-318.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.sSCL I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.dSCL_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.dSDA I2=byte_controller.bit_controller.sSCL I3=byte_controller.bit_controller.dSDA_ff_CQZ_D O=byte_controller.bit_controller.sta_condition_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=byte_controller.bit_controller.rst I1=byte_controller.bit_controller.dSDA I2=byte_controller.bit_controller.sSCL I3=byte_controller.bit_controller.sSDA O=byte_controller.bit_controller.sto_condition_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt ff CQZ=byte_controller.bit_controller.dSDA D=byte_controller.bit_controller.dSDA_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:294.5-318.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.dout I3=byte_controller.bit_controller.rst O=byte_controller.ack_out_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=byte_controller.bit_controller.dout D=byte_controller.bit_controller.sSDA QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.dout_ff_CQZ_QEN QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:373.5-374.41|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=byte_controller.bit_controller.dscl_oen I1=byte_controller.bit_controller.scl_oen I2=byte_controller.bit_controller.slave_wait I3=byte_controller.bit_controller.sSCL O=byte_controller.bit_controller.slave_wait_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt ff CQZ=byte_controller.bit_controller.dscl_oen D=byte_controller.bit_controller.scl_oen QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:207.5-208.30|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.ena I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.ena_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=byte_controller.bit_controller.ena D=$auto$hilomap.cc:39:hilomap_worker$5532 QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt ff CQZ=byte_controller.bit_controller.fSCL(2) D=byte_controller.bit_controller.fSCL_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.fSCL_ff_CQZ_QEN QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:275.5-290.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt ff CQZ=byte_controller.bit_controller.fSCL(1) D=byte_controller.bit_controller.fSCL_ff_CQZ_1_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.fSCL_ff_CQZ_QEN QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:275.5-290.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.fSCL(0) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.fSCL_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=byte_controller.bit_controller.fSCL(0) D=byte_controller.bit_controller.fSCL_ff_CQZ_2_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.fSCL_ff_CQZ_QEN QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:275.5-290.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.fSCL(1) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.fSCL_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=byte_controller.bit_controller.fSDA(2) D=byte_controller.bit_controller.fSDA_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.fSCL_ff_CQZ_QEN QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:275.5-290.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt ff CQZ=byte_controller.bit_controller.fSDA(1) D=byte_controller.bit_controller.fSDA_ff_CQZ_1_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.fSCL_ff_CQZ_QEN QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:275.5-290.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.fSDA(0) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.fSDA_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=byte_controller.bit_controller.fSDA(0) D=byte_controller.bit_controller.fSDA_ff_CQZ_2_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.fSCL_ff_CQZ_QEN QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:275.5-290.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.fSDA(1) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.fSDA_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(13) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(12) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_1_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(3) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_10_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(5) I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_10_D_LUT4_O_I1 I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O I3=byte_controller.bit_controller.ena_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt(2) I1=byte_controller.bit_controller.filter_cnt(1) I2=byte_controller.bit_controller.filter_cnt(0) I3=byte_controller.bit_controller.filter_cnt(3) O=byte_controller.bit_controller.filter_cnt_ff_CQZ_10_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000001 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(2) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_11_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_11_D_LUT4_O_I1 I2=byte_controller.bit_controller.clk_cnt(4) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt(1) I1=byte_controller.bit_controller.filter_cnt(0) I2=byte_controller.bit_controller.filter_cnt(2) I3=byte_controller.bit_controller.ena_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_11_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(1) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_12_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_12_D_LUT4_O_I1 I2=byte_controller.bit_controller.clk_cnt(3) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.ena_LUT4_I2_O I2=byte_controller.bit_controller.filter_cnt(0) I3=byte_controller.bit_controller.filter_cnt(1) O=byte_controller.bit_controller.filter_cnt_ff_CQZ_12_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(0) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_13_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(2) I1=byte_controller.bit_controller.filter_cnt(0) I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O I3=byte_controller.bit_controller.ena_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt_ff_CQZ_1_D_LUT4_O_I0 I1=byte_controller.bit_controller.filter_cnt(12) I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_1_D_LUT4_O_I2 I3=byte_controller.bit_controller.ena_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001110000000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.clk_cnt(14) I3=byte_controller.bit_controller.filter_cnt(13) O=byte_controller.bit_controller.filter_cnt_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I2 I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 O=byte_controller.bit_controller.filter_cnt_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt(12) I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I2 I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3 O=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.filter_cnt(11) I3=byte_controller.bit_controller.filter_cnt(10) O=byte_controller.bit_controller.filter_cnt_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(11) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_2_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O I1=byte_controller.bit_controller.clk_cnt(13) I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_2_D_LUT4_O_I2 I3=byte_controller.bit_controller.ena_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.filter_cnt(11) I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 I3=byte_controller.bit_controller.filter_cnt(10) O=byte_controller.bit_controller.filter_cnt_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(10) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D_LUT4_O_I1 I2=byte_controller.bit_controller.clk_cnt(12) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.ena_LUT4_I2_O I2=byte_controller.bit_controller.filter_cnt(10) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 O=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3 O=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.filter_cnt(7) I2=byte_controller.bit_controller.filter_cnt(9) I3=byte_controller.bit_controller.filter_cnt(8) O=byte_controller.bit_controller.filter_cnt_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(9) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_4_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.ena_LUT4_I2_O I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_4_D_LUT4_O_I3 O=byte_controller.bit_controller.filter_cnt_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(11) I1=byte_controller.bit_controller.filter_cnt(13) I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_4_D_LUT4_O_I3_LUT4_O_I2 I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2 O=byte_controller.bit_controller.filter_cnt_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101011110000 +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt(8) I1=byte_controller.bit_controller.filter_cnt(7) I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3 I3=byte_controller.bit_controller.filter_cnt(9) O=byte_controller.bit_controller.filter_cnt_ff_CQZ_4_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100010000 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(8) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_5_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_5_D_LUT4_O_I1 I2=byte_controller.bit_controller.clk_cnt(10) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt(7) I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3 I2=byte_controller.bit_controller.filter_cnt(8) I3=byte_controller.bit_controller.ena_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(7) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_6_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_6_D_LUT4_O_I1 I2=byte_controller.bit_controller.clk_cnt(9) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.ena_LUT4_I2_O I2=byte_controller.bit_controller.filter_cnt(7) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3 O=byte_controller.bit_controller.filter_cnt_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt(4) I1=byte_controller.bit_controller.filter_cnt(5) I2=byte_controller.bit_controller.filter_cnt(6) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 O=byte_controller.bit_controller.filter_cnt_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(6) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_7_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(8) I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_7_D_LUT4_O_I1 I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O I3=byte_controller.bit_controller.ena_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt(4) I1=byte_controller.bit_controller.filter_cnt(5) I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I3=byte_controller.bit_controller.filter_cnt(6) O=byte_controller.bit_controller.filter_cnt_ff_CQZ_7_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100010000 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(5) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_8_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_8_D_LUT4_O_I1 I2=byte_controller.bit_controller.clk_cnt(7) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt(4) I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I2=byte_controller.bit_controller.filter_cnt(5) I3=byte_controller.bit_controller.ena_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt ff CQZ=byte_controller.bit_controller.filter_cnt(4) D=byte_controller.bit_controller.filter_cnt_ff_CQZ_9_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:268.5-272.58|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.filter_cnt_ff_CQZ_9_D_LUT4_O_I1 I2=byte_controller.bit_controller.clk_cnt(6) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.ena_LUT4_I2_O I2=byte_controller.bit_controller.filter_cnt(4) I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 O=byte_controller.bit_controller.filter_cnt_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=byte_controller.bit_controller.filter_cnt(2) I1=byte_controller.bit_controller.filter_cnt(3) I2=byte_controller.bit_controller.filter_cnt(1) I3=byte_controller.bit_controller.filter_cnt(0) O=byte_controller.bit_controller.filter_cnt_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(15) I1=byte_controller.bit_controller.filter_cnt(13) I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2 I3=byte_controller.bit_controller.ena_LUT4_I2_O O=byte_controller.bit_controller.filter_cnt_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110000000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2 I3=byte_controller.bit_controller.filter_cnt(13) O=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.filter_cnt_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O O=byte_controller.bit_controller.fSCL_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=byte_controller.bit_controller.sSCL D=byte_controller.bit_controller.sSCL_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:294.5-318.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt LUT4 I0=byte_controller.bit_controller.fSCL(1) I1=byte_controller.bit_controller.fSCL(2) I2=byte_controller.bit_controller.fSCL(0) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.sSCL_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111101000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.sSDA I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.dSDA_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=byte_controller.bit_controller.sSDA D=byte_controller.bit_controller.sSDA_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:294.5-318.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt LUT4 I0=byte_controller.bit_controller.fSDA(1) I1=byte_controller.bit_controller.fSDA(2) I2=byte_controller.bit_controller.fSDA(0) I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.sSDA_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111101000 +.subckt ff CQZ=byte_controller.bit_controller.scl_oen D=byte_controller.bit_controller.scl_oen_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.scl_oen_ff_CQZ_QEN QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:399.5-591.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.scl_oen_ff_CQZ_D_LUT4_O_I3 O=byte_controller.bit_controller.scl_oen_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.scl_oen_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I2 O=byte_controller.bit_controller.scl_oen_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.rst I1=byte_controller.bit_controller.c_state(4) I2=byte_controller.bit_controller.c_state(8) I3=byte_controller.bit_controller.c_state(12) O=byte_controller.bit_controller.scl_oen_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.c_state_ff_CQZ_D_LUT4_O_I2 I2=byte_controller.bit_controller.scl_oen_ff_CQZ_QEN_LUT4_O_I2 I3=byte_controller.bit_controller.scl_oen_ff_CQZ_D_LUT4_O_I3 O=byte_controller.bit_controller.scl_oen_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=byte_controller.bit_controller.c_state(2) I1=byte_controller.bit_controller.c_state(6) I2=byte_controller.bit_controller.scl_oen_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2 I3=byte_controller.bit_controller.scl_oen_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 O=byte_controller.bit_controller.scl_oen_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=byte_controller.bit_controller.c_state(14) I1=byte_controller.bit_controller.c_state(10) I2=byte_controller.bit_controller.c_state(11) I3=byte_controller.bit_controller.c_state(15) O=byte_controller.bit_controller.scl_oen_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=byte_controller.bit_controller.c_state(3) I1=byte_controller.bit_controller.c_state(9) I2=byte_controller.bit_controller.c_state(7) I3=byte_controller.bit_controller.c_state(16) O=byte_controller.bit_controller.scl_oen_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=byte_controller.bit_controller.sda_oen D=byte_controller.bit_controller.sda_oen_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.sda_oen_ff_CQZ_QEN QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:399.5-591.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt LUT4 I0=byte_controller.core_txd_LUT4_I1_I0 I1=byte_controller.core_txd_LUT4_I1_I3 I2=byte_controller.bit_controller.sda_oen_ff_CQZ_QEN_LUT4_O_I2 I3=byte_controller.bit_controller.c_state_ff_CQZ_D_LUT4_O_I2 O=byte_controller.bit_controller.sda_oen_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=byte_controller.bit_controller.c_state(13) I1=byte_controller.bit_controller.c_state(12) I2=byte_controller.bit_controller.cmd_ack_ff_CQZ_D_LUT4_O_I3 I3=byte_controller.bit_controller.scl_oen_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2 O=byte_controller.bit_controller.sda_oen_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.slave_wait I3=byte_controller.bit_controller.cnt_ff_CQZ_D_LUT4_O_I3_LUT4_I1_O O=byte_controller.bit_controller.slave_wait_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=byte_controller.bit_controller.slave_wait D=byte_controller.bit_controller.slave_wait_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:212.5-214.87|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.busy I1=byte_controller.bit_controller.sta_condition I2=byte_controller.bit_controller.sto_condition I3=byte_controller.bit_controller.rst O=byte_controller.bit_controller.busy_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt ff CQZ=byte_controller.bit_controller.sta_condition D=byte_controller.bit_controller.sta_condition_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:324.5-339.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.bit_controller.sto_condition D=byte_controller.bit_controller.sto_condition_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_bit_ctrl.v:324.5-339.10|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:166.22-186.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.c_state(6) D=byte_controller.c_state_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.c_state(5) D=byte_controller.c_state_ff_CQZ_1_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.rst I1=byte_controller.c_state_ff_CQZ_1_D_LUT4_O_I1 I2=byte_controller.read I3=byte_controller.c_state_ff_CQZ_1_D_LUT4_O_I3 O=byte_controller.c_state_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100010000 +.subckt LUT4 I0=byte_controller.start I1=byte_controller.cmd_ack_LUT4_I3_O_LUT4_I3_O I2=byte_controller.bit_controller.cmd_ack I3=byte_controller.c_state(6) O=byte_controller.c_state_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.c_state(5) I2=byte_controller.bit_controller.rst I3=byte_controller.c_state_ff_CQZ_2_D_LUT4_O_I0 O=byte_controller.c_state_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=byte_controller.c_state(4) D=byte_controller.c_state_ff_CQZ_2_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.c_state_ff_CQZ_2_D_LUT4_I3_I0 I1=byte_controller.c_state_ff_CQZ_2_D_LUT4_I3_I1 I2=byte_controller.c_state_ff_CQZ_2_D_LUT4_I3_I2 I3=byte_controller.c_state_ff_CQZ_2_D O=byte_controller.core_cmd_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.c_state(5) I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I3 O=byte_controller.c_state_ff_CQZ_2_D_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=byte_controller.c_state(5) I1=byte_controller.c_state(2) I2=byte_controller.c_state(3) I3=byte_controller.c_state(4) O=byte_controller.c_state_ff_CQZ_2_D_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=byte_controller.c_state_ff_CQZ_2_D_LUT4_O_I0 I1=byte_controller.c_state(4) I2=byte_controller.c_state_ff_CQZ_2_D_LUT4_O_I2 I3=byte_controller.bit_controller.rst O=byte_controller.c_state_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.cmd_ack I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I3 O=byte_controller.c_state_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.read I1=byte_controller.c_state(6) I2=byte_controller.bit_controller.cmd_ack I3=byte_controller.c_state(1) O=byte_controller.c_state_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt ff CQZ=byte_controller.c_state(3) D=byte_controller.c_state_ff_CQZ_3_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0 I1=byte_controller.c_state(3) I2=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I2 I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I3 O=byte_controller.c_state_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100010001000 +.subckt LUT4 I0=byte_controller.c_state(1) I1=byte_controller.c_state(6) I2=byte_controller.c_state_ff_CQZ_2_D_LUT4_I3_I2 I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0 O=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=byte_controller.bit_controller.rst I1=byte_controller.cmd_ack_LUT4_I3_O_LUT4_I3_O I2=byte_controller.c_state_ff_CQZ_5_D_LUT4_I3_I2 I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0_LUT4_I3_O O=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.cmd_ack O=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I2 I2=byte_controller.c_state(3) I3=byte_controller.c_state(2) O=byte_controller.c_state_ff_CQZ_2_D_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=byte_controller.c_state(5) I1=byte_controller.c_state(4) I2=byte_controller.bit_controller.rst I3=byte_controller.bit_controller.cmd_ack O=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt ff CQZ=byte_controller.c_state(2) D=byte_controller.c_state_ff_CQZ_4_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.write I1=byte_controller.cmd_ack_LUT4_I3_O_LUT4_I3_O I2=byte_controller.c_state_ff_CQZ_5_D_LUT4_O_I2 I3=byte_controller.c_state_ff_CQZ_4_D_LUT4_O_I3 O=byte_controller.c_state_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000011111111 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.c_state_ff_CQZ_4_D_LUT4_O_I3_LUT4_O_I1 I2=byte_controller.c_state(2) I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0 O=byte_controller.c_state_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=byte_controller.bit_controller.rst I1=byte_controller.stop I2=byte_controller.c_state(3) I3=byte_controller.bit_controller.cmd_ack O=byte_controller.c_state_ff_CQZ_4_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt ff CQZ=byte_controller.c_state(1) D=byte_controller.c_state_ff_CQZ_5_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.c_state_ff_CQZ_5_D_LUT4_I3_I2 I3=byte_controller.c_state_ff_CQZ_5_D O=byte_controller.core_cmd_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.c_state_ff_CQZ_2_D_LUT4_I3_I2 I2=byte_controller.c_state(6) I3=byte_controller.c_state(1) O=byte_controller.c_state_ff_CQZ_5_D_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.write I2=byte_controller.c_state_ff_CQZ_5_D_LUT4_O_I2 I3=byte_controller.cmd_ack_LUT4_I3_O_LUT4_I3_O O=byte_controller.c_state_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.rst I2=byte_controller.start I3=byte_controller.read O=byte_controller.c_state_ff_CQZ_5_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt ff CQZ=byte_controller.c_state(0) D=byte_controller.c_state_ff_CQZ_6_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.c_state_ff_CQZ_6_D_LUT4_O_I1 I2=byte_controller.c_state(0) I3=byte_controller.cmd_ack_LUT4_I3_O O=byte_controller.c_state_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.rst I2=byte_controller.bit_controller.cmd_ack I3=byte_controller.cmd_ack_ff_CQZ_D_LUT4_O_I3 O=byte_controller.c_state_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=byte_controller.start I1=byte_controller.cmd_ack_LUT4_I3_O_LUT4_I3_O I2=byte_controller.c_state_ff_CQZ_D_LUT4_O_I2 I3=byte_controller.bit_controller.rst O=byte_controller.c_state_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=byte_controller.c_state_ff_CQZ_D_LUT4_O_I2 I1=byte_controller.c_state(1) I2=byte_controller.bit_controller.rst I3=byte_controller.read O=byte_controller.core_cmd_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.c_state(6) I3=byte_controller.bit_controller.cmd_ack O=byte_controller.c_state_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.ack_in_ff_CQZ_QEN I2=byte_controller.cmd_ack I3=wb_we_i_LUT4_I2_O O=byte_controller.cmd_ack_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=byte_controller.write I1=byte_controller.stop I2=byte_controller.read I3=byte_controller.cmd_ack O=byte_controller.cmd_ack_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.c_state(0) I3=byte_controller.cmd_ack_LUT4_I3_O O=byte_controller.cmd_ack_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=byte_controller.cmd_ack D=byte_controller.cmd_ack_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.cmd_ack I2=byte_controller.bit_controller.rst I3=byte_controller.cmd_ack_ff_CQZ_D_LUT4_O_I3 O=byte_controller.cmd_ack_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.c_state(2) I2=byte_controller.c_state(3) I3=byte_controller.stop O=byte_controller.cmd_ack_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt ff CQZ=byte_controller.core_cmd(4) D=byte_controller.core_cmd_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.core_cmd(3) D=byte_controller.core_cmd_ff_CQZ_1_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O I1=byte_controller.core_cmd(3) I2=byte_controller.core_cmd_ff_CQZ_1_D_LUT4_O_I2 I3=byte_controller.core_cmd_ff_CQZ_1_D_LUT4_O_I3 O=byte_controller.core_cmd_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111110100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.c_state(3) I2=byte_controller.bit_controller.cmd_ack I3=byte_controller.core_cmd_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I3 O=byte_controller.core_cmd_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.stop I2=byte_controller.bit_controller.rst I3=byte_controller.c_state(2) O=byte_controller.core_cmd_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=byte_controller.write I1=byte_controller.c_state_ff_CQZ_5_D_LUT4_I3_I2 I2=byte_controller.c_state_ff_CQZ_5_D_LUT4_O_I2 I3=byte_controller.cmd_ack_LUT4_I3_O_LUT4_I3_O O=byte_controller.core_cmd_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt ff CQZ=byte_controller.core_cmd(2) D=byte_controller.core_cmd_ff_CQZ_2_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.core_cmd_ff_CQZ_2_D_LUT4_O_I1 I2=byte_controller.core_cmd(2) I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O O=byte_controller.core_cmd_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt ff CQZ=byte_controller.core_cmd(1) D=byte_controller.core_cmd_ff_CQZ_3_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.core_cmd_ff_CQZ_3_D_LUT4_O_I1 I2=byte_controller.core_cmd(1) I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O O=byte_controller.core_cmd_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=byte_controller.c_state_ff_CQZ_1_D_LUT4_O_I1 I1=byte_controller.c_state_ff_CQZ_2_D_LUT4_I3_I2 I2=byte_controller.core_cmd_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I2 I3=byte_controller.core_cmd_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 O=byte_controller.core_cmd_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.c_state_ff_CQZ_2_D_LUT4_I3_I1 I2=byte_controller.c_state(5) I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I3 O=byte_controller.core_cmd_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=byte_controller.core_cmd(0) D=byte_controller.core_cmd_ff_CQZ_4_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.Reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt LUT4 I0=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O I1=byte_controller.core_cmd(0) I2=byte_controller.core_cmd_ff_CQZ_4_D_LUT4_O_I2 I3=byte_controller.c_state_ff_CQZ_6_D_LUT4_O_I1 O=byte_controller.core_cmd_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010011111111 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.core_cmd_ff_CQZ_D_LUT4_O_I1 I2=byte_controller.core_cmd(4) I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O O=byte_controller.core_cmd_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=byte_controller.bit_controller.rst I1=byte_controller.c_state_ff_CQZ_5_D_LUT4_I3_I2 I2=byte_controller.start I3=byte_controller.cmd_ack_LUT4_I3_O_LUT4_I3_O O=byte_controller.core_cmd_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=byte_controller.core_txd_LUT4_I1_I0 I1=byte_controller.bit_controller.din I2=byte_controller.bit_controller.rst I3=byte_controller.core_txd_LUT4_I1_I3 O=byte_controller.bit_controller.sda_oen_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010111111100 +.subckt LUT4 I0=byte_controller.bit_controller.c_state(8) I1=byte_controller.bit_controller.c_state(16) I2=byte_controller.bit_controller.c_state(17) I3=byte_controller.core_txd_LUT4_I1_I0_LUT4_O_I3 O=byte_controller.core_txd_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=byte_controller.bit_controller.c_state(6) I1=byte_controller.bit_controller.c_state(9) I2=byte_controller.bit_controller.c_state(5) I3=byte_controller.bit_controller.c_state(7) O=byte_controller.core_txd_LUT4_I1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=byte_controller.bit_controller.c_state(2) I1=byte_controller.bit_controller.c_state(1) I2=byte_controller.bit_controller.c_state(3) I3=byte_controller.bit_controller.c_state(4) O=byte_controller.core_txd_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=byte_controller.bit_controller.din D=byte_controller.core_txd_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.rst I2=byte_controller.ack_in_LUT4_I3_O I3=byte_controller.core_txd_ff_CQZ_D_LUT4_O_I3 O=byte_controller.core_txd_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=byte_controller.c_state(5) I1=byte_controller.bit_controller.cmd_ack I2=byte_controller.dout(7) I3=byte_controller.c_state(3) O=byte_controller.core_txd_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110001110000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.dcnt(1) I2=byte_controller.dcnt(0) I3=byte_controller.dcnt(2) O=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt ff CQZ=byte_controller.dcnt(2) D=byte_controller.dcnt_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.dcnt_ff_CQZ_QEN QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:213.2-221.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.dcnt(1) D=byte_controller.dcnt_ff_CQZ_1_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.dcnt_ff_CQZ_QEN QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:213.2-221.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.ld I1=byte_controller.dcnt(1) I2=byte_controller.dcnt(0) I3=byte_controller.bit_controller.rst O=byte_controller.dcnt_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101011 +.subckt ff CQZ=byte_controller.dcnt(0) D=byte_controller.dcnt_ff_CQZ_2_D QCK=byte_controller.bit_controller.clk QEN=byte_controller.dcnt_ff_CQZ_QEN QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:213.2-221.29|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.rst I2=byte_controller.ld I3=byte_controller.dcnt(0) O=byte_controller.dcnt_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.rst I3=byte_controller.dcnt_ff_CQZ_D_LUT4_O_I3 O=byte_controller.dcnt_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=byte_controller.dcnt(0) I1=byte_controller.dcnt(1) I2=byte_controller.ld I3=byte_controller.dcnt(2) O=byte_controller.dcnt_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt ff CQZ=byte_controller.ld D=byte_controller.ld_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.cmd_ack_LUT4_I3_O_LUT4_I3_O I1=byte_controller.bit_controller.cmd_ack I2=byte_controller.bit_controller.rst I3=byte_controller.c_state(6) O=byte_controller.ld_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt ff CQZ=byte_controller.read D=wb_dat_i_LUT4_I2_4_O(5) QCK=byte_controller.bit_controller.clk QEN=byte_controller.cmd_ack_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:221.2-238.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.shift I2=byte_controller.shift_LUT4_I2_I1 I3=byte_controller.shift_LUT4_I2_I0 O=byte_controller.shift_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.shift I2=byte_controller.ld I3=byte_controller.bit_controller.rst O=byte_controller.dcnt_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111110 +.subckt LUT4 I0=byte_controller.shift_LUT4_I2_I0 I1=byte_controller.shift_LUT4_I2_I1 I2=byte_controller.shift I3=byte_controller.ld O=byte_controller.shift_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=byte_controller.shift_LUT4_I2_I0_LUT4_O_I0 I1=byte_controller.shift_LUT4_I2_I0_LUT4_O_I1 I2=byte_controller.shift_LUT4_I2_I0_LUT4_O_I2 I3=byte_controller.shift_LUT4_I2_I0_LUT4_O_I3 O=byte_controller.shift_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(4) I1=byte_controller.bit_controller.clk_cnt(5) I2=byte_controller.bit_controller.clk_cnt(6) I3=byte_controller.bit_controller.clk_cnt(7) O=byte_controller.shift_LUT4_I2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(0) I1=byte_controller.bit_controller.clk_cnt(1) I2=byte_controller.bit_controller.clk_cnt(2) I3=byte_controller.bit_controller.clk_cnt(3) O=byte_controller.shift_LUT4_I2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(12) I1=byte_controller.bit_controller.clk_cnt(13) I2=byte_controller.bit_controller.clk_cnt(14) I3=byte_controller.bit_controller.clk_cnt(15) O=byte_controller.shift_LUT4_I2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(8) I1=byte_controller.bit_controller.clk_cnt(9) I2=byte_controller.bit_controller.clk_cnt(10) I3=byte_controller.bit_controller.clk_cnt(11) O=byte_controller.shift_LUT4_I2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.shift_LUT4_I2_I1_LUT4_O_I1 I2=byte_controller.c_state(3) I3=byte_controller.c_state(2) O=byte_controller.shift_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=byte_controller.c_state(5) I1=byte_controller.c_state(1) I2=byte_controller.c_state(0) I3=byte_controller.c_state(6) O=byte_controller.shift_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=byte_controller.shift D=byte_controller.shift_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.rst I3=byte_controller.shift_ff_CQZ_D_LUT4_O_I3 O=byte_controller.shift_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=byte_controller.shift_LUT4_I2_I0 I1=byte_controller.shift_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=byte_controller.c_state(3) I3=byte_controller.bit_controller.cmd_ack O=byte_controller.shift_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110011111111 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.c_state(5) I2=byte_controller.c_state(4) I3=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I3 O=byte_controller.shift_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt ff CQZ=byte_controller.dout(7) D=byte_controller.sr_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=byte_controller.dout(6) D=byte_controller.sr_ff_CQZ_1_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 I1=byte_controller.sr_ff_CQZ_1_D_LUT4_O_I1 I2=byte_controller.sr_ff_CQZ_1_D_LUT4_O_I2 I3=byte_controller.bit_controller.rst O=byte_controller.sr_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=byte_controller.shift_LUT4_I1_O I1=byte_controller.dout(6) I2=byte_controller.din(6) I3=byte_controller.ld O=byte_controller.sr_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=byte_controller.ld I1=byte_controller.shift_LUT4_I1_O I2=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 I3=byte_controller.dout(5) O=byte_controller.sr_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt ff CQZ=byte_controller.dout(5) D=byte_controller.sr_ff_CQZ_2_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 I1=byte_controller.sr_ff_CQZ_2_D_LUT4_O_I1 I2=byte_controller.sr_ff_CQZ_2_D_LUT4_O_I2 I3=byte_controller.bit_controller.rst O=byte_controller.sr_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=byte_controller.shift_LUT4_I1_O I1=byte_controller.dout(5) I2=byte_controller.din(5) I3=byte_controller.ld O=byte_controller.sr_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=byte_controller.ld I1=byte_controller.shift_LUT4_I1_O I2=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 I3=byte_controller.dout(4) O=byte_controller.sr_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt ff CQZ=byte_controller.dout(4) D=byte_controller.sr_ff_CQZ_3_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.sr_ff_CQZ_D_LUT4_O_I0 I1=byte_controller.dout(3) I2=byte_controller.sr_ff_CQZ_3_D_LUT4_O_I2 I3=byte_controller.bit_controller.rst O=byte_controller.sr_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=byte_controller.dout(4) I1=byte_controller.shift_LUT4_I2_O I2=byte_controller.sr_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I2 I3=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 O=byte_controller.sr_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.din(4) I3=byte_controller.ld O=byte_controller.sr_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=byte_controller.dout(3) D=byte_controller.sr_ff_CQZ_4_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 I1=byte_controller.sr_ff_CQZ_4_D_LUT4_O_I1 I2=byte_controller.sr_ff_CQZ_4_D_LUT4_O_I2 I3=byte_controller.bit_controller.rst O=byte_controller.sr_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=byte_controller.shift_LUT4_I1_O I1=byte_controller.dout(3) I2=byte_controller.din(3) I3=byte_controller.ld O=byte_controller.sr_ff_CQZ_4_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=byte_controller.ld I1=byte_controller.shift_LUT4_I1_O I2=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 I3=byte_controller.dout(2) O=byte_controller.sr_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt ff CQZ=byte_controller.dout(2) D=byte_controller.sr_ff_CQZ_5_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 I1=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I1 I2=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I2 I3=byte_controller.bit_controller.rst O=byte_controller.sr_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=byte_controller.c_state_ff_CQZ_3_D_LUT4_O_I3 I1=byte_controller.shift_LUT4_I2_I0 I2=byte_controller.bit_controller.cmd_ack I3=byte_controller.c_state(4) O=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=byte_controller.shift_LUT4_I1_O I1=byte_controller.dout(2) I2=byte_controller.din(2) I3=byte_controller.ld O=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=byte_controller.ld I1=byte_controller.shift_LUT4_I1_O I2=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 I3=byte_controller.dout(1) O=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt ff CQZ=byte_controller.dout(1) D=byte_controller.sr_ff_CQZ_6_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.sr_ff_CQZ_D_LUT4_O_I0 I1=byte_controller.dout(0) I2=byte_controller.sr_ff_CQZ_6_D_LUT4_O_I2 I3=byte_controller.bit_controller.rst O=byte_controller.sr_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=byte_controller.dout(1) I1=byte_controller.shift_LUT4_I2_O I2=byte_controller.sr_ff_CQZ_6_D_LUT4_O_I2_LUT4_O_I2 I3=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 O=byte_controller.sr_ff_CQZ_6_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.din(1) I3=byte_controller.ld O=byte_controller.sr_ff_CQZ_6_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=byte_controller.dout(0) D=byte_controller.sr_ff_CQZ_7_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:254.23-280.3|/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_byte_ctrl.v:225.2-385.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.sr_ff_CQZ_D_LUT4_O_I0 I1=byte_controller.bit_controller.dout I2=byte_controller.sr_ff_CQZ_7_D_LUT4_O_I2 I3=byte_controller.bit_controller.rst O=byte_controller.sr_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=byte_controller.dout(0) I1=byte_controller.shift_LUT4_I2_O I2=byte_controller.sr_ff_CQZ_7_D_LUT4_O_I2_LUT4_O_I2 I3=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 O=byte_controller.sr_ff_CQZ_7_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.din(0) I3=byte_controller.ld O=byte_controller.sr_ff_CQZ_7_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.sr_ff_CQZ_D_LUT4_O_I0 I1=byte_controller.dout(6) I2=byte_controller.sr_ff_CQZ_D_LUT4_O_I2 I3=byte_controller.bit_controller.rst O=byte_controller.sr_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 I2=byte_controller.ld I3=byte_controller.shift_LUT4_I1_O O=byte_controller.sr_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=byte_controller.dout(7) I1=byte_controller.shift_LUT4_I2_O I2=byte_controller.sr_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=byte_controller.sr_ff_CQZ_5_D_LUT4_O_I0 O=byte_controller.sr_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.din(7) I3=byte_controller.ld O=byte_controller.sr_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=byte_controller.start D=wb_dat_i_LUT4_I2_4_O(7) QCK=byte_controller.bit_controller.clk QEN=byte_controller.cmd_ack_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:221.2-238.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.stop D=wb_dat_i_LUT4_I2_4_O(6) QCK=byte_controller.bit_controller.clk QEN=byte_controller.cmd_ack_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:221.2-238.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.write D=wb_dat_i_LUT4_I2_4_O(4) QCK=byte_controller.bit_controller.clk QEN=byte_controller.cmd_ack_LUT4_I2_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:221.2-238.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cr_LUT4_I1_I0 I1=cr(2) I2=byte_controller.din(2) I3=cr_LUT4_I1_I3 O=cr_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cr_LUT4_I1_I0 I1=byte_controller.write I2=cr_LUT4_I1_I3 I3=byte_controller.din(4) O=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(1) I2=$iopadmap$wb_adr_i(2) I3=$iopadmap$wb_adr_i(0) O=cr_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(2) I2=$iopadmap$wb_adr_i(0) I3=$iopadmap$wb_adr_i(1) O=cr_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cr_LUT4_I1_O_LUT4_I3_I0 I1=cr_LUT4_I1_O_LUT4_I3_I1 I2=$iopadmap$wb_adr_i(2) I3=cr_LUT4_I1_O O=cr_LUT4_I1_O_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111111111 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(10) I1=byte_controller.bit_controller.clk_cnt(2) I2=$iopadmap$wb_adr_i(1) I3=cr_LUT4_I1_O_LUT4_I3_I0_LUT4_O_I3 O=cr_LUT4_I1_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(0) I2=$iopadmap$wb_adr_i(1) I3=$iopadmap$wb_adr_i(2) O=cr_LUT4_I1_O_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=ctr(2) I1=$iopadmap$wb_adr_i(1) I2=byte_controller.dout(2) I3=irq_flag_LUT4_I0_I3_LUT4_I2_O O=cr_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_I0 I1=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_I1 I2=al_LUT4_I3_O_LUT4_I2_O I3=$iopadmap$wb_adr_i(2) O=cr_LUT4_I1_O_LUT4_I3_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010001000 +.subckt LUT4 I0=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I0 I1=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I1 I2=$iopadmap$wb_adr_i(2) I3=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I3 O=cr_LUT4_I1_O_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111111111 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(12) I1=byte_controller.bit_controller.clk_cnt(4) I2=cr_LUT4_I1_O_LUT4_I3_I0_LUT4_O_I3 I3=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I0_LUT4_O_I3 O=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=ctr(4) I1=$iopadmap$wb_adr_i(1) I2=byte_controller.dout(4) I3=irq_flag_LUT4_I0_I3_LUT4_I2_O O=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(13) I1=byte_controller.dout(5) I2=$iopadmap$wb_adr_i(1) I3=$iopadmap$wb_adr_i(0) O=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101011111111 +.subckt LUT4 I0=ctr(5) I1=byte_controller.bit_controller.clk_cnt(5) I2=$iopadmap$wb_adr_i(0) I3=$iopadmap$wb_adr_i(1) O=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101011111100 +.subckt ff CQZ=cr(2) D=wb_dat_i_LUT4_I2_4_O(2) QCK=byte_controller.bit_controller.clk QEN=cr_ff_CQZ_QEN QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:221.2-238.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cr(1) D=wb_dat_i_LUT4_I2_4_O(1) QCK=byte_controller.bit_controller.clk QEN=cr_ff_CQZ_QEN QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:221.2-238.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=irq_flag_LUT4_I0_I1 I1=byte_controller.bit_controller.ena I2=byte_controller.bit_controller.rst I3=wb_we_i_LUT4_I2_O O=cr_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt ff CQZ=ctr(5) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=ctr(4) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=ctr(3) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=ctr(2) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=ctr(1) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=ctr(0) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.din(0) I1=cr(0) I2=$iopadmap$wb_adr_i(1) I3=$iopadmap$wb_adr_i(0) O=iack_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010100110000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(2) I2=iack_LUT4_I1_O_LUT4_I3_I2 I3=iack_LUT4_I1_O O=iack_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(8) I1=byte_controller.bit_controller.clk_cnt(0) I2=$iopadmap$wb_adr_i(1) I3=$iopadmap$wb_adr_i(0) O=iack_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt ff CQZ=cr(0) D=wb_dat_i_LUT4_I2_4_O(0) QCK=byte_controller.bit_controller.clk QEN=cr_ff_CQZ_QEN QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:221.2-238.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=ctr(6) I1=byte_controller.dout(6) I2=$iopadmap$wb_adr_i(0) I3=$iopadmap$wb_adr_i(1) O=ien_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101011111111 +.subckt LUT4 I0=ien_LUT4_I0_O_LUT4_I1_I0 I1=ien_LUT4_I0_O I2=byte_controller.bit_controller.busy_LUT4_I3_O_LUT4_I2_O I3=$iopadmap$wb_adr_i(2) O=cr_LUT4_I1_O_LUT4_I3_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(14) I1=byte_controller.bit_controller.clk_cnt(6) I2=$iopadmap$wb_adr_i(1) I3=$iopadmap$wb_adr_i(0) O=ien_LUT4_I0_O_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt ff CQZ=ctr(6) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=irq_flag I1=irq_flag_LUT4_I0_I1 I2=byte_controller.dout(0) I3=irq_flag_LUT4_I0_I3 O=irq_flag_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(2) I2=$iopadmap$wb_adr_i(1) I3=$iopadmap$wb_adr_i(0) O=irq_flag_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=irq_flag_LUT4_I0_I3 I3=$iopadmap$wb_adr_i(2) O=irq_flag_LUT4_I0_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.rst I2=wb_we_i_LUT4_I2_O I3=irq_flag_LUT4_I0_I3_LUT4_I2_O O=irq_flag_LUT4_I0_I3_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=$iopadmap$wb_adr_i(1) I3=$iopadmap$wb_adr_i(0) O=irq_flag_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=irq_flag_LUT4_I0_O_LUT4_I3_I0 I1=ctr(0) I2=iack_LUT4_I1_O_LUT4_I3_O I3=irq_flag_LUT4_I0_O O=cr_LUT4_I1_O_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=irq_flag_LUT4_I0_O_LUT4_I3_I0 I3=irq_flag_LUT4_I0_I3_LUT4_I2_O O=cr_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(1) I2=$iopadmap$wb_adr_i(0) I3=$iopadmap$wb_adr_i(2) O=irq_flag_LUT4_I0_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=irq_flag D=irq_flag_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:283.2-304.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.cmd_ack I1=irq_flag I2=byte_controller.bit_controller.rst I3=cr(0) O=irq_flag_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(15) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(14) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(5) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(4) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(3) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(2) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(1) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(0) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(13) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(12) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(11) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(10) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(9) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(8) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(7) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.bit_controller.clk_cnt(6) D=byte_controller.bit_controller.al QCK=byte_controller.bit_controller.clk QEN=byte_controller.bit_controller.rst QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(1) I2=byte_controller.start I3=rxack O=rxack_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=$iopadmap$wb_adr_i(1) I1=byte_controller.din(7) I2=rxack_LUT4_I3_O I3=$iopadmap$wb_adr_i(0) O=rxack_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(2) I2=rxack_LUT4_I3_O_LUT4_I2_O I3=rxack_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3 O=cr_LUT4_I1_O_LUT4_I3_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(0) I2=rxack_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 I3=rxack_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3 O=rxack_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(1) I2=byte_controller.dout(7) I3=byte_controller.bit_controller.clk_cnt(15) O=rxack_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(1) I2=byte_controller.bit_controller.ena I3=byte_controller.bit_controller.clk_cnt(7) O=rxack_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt ff CQZ=rxack D=rxack_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:283.2-304.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.scl_i I3=byte_controller.bit_controller.rst O=scl_pad_i_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=byte_controller.bit_controller.sda_i I3=byte_controller.bit_controller.rst O=sda_pad_i_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_adr_i(1) I2=cr(1) I3=sr(1) O=tip_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=$iopadmap$wb_adr_i(1) I1=byte_controller.din(1) I2=tip_LUT4_I3_O I3=$iopadmap$wb_adr_i(0) O=tip_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=tip_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0 I1=tip_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I1 I2=tip_LUT4_I3_O_LUT4_I2_O I3=$iopadmap$wb_adr_i(2) O=cr_LUT4_I1_O_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010001000 +.subckt LUT4 I0=byte_controller.bit_controller.clk_cnt(9) I1=byte_controller.dout(1) I2=$iopadmap$wb_adr_i(1) I3=$iopadmap$wb_adr_i(0) O=tip_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101011111111 +.subckt LUT4 I0=ctr(1) I1=byte_controller.bit_controller.clk_cnt(1) I2=$iopadmap$wb_adr_i(0) I3=$iopadmap$wb_adr_i(1) O=tip_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101011111100 +.subckt ff CQZ=sr(1) D=tip_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:283.2-304.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.rst I2=byte_controller.write I3=byte_controller.read O=tip_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=byte_controller.din(7) D=wb_dat_i_LUT4_I2_O(7) QCK=byte_controller.bit_controller.clk QEN=irq_flag_LUT4_I0_I3_LUT4_I2_O_LUT4_I3_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.din(6) D=wb_dat_i_LUT4_I2_O(6) QCK=byte_controller.bit_controller.clk QEN=irq_flag_LUT4_I0_I3_LUT4_I2_O_LUT4_I3_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.din(5) D=wb_dat_i_LUT4_I2_O(5) QCK=byte_controller.bit_controller.clk QEN=irq_flag_LUT4_I0_I3_LUT4_I2_O_LUT4_I3_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.din(4) D=wb_dat_i_LUT4_I2_O(4) QCK=byte_controller.bit_controller.clk QEN=irq_flag_LUT4_I0_I3_LUT4_I2_O_LUT4_I3_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.din(3) D=wb_dat_i_LUT4_I2_4_O(3) QCK=byte_controller.bit_controller.clk QEN=irq_flag_LUT4_I0_I3_LUT4_I2_O_LUT4_I3_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.din(2) D=wb_dat_i_LUT4_I2_O(2) QCK=byte_controller.bit_controller.clk QEN=irq_flag_LUT4_I0_I3_LUT4_I2_O_LUT4_I3_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.din(1) D=wb_dat_i_LUT4_I2_O(1) QCK=byte_controller.bit_controller.clk QEN=irq_flag_LUT4_I0_I3_LUT4_I2_O_LUT4_I3_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=byte_controller.din(0) D=wb_dat_i_LUT4_I2_O(0) QCK=byte_controller.bit_controller.clk QEN=irq_flag_LUT4_I0_I3_LUT4_I2_O_LUT4_I3_O QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:193.2-218.15|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=wb_ack_i D=wb_ack_o_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:174.2-175.51|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=$iopadmap$wb_dat_i(7) I3=byte_controller.bit_controller.rst O=wb_dat_i_LUT4_I2_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=$iopadmap$wb_dat_i(6) I3=byte_controller.bit_controller.rst O=wb_dat_i_LUT4_I2_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=$iopadmap$wb_dat_i(5) I3=byte_controller.bit_controller.rst O=wb_dat_i_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=$iopadmap$wb_dat_i(4) I3=byte_controller.bit_controller.rst O=wb_dat_i_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=$iopadmap$wb_dat_i(3) I3=byte_controller.bit_controller.rst O=wb_dat_i_LUT4_I2_4_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=$iopadmap$wb_dat_i(2) I3=byte_controller.bit_controller.rst O=wb_dat_i_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=$iopadmap$wb_dat_i(1) I3=byte_controller.bit_controller.rst O=wb_dat_i_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=$iopadmap$wb_dat_i(0) I3=byte_controller.bit_controller.rst O=wb_dat_i_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=$iopadmap$wb_dat_o(7) D=cr_LUT4_I1_O_LUT4_I3_O(7) QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:178.2-190.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$wb_dat_o(6) D=cr_LUT4_I1_O_LUT4_I3_O(6) QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:178.2-190.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$wb_dat_o(5) D=cr_LUT4_I1_O_LUT4_I3_O(5) QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:178.2-190.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$wb_dat_o(4) D=cr_LUT4_I1_O_LUT4_I3_O(4) QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:178.2-190.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$wb_dat_o(3) D=cr_LUT4_I1_O_LUT4_I3_O(3) QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:178.2-190.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$wb_dat_o(2) D=cr_LUT4_I1_O_LUT4_I3_O(2) QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:178.2-190.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$wb_dat_o(1) D=cr_LUT4_I1_O_LUT4_I3_O(1) QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:178.2-190.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$wb_dat_o(0) D=cr_LUT4_I1_O_LUT4_I3_O(0) QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.bit_controller.al QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:178.2-190.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$wb_inta_o D=wb_inta_o_ff_CQZ_D QCK=byte_controller.bit_controller.clk QEN=$auto$hilomap.cc:39:hilomap_worker$5532 QRT=byte_controller.Reset QST=byte_controller.bit_controller.al +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/i2c_master_top/rtl/i2c_master_top.v:307.2-313.38|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=byte_controller.bit_controller.al I1=ctr(6) I2=irq_flag I3=byte_controller.bit_controller.rst O=wb_inta_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=$iopadmap$wb_stb_i I2=$iopadmap$wb_cyc_i I3=wb_ack_i O=wb_ack_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=$iopadmap$wb_we_i I3=wb_ack_i O=wb_we_i_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=wb_dat_i_LUT4_I2_O(7) I3=wb_we_i_LUT4_I2_O O=wb_dat_i_LUT4_I2_4_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=wb_dat_i_LUT4_I2_O(6) I3=wb_we_i_LUT4_I2_O O=wb_dat_i_LUT4_I2_4_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=wb_dat_i_LUT4_I2_O(5) I3=wb_we_i_LUT4_I2_O O=wb_dat_i_LUT4_I2_4_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=wb_dat_i_LUT4_I2_O(4) I3=wb_we_i_LUT4_I2_O O=wb_dat_i_LUT4_I2_4_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=wb_dat_i_LUT4_I2_O(2) I3=wb_we_i_LUT4_I2_O O=wb_dat_i_LUT4_I2_4_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=wb_dat_i_LUT4_I2_O(1) I3=wb_we_i_LUT4_I2_O O=wb_dat_i_LUT4_I2_4_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=byte_controller.bit_controller.al I1=byte_controller.bit_controller.al I2=wb_dat_i_LUT4_I2_O(0) I3=wb_we_i_LUT4_I2_O O=wb_dat_i_LUT4_I2_4_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.end diff --git a/BENCHMARK/i2c_master_top/rtl/StateMachine.v b/BENCHMARK/i2c_master_top/rtl/StateMachine.v new file mode 100644 index 00000000..91344b0e --- /dev/null +++ b/BENCHMARK/i2c_master_top/rtl/StateMachine.v @@ -0,0 +1,589 @@ +// ----------------------------------------------------------------------------- +// title : Sensor Manager Statemachine +// project : ULP Sensor Hub +// ----------------------------------------------------------------------------- +// file : StateMachine.v +// author : Glen Gomes +// company : QuickLogic Corp +// created : 2013/12/06 +// last update : 2013/12/06 +// platform : PolarPro III +// standard : Verilog 2001 +// ----------------------------------------------------------------------------- +// description: The Sensor Manger Statemachine is responsible for controlling the +// operations of the Sensor Manager. These include performing +// transfers between Sensor Memory and various registers. +// ----------------------------------------------------------------------------- +// copyright (c) 2013 +// ----------------------------------------------------------------------------- +// revisions : +// date version author description +// 2013/12/06 1.0 Glen Gomes created +// ----------------------------------------------------------------------------- +// Comments: This solution is specifically for use with the QuickLogic +// PolarPro III device. +// ----------------------------------------------------------------------------- + +`timescale 1ns/10ps + +module StateMachine ( + + CLK_IN, + RESET_IN, + + RUNTIME_ADDRESS, + CONTROL_JUMP_REG_DCD, + SAVE_REG_2_MEM, + + WB_ACK_I, + WB_BUSY_I, + WB_BUSY_POLL_I, + + WB_WE_O, + WB_STB_O, + WB_CYC_O, + + SM_CNTL_REG_RUN, + SM_CNTL_INIT_SEQ, + SM_READ_DATA, + + SM_INSTR_PTR, + SM_READ_SELECT, + + SM_WRITE_SELECT, + + SM_BUSY + + ); + + +//-----Port Signals-------------------- +// + +input CLK_IN; +input RESET_IN; + +input [7:0] RUNTIME_ADDRESS; +input CONTROL_JUMP_REG_DCD; +input SAVE_REG_2_MEM; + +input WB_ACK_I; +input WB_BUSY_I; +input WB_BUSY_POLL_I; + +output WB_WE_O; +output WB_STB_O; +output WB_CYC_O; + +input SM_CNTL_REG_RUN; +input SM_CNTL_INIT_SEQ; +input [7:0] SM_READ_DATA; + +output [7:0] SM_INSTR_PTR; +output SM_READ_SELECT; + +output SM_WRITE_SELECT; + +output SM_BUSY; + + +wire CLK_IN; +wire RESET_IN; + +wire [7:0] RUNTIME_ADDRESS; +wire CONTROL_JUMP_REG_DCD; +wire SAVE_REG_2_MEM; + +wire WB_ACK_I; +wire WB_BUSY_I; +wire WB_BUSY_POLL_I; + +reg WB_WE_O; +reg wb_we_o_nxt; + +reg WB_STB_O; +reg wb_stb_o_nxt; + +reg WB_CYC_O; +reg wb_cyc_o_nxt; + +wire SM_CNTL_REG_RUN; +wire SM_CNTL_INIT_SEQ; +wire [7:0] SM_READ_DATA; + +reg [7:0] SM_INSTR_PTR; +reg [7:0] sm_instr_ptr_nxt; + +reg SM_READ_SELECT; +reg sm_read_select_nxt; + +reg SM_WRITE_SELECT; +reg sm_write_select_nxt; + +reg SM_BUSY; +reg sm_busy_nxt; + +//-----Internal Signals-------------------- +// + + +// +// Define the Statemachine registers +// +reg [3:0] sensor_manager_sm; +reg [3:0] sensor_manager_sm_nxt; + + +// +// Define the Instruction Pointer variables +// + +reg sm_instr_ptr_ce; +reg sm_instr_ptr_ce_nxt; + +reg sm_instr_ptr_ld; +reg sm_instr_ptr_ld_nxt; + +reg sm_instr_ptr_sel; +reg sm_instr_ptr_sel_nxt; + + + +//------Define Parameters--------- +// + +// +// Define the Sensor Manager Statemachine States +// +// Note: These states are chosen to allow for overlap of various signals +// during operation. This overlap should help reduce timing +// dependancies. +// +parameter SM_IDLE = 4'h0; +parameter SM_INC_PTR = 4'h1; +parameter SM_INST_RD = 4'h2; +//parameter SM_INST_DCD = 4'h3; // Note: Will be used for TimeStamp Support in a future design +parameter SM_REG_WR = 4'h4; +parameter SM_REG_RD = 4'h5; +parameter SM_WAIT_BUSY_ON = 4'h6; +parameter SM_WAIT_BUSY_OFF = 4'h7; + + +// +// Sensor Manager Initialization Start Address +// +// Note: The previous IP used the reset of the "RuntimeAddress" register to +// select the sensor initialization code. This value explicity selects +// the value for the start (or re-start) of initialization. +// +parameter SM_INIT_INSTR_ADR = 8'h0; // Address for the start in initialization instructions + + +//------Logic Operations---------- +// + +// +// Define the Instruction Pointer +// +// Note: This pointer can start at either the sensor initialization code start +// address or the run-time code start address. +// +always @( SM_INSTR_PTR or + sm_instr_ptr_ld or + sm_instr_ptr_ce or + sm_instr_ptr_sel or + SM_READ_DATA or + CONTROL_JUMP_REG_DCD or + RUNTIME_ADDRESS + ) +begin + case({sm_instr_ptr_ld, sm_instr_ptr_ce}) + 2'b00: sm_instr_ptr_nxt <= SM_INSTR_PTR; // Hold Current Value + 2'b01: sm_instr_ptr_nxt <= SM_INSTR_PTR + 1'b1; // Increment to the next address + 2'b10: + begin + case({CONTROL_JUMP_REG_DCD, sm_instr_ptr_sel}) + 2'b00: sm_instr_ptr_nxt <= SM_INIT_INSTR_ADR; // Initialization Code Address + 2'b01: sm_instr_ptr_nxt <= RUNTIME_ADDRESS; // Run-time Code Address + 2'b10: sm_instr_ptr_nxt <= SM_READ_DATA[7:0]; // Jump Address + 2'b11: sm_instr_ptr_nxt <= SM_READ_DATA[7:0]; // Jump Address + endcase + end + 2'b11: sm_instr_ptr_nxt <= SM_INSTR_PTR; // Hold Current Value + endcase +end + + +// Define the registers associated with the Sensor Manager Statemachine +// +always @(posedge CLK_IN or posedge RESET_IN) +begin + if (RESET_IN) + begin + sensor_manager_sm <= SM_IDLE; + + SM_INSTR_PTR <= 8'h0; + sm_instr_ptr_ce <= 1'b0; + sm_instr_ptr_ld <= 1'b0; + sm_instr_ptr_sel <= 1'b0; + + WB_WE_O <= 1'b0; + WB_STB_O <= 1'b0; + WB_CYC_O <= 1'b0; + + SM_READ_SELECT <= 1'b0; + SM_WRITE_SELECT <= 1'b0; + + SM_BUSY <= 1'b0; + end + else + begin + sensor_manager_sm <= sensor_manager_sm_nxt; + + SM_INSTR_PTR <= sm_instr_ptr_nxt; + sm_instr_ptr_ce <= sm_instr_ptr_ce_nxt; + sm_instr_ptr_ld <= sm_instr_ptr_ld_nxt; + sm_instr_ptr_sel <= sm_instr_ptr_sel_nxt; + + WB_WE_O <= wb_we_o_nxt; + WB_STB_O <= wb_stb_o_nxt; + WB_CYC_O <= wb_cyc_o_nxt; + + SM_READ_SELECT <= sm_read_select_nxt; + SM_WRITE_SELECT <= sm_write_select_nxt; + + SM_BUSY <= sm_busy_nxt; + end +end + + +// Define the Sensor Manager Statemachine +// +always @( sensor_manager_sm or + SM_CNTL_INIT_SEQ or + SM_CNTL_REG_RUN or + CONTROL_JUMP_REG_DCD or + SAVE_REG_2_MEM or + WB_BUSY_I or + WB_BUSY_POLL_I or + WB_ACK_I + ) +begin + case(sensor_manager_sm) + SM_IDLE: + begin + case({SM_CNTL_INIT_SEQ, SM_CNTL_REG_RUN}) + 2'b00: // No Activity + begin + sensor_manager_sm_nxt <= SM_IDLE; + + sm_busy_nxt <= 1'b0; + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_sel_nxt <= 1'b0; + end + 2'b01: // Start at the Sensor Run-Time Code + begin + sensor_manager_sm_nxt <= SM_INC_PTR; + + sm_busy_nxt <= 1'b1; + sm_instr_ptr_ld_nxt <= 1'b1; + sm_instr_ptr_sel_nxt <= 1'b1; + end + 2'b10: // No Activity + begin + sensor_manager_sm_nxt <= SM_IDLE; + + sm_busy_nxt <= 1'b0; + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_sel_nxt <= 1'b0; + end + 2'b11: // Start at the Sensor Initialization Code + begin + sensor_manager_sm_nxt <= SM_INC_PTR; + + sm_busy_nxt <= 1'b1; + sm_instr_ptr_ld_nxt <= 1'b1; + sm_instr_ptr_sel_nxt <= 1'b0; + end + endcase + + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + SM_INC_PTR: + begin + sensor_manager_sm_nxt <= SM_INST_RD; + + sm_busy_nxt <= 1'b1; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + sm_instr_ptr_sel_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b1; + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + SM_INST_RD: + begin + sensor_manager_sm_nxt <= SM_REG_WR; + + sm_busy_nxt <= 1'b1; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + sm_instr_ptr_sel_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b1; + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + SM_REG_WR: + begin + sm_instr_ptr_sel_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + + case(SM_CNTL_REG_RUN) + 1'b0: // A write of "0" to bit "0" of the Command register at address "0" turns off + // the Sensor Manager's Statemachine + begin + sensor_manager_sm_nxt <= SM_IDLE; + + sm_busy_nxt <= 1'b0; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + 1'b1: // Sensor Manager Statemachine is not stopped; continue processing + begin + sm_busy_nxt <= 1'b1; + + case({WB_BUSY_POLL_I, WB_ACK_I}) + 2'b00: // Wait for Wish Bone Acknowledge and no need to wait for transfer complete + begin + sensor_manager_sm_nxt <= SM_REG_WR; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b1; + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + 2'b01: // Wish Bone Acknowledge Received and no need to wait for transfer complete + begin + case(SAVE_REG_2_MEM) + 1'b0: + begin + sensor_manager_sm_nxt <= SM_INC_PTR; + + sm_instr_ptr_ld_nxt <= CONTROL_JUMP_REG_DCD; + sm_instr_ptr_ce_nxt <= ~CONTROL_JUMP_REG_DCD; + + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + 1'b1: + begin + sensor_manager_sm_nxt <= SM_REG_RD; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b1; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + endcase + end + 2'b10: // Wait for Wish Bone Acknowledge and will need to wait for transfer complete + begin + sensor_manager_sm_nxt <= SM_REG_WR; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b1; + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + 2'b11: // Acknowledge received but need to wait for transfer complete + begin + sensor_manager_sm_nxt <= SM_WAIT_BUSY_ON; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + endcase + end + endcase + end + SM_REG_RD: + begin + sm_busy_nxt <= 1'b1; + + sm_instr_ptr_sel_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + + case(WB_ACK_I) + 1'b0: // Waiting for Wish Bone Acknowledge + begin + sensor_manager_sm_nxt <= SM_REG_RD; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + + sm_write_select_nxt <= 1'b1; + + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + 1'b1: // Got Wish Bone Acknowledge + begin + sensor_manager_sm_nxt <= SM_INC_PTR; + + sm_instr_ptr_ld_nxt <= CONTROL_JUMP_REG_DCD; + sm_instr_ptr_ce_nxt <= ~CONTROL_JUMP_REG_DCD; + + sm_write_select_nxt <= 1'b0; + + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + endcase + end + SM_WAIT_BUSY_ON: + begin + sm_busy_nxt <= 1'b1; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + sm_instr_ptr_sel_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + + case(WB_BUSY_I) + 1'b0: sensor_manager_sm_nxt <= SM_WAIT_BUSY_ON; // Wait for Busy from I/F + 1'b1: sensor_manager_sm_nxt <= SM_WAIT_BUSY_OFF; // Got Busy from I/F + endcase + end + SM_WAIT_BUSY_OFF: + begin + sm_busy_nxt <= 1'b1; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_sel_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + + case({SAVE_REG_2_MEM, WB_BUSY_I}) + 2'b00: // Wishbone transfer complete; no need to write anything to Sensor Manager Memory + // + // Note: Writes to the command register do not enter this state. + // Therefore, there is no need to check for the end of processing. + begin + sensor_manager_sm_nxt <= SM_INC_PTR; + + sm_instr_ptr_ce_nxt <= 1'b1; + sm_write_select_nxt <= 1'b0; + + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + 2'b01: // Wait for Wishbone transfer to complete + begin + sensor_manager_sm_nxt <= SM_WAIT_BUSY_OFF; + + sm_instr_ptr_ce_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + 2'b10: // Wishbone transfer complete; Write resulting register value to Sensor Manager Memory + begin + sensor_manager_sm_nxt <= SM_REG_RD; + + sm_instr_ptr_ce_nxt <= 1'b0; + sm_write_select_nxt <= 1'b1; + + wb_stb_o_nxt <= 1'b1; + wb_cyc_o_nxt <= 1'b1; + end + 2'b11: // Wait for Wishbone transfer to complete + begin + sensor_manager_sm_nxt <= SM_WAIT_BUSY_OFF; + + sm_instr_ptr_ce_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + endcase + end + default: + begin + sensor_manager_sm_nxt <= SM_IDLE; + + sm_busy_nxt <= 1'b0; + + sm_instr_ptr_ld_nxt <= 1'b0; + sm_instr_ptr_ce_nxt <= 1'b0; + sm_instr_ptr_sel_nxt <= 1'b0; + + sm_read_select_nxt <= 1'b0; + sm_write_select_nxt <= 1'b0; + + wb_we_o_nxt <= 1'b0; + wb_stb_o_nxt <= 1'b0; + wb_cyc_o_nxt <= 1'b0; + end + endcase +end + +endmodule diff --git a/BENCHMARK/i2c_master_top/rtl/i2c_master_bit_ctrl.v b/BENCHMARK/i2c_master_top/rtl/i2c_master_bit_ctrl.v new file mode 100644 index 00000000..c94101f4 --- /dev/null +++ b/BENCHMARK/i2c_master_top/rtl/i2c_master_bit_ctrl.v @@ -0,0 +1,598 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE rev.B2 compliant I2C Master bit-controller //// +//// //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +//// Downloaded from: http://www.opencores.org/projects/i2c/ //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: i2c_master_bit_ctrl.v,v 1.14 2009-01-20 10:25:29 rherveille Exp $ +// +// $Date: 2009-01-20 10:25:29 $ +// $Revision: 1.14 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: $ +// Revision 1.14 2009/01/20 10:25:29 rherveille +// Added clock synchronization logic +// Fixed slave_wait signal +// +// Revision 1.13 2009/01/19 20:29:26 rherveille +// Fixed synopsys miss spell (synopsis) +// Fixed cr[0] register width +// Fixed ! usage instead of ~ +// Fixed bit controller parameter width to 18bits +// +// Revision 1.12 2006/09/04 09:08:13 rherveille +// fixed short scl high pulse after clock stretch +// fixed slave model not returning correct '(n)ack' signal +// +// Revision 1.11 2004/05/07 11:02:26 rherveille +// Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. +// +// Revision 1.10 2003/08/09 07:01:33 rherveille +// Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line. +// Fixed a potential bug in the byte controller's host-acknowledge generation. +// +// Revision 1.9 2003/03/10 14:26:37 rherveille +// Fixed cmd_ack generation item (no bug). +// +// Revision 1.8 2003/02/05 00:06:10 rherveille +// Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. +// +// Revision 1.7 2002/12/26 16:05:12 rherveille +// Small code simplifications +// +// Revision 1.6 2002/12/26 15:02:32 rherveille +// Core is now a Multimaster I2C controller +// +// Revision 1.5 2002/11/30 22:24:40 rherveille +// Cleaned up code +// +// Revision 1.4 2002/10/30 18:10:07 rherveille +// Fixed some reported minor start/stop generation timing issuess. +// +// Revision 1.3 2002/06/15 07:37:03 rherveille +// Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. +// +// Revision 1.2 2001/11/05 11:59:25 rherveille +// Fixed wb_ack_o generation bug. +// Fixed bug in the byte_controller statemachine. +// Added headers. +// + +// +///////////////////////////////////// +// Bit controller section +///////////////////////////////////// +// +// Translate simple commands into SCL/SDA transitions +// Each command has 5 states, A/B/C/D/idle +// +// start: SCL ~~~~~~~~~~\____ +// SDA ~~~~~~~~\______ +// x | A | B | C | D | i +// +// repstart SCL ____/~~~~\___ +// SDA __/~~~\______ +// x | A | B | C | D | i +// +// stop SCL ____/~~~~~~~~ +// SDA ==\____/~~~~~ +// x | A | B | C | D | i +// +//- write SCL ____/~~~~\____ +// SDA ==X=========X= +// x | A | B | C | D | i +// +//- read SCL ____/~~~~\____ +// SDA XXXX=====XXXX +// x | A | B | C | D | i +// + +// Timing: Normal mode Fast mode +/////////////////////////////////////////////////////////////////////// +// Fscl 100KHz 400KHz +// Th_scl 4.0us 0.6us High period of SCL +// Tl_scl 4.7us 1.3us Low period of SCL +// Tsu:sta 4.7us 0.6us setup time for a repeated start condition +// Tsu:sto 4.0us 0.6us setup time for a stop conditon +// Tbuf 4.7us 1.3us Bus free time between a stop and start condition +// + +/////////////////////////////////////////////////////////////////////// +// QuickLogic Change History: +// +// Date: February 11, 2014 +// Engineer: Anthony Le +// Issue: i2c master generates back to back stop conditions that violate i2c protocol +// Change: +// 1. Move the generation of cmd_ack to one clock earlier in stop_c state +// 2. Change the condition to unset (set to 0) for cmd_ack in stop_d state +// +// synopsys translate_off +// synopsys translate_on +`timescale 1ns / 10ps + +`include "i2c_master_defines.v" + +module i2c_master_bit_ctrl ( + input clk, // system clock + input rst, // synchronous active high reset + input Reset, // asynchronous active low reset + input ena, // core enable signal + + input [15:0] clk_cnt, // clock prescale value + + input [ 3:0] cmd, // command (from byte controller) + output reg cmd_ack, // command complete acknowledge + output reg busy, // i2c bus busy + output reg al, // i2c bus arbitration lost + + input din, + output reg dout, + + input scl_i, // i2c clock line input + output scl_o, // i2c clock line output + output reg scl_oen, // i2c clock line output enable (active low) + input sda_i, // i2c data line input + output sda_o, // i2c data line output + output reg sda_oen, // i2c data line output enable (active low) + output TP1, + output TP2 +); + + + // + // variable declarations + // + + reg [ 1:0] cSCL, cSDA; // capture SCL and SDA + reg [ 2:0] fSCL, fSDA; // SCL and SDA filter inputs + reg sSCL, sSDA; // filtered and synchronized SCL and SDA inputs + reg dSCL, dSDA; // delayed versions of sSCL and sSDA + reg dscl_oen; // delayed scl_oen + reg sda_chk; // check SDA output (Multi-master arbitration) + reg clk_en; // clock generation signals + reg slave_wait; // slave inserts wait states + reg [15:0] cnt; // clock divider counter (synthesis) + reg [13:0] filter_cnt; // clock divider for filter + + assign TP1 = cnt[0]; + assign TP2 = cnt[1]; + + // state machine variable + reg [17:0] c_state; // synopsys enum_state + + // + // module body + // + + // whenever the slave is not ready it can delay the cycle by pulling SCL low + // delay scl_oen + always @(posedge clk) + dscl_oen <= #1 scl_oen; + + // slave_wait is asserted when master wants to drive SCL high, but the slave pulls it low + // slave_wait remains asserted until the slave releases SCL + always @(posedge clk or posedge Reset) + if (Reset) slave_wait <= 1'b0; + else slave_wait <= (scl_oen & ~dscl_oen & ~sSCL) | (slave_wait & ~sSCL); + + // master drives SCL high, but another master pulls it low + // master start counting down its low cycle now (clock synchronization) + wire scl_sync = dSCL & ~sSCL & scl_oen; + + + // generate clk enable signal + always @(posedge clk or posedge Reset) + if (Reset) + begin + cnt <= #1 16'h0; + clk_en <= #1 1'b1; + end + else if (rst || ~|cnt || !ena || scl_sync) + begin + cnt <= #1 clk_cnt; + clk_en <= #1 1'b1; + end + else if (slave_wait) + begin + cnt <= #1 cnt; + clk_en <= #1 1'b0; + end + else + begin + cnt <= #1 cnt - 16'h1; + clk_en <= #1 1'b0; + end + + + // generate bus status controller + + // capture SDA and SCL + // reduce metastability risk + always @(posedge clk or posedge Reset) + if (Reset) + begin + cSCL <= #1 2'b00; + cSDA <= #1 2'b00; + end + else if (rst) + begin + cSCL <= #1 2'b00; + cSDA <= #1 2'b00; + end + else + begin + cSCL <= {cSCL[0],scl_i}; + cSDA <= {cSDA[0],sda_i}; + end + + + // filter SCL and SDA signals; (attempt to) remove glitches + always @(posedge clk or posedge Reset) + if (Reset ) filter_cnt <= 14'h0; + else if (rst || !ena ) filter_cnt <= 14'h0; + else if (~|filter_cnt) filter_cnt <= clk_cnt >> 2; //16x I2C bus frequency + else filter_cnt <= filter_cnt -1; + + + always @(posedge clk or posedge Reset) + if (Reset) + begin + fSCL <= 3'b111; + fSDA <= 3'b111; + end + else if (rst) + begin + fSCL <= 3'b111; + fSDA <= 3'b111; + end + else if (~|filter_cnt) + begin + fSCL <= {fSCL[1:0],cSCL[1]}; + fSDA <= {fSDA[1:0],cSDA[1]}; + end + + + // generate filtered SCL and SDA signals + always @(posedge clk or posedge Reset) + if (Reset) + begin + sSCL <= #1 1'b1; + sSDA <= #1 1'b1; + + dSCL <= #1 1'b1; + dSDA <= #1 1'b1; + end + else if (rst) + begin + sSCL <= #1 1'b1; + sSDA <= #1 1'b1; + + dSCL <= #1 1'b1; + dSDA <= #1 1'b1; + end + else + begin + sSCL <= #1 &fSCL[2:1] | &fSCL[1:0] | (fSCL[2] & fSCL[0]); + sSDA <= #1 &fSDA[2:1] | &fSDA[1:0] | (fSDA[2] & fSDA[0]); + + dSCL <= #1 sSCL; + dSDA <= #1 sSDA; + end + + // detect start condition => detect falling edge on SDA while SCL is high + // detect stop condition => detect rising edge on SDA while SCL is high + reg sta_condition; + reg sto_condition; + always @(posedge clk or posedge Reset) + if (Reset) + begin + sta_condition <= #1 1'b0; + sto_condition <= #1 1'b0; + end + else if (rst) + begin + sta_condition <= #1 1'b0; + sto_condition <= #1 1'b0; + end + else + begin + sta_condition <= #1 ~sSDA & dSDA & sSCL; + sto_condition <= #1 sSDA & ~dSDA & sSCL; + end + + + // generate i2c bus busy signal + always @(posedge clk or posedge Reset) + if (Reset) busy <= #1 1'b0; + else if (rst ) busy <= #1 1'b0; + else busy <= #1 (sta_condition | busy) & ~sto_condition; + + + // generate arbitration lost signal + // aribitration lost when: + // 1) master drives SDA high, but the i2c bus is low + // 2) stop detected while not requested + reg cmd_stop; + always @(posedge clk or posedge Reset) + if (Reset) + cmd_stop <= #1 1'b0; + else if (rst) + cmd_stop <= #1 1'b0; + else if (clk_en) + cmd_stop <= #1 cmd == `I2C_CMD_STOP; + + always @(posedge clk or posedge Reset) + if (Reset) + al <= #1 1'b0; + else if (rst) + al <= #1 1'b0; + else + al <= 0; + // al <= #1 (sda_chk & ~sSDA & sda_oen) | (|c_state & sto_condition & ~cmd_stop); + + + // generate dout signal (store SDA on rising edge of SCL) + always @(posedge clk) + if (sSCL & ~dSCL) dout <= #1 sSDA; + + + // generate statemachine + + // nxt_state decoder + parameter [17:0] idle = 18'b0_0000_0000_0000_0000; + parameter [17:0] start_a = 18'b0_0000_0000_0000_0001; + parameter [17:0] start_b = 18'b0_0000_0000_0000_0010; + parameter [17:0] start_c = 18'b0_0000_0000_0000_0100; + parameter [17:0] start_d = 18'b0_0000_0000_0000_1000; + parameter [17:0] start_e = 18'b0_0000_0000_0001_0000; + parameter [17:0] stop_a = 18'b0_0000_0000_0010_0000; + parameter [17:0] stop_b = 18'b0_0000_0000_0100_0000; + parameter [17:0] stop_c = 18'b0_0000_0000_1000_0000; + parameter [17:0] stop_d = 18'b0_0000_0001_0000_0000; + parameter [17:0] rd_a = 18'b0_0000_0010_0000_0000; + parameter [17:0] rd_b = 18'b0_0000_0100_0000_0000; + parameter [17:0] rd_c = 18'b0_0000_1000_0000_0000; + parameter [17:0] rd_d = 18'b0_0001_0000_0000_0000; + parameter [17:0] wr_a = 18'b0_0010_0000_0000_0000; + parameter [17:0] wr_b = 18'b0_0100_0000_0000_0000; + parameter [17:0] wr_c = 18'b0_1000_0000_0000_0000; + parameter [17:0] wr_d = 18'b1_0000_0000_0000_0000; + + always @(posedge clk or posedge Reset) + if (Reset) + begin + c_state <= #1 idle; + cmd_ack <= #1 1'b0; + scl_oen <= #1 1'b1; + sda_oen <= #1 1'b1; + sda_chk <= #1 1'b0; + end + else if (rst | al) + begin + c_state <= #1 idle; + cmd_ack <= #1 1'b0; + scl_oen <= #1 1'b1; + sda_oen <= #1 1'b1; + sda_chk <= #1 1'b0; + end + else + begin + cmd_ack <= #1 1'b0; // default no command acknowledge + assert cmd_ack only 1clk cycle + + if (clk_en) + case (c_state) // synopsys full_case parallel_case + // idle state + idle: + begin + case (cmd) // synopsys full_case parallel_case + `I2C_CMD_START: c_state <= #1 start_a; + `I2C_CMD_STOP: c_state <= #1 stop_a; + `I2C_CMD_WRITE: c_state <= #1 wr_a; + `I2C_CMD_READ: c_state <= #1 rd_a; + default: c_state <= #1 idle; + endcase + + scl_oen <= #1 scl_oen; // keep SCL in same state + sda_oen <= #1 sda_oen; // keep SDA in same state + sda_chk <= #1 1'b0; // don't check SDA output + end + + // start + start_a: + begin + c_state <= #1 start_b; + scl_oen <= #1 scl_oen; // keep SCL in same state + sda_oen <= #1 1'b1; // set SDA high + sda_chk <= #1 1'b0; // don't check SDA output + end + + start_b: + begin + c_state <= #1 start_c; + scl_oen <= #1 1'b1; // set SCL high + sda_oen <= #1 1'b1; // keep SDA high + sda_chk <= #1 1'b0; // don't check SDA output + end + + start_c: + begin + c_state <= #1 start_d; + scl_oen <= #1 1'b1; // keep SCL high + sda_oen <= #1 1'b0; // set SDA low + sda_chk <= #1 1'b0; // don't check SDA output + end + + start_d: + begin + c_state <= #1 start_e; + scl_oen <= #1 1'b1; // keep SCL high + sda_oen <= #1 1'b0; // keep SDA low + sda_chk <= #1 1'b0; // don't check SDA output + if(clk_cnt == 0) cmd_ack <= #1 1'b1; + end + + start_e: + begin + c_state <= #1 idle; + if(clk_cnt == 0) cmd_ack <= #1 1'b0; + else cmd_ack <= #1 1'b1; + scl_oen <= #1 1'b0; // set SCL low + sda_oen <= #1 1'b0; // keep SDA low + sda_chk <= #1 1'b0; // don't check SDA output + end + + // stop + stop_a: + begin + c_state <= #1 stop_b; + scl_oen <= #1 1'b0; // keep SCL low + sda_oen <= #1 1'b0; // set SDA low + sda_chk <= #1 1'b0; // don't check SDA output + end + + stop_b: + begin + c_state <= #1 stop_c; + scl_oen <= #1 1'b1; // set SCL high + sda_oen <= #1 1'b0; // keep SDA low + sda_chk <= #1 1'b0; // don't check SDA output + end + + stop_c: + begin + c_state <= #1 stop_d; + cmd_ack <= #1 1'b1; + scl_oen <= #1 1'b1; // keep SCL high + sda_oen <= #1 1'b0; // keep SDA low + sda_chk <= #1 1'b0; // don't check SDA output + end + + stop_d: + begin + c_state <= #1 idle; + cmd_ack <= #1 1'b0; + scl_oen <= #1 1'b1; // keep SCL high + sda_oen <= #1 1'b1; // set SDA high + sda_chk <= #1 1'b0; // don't check SDA output + end + + // read + rd_a: + begin + c_state <= #1 rd_b; + scl_oen <= #1 1'b0; // keep SCL low + sda_oen <= #1 1'b1; // tri-state SDA + sda_chk <= #1 1'b0; // don't check SDA output + end + + rd_b: + begin + c_state <= #1 rd_c; + scl_oen <= #1 1'b1; // set SCL high + sda_oen <= #1 1'b1; // keep SDA tri-stated + sda_chk <= #1 1'b0; // don't check SDA output + end + + rd_c: + begin + c_state <= #1 rd_d; + scl_oen <= #1 1'b1; // keep SCL high + sda_oen <= #1 1'b1; // keep SDA tri-stated + sda_chk <= #1 1'b0; // don't check SDA output + if (clk_cnt == 0) cmd_ack <= #1 1'b1; + end + + rd_d: + begin + c_state <= #1 idle; + if (clk_cnt == 0) cmd_ack <= #1 0; + else cmd_ack <= #1 1; + scl_oen <= #1 1'b0; // set SCL low + sda_oen <= #1 1'b1; // keep SDA tri-stated + sda_chk <= #1 1'b0; // don't check SDA output + end + + // write + wr_a: + begin + c_state <= #1 wr_b; + scl_oen <= #1 1'b0; // keep SCL low + sda_oen <= #1 din; // set SDA + sda_chk <= #1 1'b0; // don't check SDA output (SCL low) + end + + wr_b: + begin + c_state <= #1 wr_c; + scl_oen <= #1 1'b1; // set SCL high + sda_oen <= #1 din; // keep SDA + sda_chk <= #1 1'b0; // don't check SDA output yet + // allow some time for SDA and SCL to settle + end + + wr_c: + begin + c_state <= #1 wr_d; + scl_oen <= #1 1'b1; // keep SCL high + sda_oen <= #1 din; + sda_chk <= #1 1'b1; // check SDA output + if (clk_cnt == 0) cmd_ack <= #1 1'b1; + end + + wr_d: + begin + c_state <= #1 idle; + if (clk_cnt == 0) cmd_ack <= #1 0; + else cmd_ack <= #1 1; + scl_oen <= #1 1'b0; // set SCL low + sda_oen <= #1 din; + sda_chk <= #1 1'b0; // don't check SDA output (SCL low) + end + + endcase + end + + + // assign scl and sda output (always gnd) + assign scl_o = 1'b0; + assign sda_o = 1'b0; + +endmodule diff --git a/BENCHMARK/i2c_master_top/rtl/i2c_master_byte_ctrl.v b/BENCHMARK/i2c_master_top/rtl/i2c_master_byte_ctrl.v new file mode 100644 index 00000000..f97f91b6 --- /dev/null +++ b/BENCHMARK/i2c_master_top/rtl/i2c_master_byte_ctrl.v @@ -0,0 +1,386 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE rev.B2 compliant I2C Master byte-controller //// +//// //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +//// Downloaded from: http://www.opencores.org/projects/i2c/ //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: i2c_master_byte_ctrl.v,v 1.8 2009-01-19 20:29:26 rherveille Exp $ +// +// $Date: 2009-01-19 20:29:26 $ +// $Revision: 1.8 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ +// Revision 1.7 2004/02/18 11:40:46 rherveille +// Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. +// +// Revision 1.6 2003/08/09 07:01:33 rherveille +// Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line. +// Fixed a potential bug in the byte controller's host-acknowledge generation. +// +// Revision 1.5 2002/12/26 15:02:32 rherveille +// Core is now a Multimaster I2C controller +// +// Revision 1.4 2002/11/30 22:24:40 rherveille +// Cleaned up code +// +// Revision 1.3 2001/11/05 11:59:25 rherveille +// Fixed wb_ack_o generation bug. +// Fixed bug in the byte_controller statemachine. +// Added headers. +// +/////////////////////////////////////////////////////////////////////// +// QuickLogic Change History: +// +// Date: February 12, 2014 +// Engineer: Anthony Le +// Issue: i2c SDA to SCL timing violation +// Change: +// 1. Generate LD during IDLE to speed up the input data to SR +// + +// synopsys translate_off +// synopsys translate_on +`timescale 1ns / 10ps + +`include "i2c_master_defines.v" + +module i2c_master_byte_ctrl ( + clk, rst, Reset, ena, clk_cnt, start, stop, read, write, ack_in, din, + cmd_ack, ack_out, dout, i2c_busy, i2c_al, scl_i, scl_o, scl_oen, sda_i, sda_o, sda_oen, DrivingI2cBusOut, + TP1, + TP2 ); + + // + // inputs & outputs + // + input clk; // master clock + input rst; // synchronous active high reset + input Reset; // asynchronous active high reset + input ena; // core enable signal + + input [15:0] clk_cnt; // 4x SCL + + // control inputs + input start; + input stop; + input read; + input write; + input ack_in; + input [7:0] din; + + // status outputs + output cmd_ack; + reg cmd_ack; + output ack_out; + reg ack_out; + output i2c_busy; + output i2c_al; + output [7:0] dout; + + // I2C signals + input scl_i; + output scl_o; + output scl_oen; + input sda_i; + output sda_o; + output sda_oen; + + // control signals + output DrivingI2cBusOut; + + // test signals + output TP1; + output TP2; + + + // + // Variable declarations + // + + // statemachine + parameter [5:0] ST_IDLE = 6'b00_0000; + parameter [5:0] ST_START = 6'b00_0001; + parameter [5:0] ST_READ = 6'b00_0010; + parameter [5:0] ST_WRITE = 6'b00_0100; + parameter [5:0] ST_ACK = 6'b00_1000; + parameter [5:0] ST_STOP = 6'b01_0000; + parameter [5:0] ST_DLWR = 6'b10_0000; + + // signals for bit_controller + reg [3:0] core_cmd; + reg core_txd; + wire core_ack, core_rxd; + + // signals for shift register + reg [7:0] sr; //8bit shift register + reg shift, ld; + + // signals for state machine + wire go; + reg [2:0] dcnt; + wire cnt_done; + + // + // Module body + // + assign DrivingI2cBusOut = (core_cmd != `I2C_CMD_READ); + + // hookup bit_controller + i2c_master_bit_ctrl bit_controller ( + .clk ( clk ), + .rst ( rst ), + .Reset ( Reset ), + .ena ( ena ), + .clk_cnt ( clk_cnt ), + .cmd ( core_cmd ), + .cmd_ack ( core_ack ), + .busy ( i2c_busy ), + .al ( i2c_al ), + .din ( core_txd ), + .dout ( core_rxd ), + .scl_i ( scl_i ), + .scl_o ( scl_o ), + .scl_oen ( scl_oen ), + .sda_i ( sda_i ), + .sda_o ( sda_o ), + .sda_oen ( sda_oen ), + .TP1 ( TP1 ), + .TP2 ( TP2 ) + ); + + // generate go-signal + assign go = (read | write | stop) & ~cmd_ack; + + // assign dout output to shift-register + assign dout = sr; + + // + // state machine + // + reg [5:0] c_state; // synopsys enum_state + + // generate shift register + // always @(posedge clk or posedge Reset) + // if (Reset) + // sr <= #1 8'h0; + // else if (rst) + // sr <= #1 8'h0; + // else if (ld) + // sr <= #1 din; + // else if (shift && clk_cnt !=0) + // sr <= #1 {sr[6:0], core_rxd}; + // else if (shift && c_state != ST_WRITE) + // sr <= #1 {sr[6:0], core_rxd}; + + // generate counter + always @(posedge clk or posedge Reset) + if (Reset) + dcnt <= #1 3'h0; + else if (rst) + dcnt <= #1 3'h0; + else if (ld) + dcnt <= #1 3'h7; + else if (shift) + dcnt <= #1 dcnt - 3'h1; + + assign cnt_done = ~(|dcnt); + + always @(posedge clk or posedge Reset) + if (Reset) + begin + sr <= #1 8'h0; + core_cmd <= #1 `I2C_CMD_NOP; + core_txd <= #1 1'b0; + shift <= #1 1'b0; + ld <= #1 1'b0; + cmd_ack <= #1 1'b0; + c_state <= #1 ST_IDLE; + ack_out <= #1 1'b0; + end + else if (rst | i2c_al) + begin + sr <= #1 8'h0; + core_cmd <= #1 `I2C_CMD_NOP; + core_txd <= #1 1'b0; + shift <= #1 1'b0; + ld <= #1 1'b0; + cmd_ack <= #1 1'b0; + c_state <= #1 ST_IDLE; + ack_out <= #1 1'b0; + end + else + begin + if (ld) + sr <= #1 din; + else if (shift && clk_cnt !=0) + sr <= #1 {sr[6:0], core_rxd}; + else if (shift && c_state != ST_WRITE) + sr <= #1 {sr[6:0], core_rxd}; + // initially reset all signals + core_txd <= #1 sr[7]; + shift <= #1 1'b0; + ld <= #1 1'b0; + cmd_ack <= #1 1'b0; + + case (c_state) // synopsys full_case parallel_case + ST_IDLE: + if (go) + begin + if (start) + begin + c_state <= #1 ST_START; + core_cmd <= #1 `I2C_CMD_START; + end + else if (read) + begin + c_state <= #1 ST_READ; + core_cmd <= #1 `I2C_CMD_READ; + end + else if (write) + begin + c_state <= #1 ST_DLWR; + core_cmd <= #1 `I2C_CMD_NOP; + end + else // stop + begin + c_state <= #1 ST_STOP; + core_cmd <= #1 `I2C_CMD_STOP; + end + + ld <= #1 1'b1; + end + + ST_START: + if (core_ack) + begin + if (read) + begin + c_state <= #1 ST_READ; + core_cmd <= #1 `I2C_CMD_READ; + end + else + begin + c_state <= #1 ST_WRITE; + core_cmd <= #1 `I2C_CMD_WRITE; + end + + ld <= #1 1'b1; + end + + ST_DLWR: + begin + c_state <= #1 ST_WRITE; + core_cmd <= #1 `I2C_CMD_WRITE; + end + + ST_WRITE: + if (core_ack) + if (cnt_done) + begin + c_state <= #1 ST_ACK; + core_cmd <= #1 `I2C_CMD_READ; + end + else + begin + c_state <= #1 ST_WRITE; // stay in same state + core_cmd <= #1 `I2C_CMD_WRITE; // write next bit + shift <= #1 1'b1; + if (clk_cnt == 0) sr <= #1 {sr[6:0], core_rxd}; + end + + ST_READ: + if (core_ack) + begin + if (cnt_done) + begin + c_state <= #1 ST_ACK; + core_cmd <= #1 `I2C_CMD_WRITE; + end + else + begin + c_state <= #1 ST_READ; // stay in same state + core_cmd <= #1 `I2C_CMD_READ; // read next bit + end + + shift <= #1 1'b1; + //sr <= #1 {sr[6:0], core_rxd}; + core_txd <= #1 ack_in; + end + + ST_ACK: + if (core_ack) + begin + if (stop) + begin + c_state <= #1 ST_STOP; + core_cmd <= #1 `I2C_CMD_STOP; + end + else + begin + c_state <= #1 ST_IDLE; + core_cmd <= #1 `I2C_CMD_NOP; + + // generate command acknowledge signal + cmd_ack <= #1 1'b1; + end + + // assign ack_out output to bit_controller_rxd (contains last received bit) + ack_out <= #1 core_rxd; + + core_txd <= #1 1'b1; + + if (clk_cnt == 0) shift <= #1 1; + end + else + core_txd <= #1 ack_in; + + ST_STOP: + if (core_ack) + begin + c_state <= #1 ST_IDLE; + core_cmd <= #1 `I2C_CMD_NOP; + + // generate command acknowledge signal + cmd_ack <= #1 1'b1; + end + + endcase + end +endmodule diff --git a/BENCHMARK/i2c_master_top/rtl/i2c_master_defines.v b/BENCHMARK/i2c_master_top/rtl/i2c_master_defines.v new file mode 100644 index 00000000..e81c546a --- /dev/null +++ b/BENCHMARK/i2c_master_top/rtl/i2c_master_defines.v @@ -0,0 +1,59 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE rev.B2 compliant I2C Master controller defines //// +//// //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +//// Downloaded from: http://www.opencores.org/projects/i2c/ //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: i2c_master_defines.v,v 1.3 2001-11-05 11:59:25 rherveille Exp $ +// +// $Date: 2001-11-05 11:59:25 $ +// $Revision: 1.3 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ + + +// I2C registers wishbone addresses + +// bitcontroller states +`define I2C_CMD_NOP 4'b0000 +`define I2C_CMD_START 4'b0001 +`define I2C_CMD_STOP 4'b0010 +`define I2C_CMD_WRITE 4'b0100 +`define I2C_CMD_READ 4'b1000 diff --git a/BENCHMARK/i2c_master_top/rtl/i2c_master_top.v b/BENCHMARK/i2c_master_top/rtl/i2c_master_top.v new file mode 100644 index 00000000..84b55648 --- /dev/null +++ b/BENCHMARK/i2c_master_top/rtl/i2c_master_top.v @@ -0,0 +1,323 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE revB.2 compliant I2C Master controller Top-level //// +//// //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +//// Downloaded from: http://www.opencores.org/projects/i2c/ //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2001 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// 1.12 2012-12-17 Tim Saxe +// Changed wb_ack_o to be derived from in internal version +// wb_ack_i + +// CVS Log +// +// $Id: i2c_master_top.v,v 1.12 2009-01-19 20:29:26 rherveille Exp $ +// +// $Date: 2009-01-19 20:29:26 $ +// $Revision: 1.12 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// Revision 1.11 2005/02/27 09:26:24 rherveille +// Fixed register overwrite issue. +// Removed full_case pragma, replaced it by a default statement. +// +// Revision 1.10 2003/09/01 10:34:38 rherveille +// Fix a blocking vs. non-blocking error in the wb_dat output mux. +// +// Revision 1.9 2003/01/09 16:44:45 rherveille +// Fixed a bug in the Command Register declaration. +// +// Revision 1.8 2002/12/26 16:05:12 rherveille +// Small code simplifications +// +// Revision 1.7 2002/12/26 15:02:32 rherveille +// Core is now a Multimaster I2C controller +// +// Revision 1.6 2002/11/30 22:24:40 rherveille +// Cleaned up code +// +// Revision 1.5 2001/11/10 10:52:55 rherveille +// Changed PRER reset value from 0x0000 to 0xffff, conform specs. +// + +// synopsys translate_off +// synopsys translate_on +`timescale 1ns / 10ps + +`include "i2c_master_defines.v" + +module i2c_master_top( + wb_clk_i, wb_rst_i, arst_i, wb_adr_i, wb_dat_i, wb_dat_o, + wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o, wb_inta_o, + scl_pad_i, scl_pad_o, scl_padoen_o, sda_pad_i, sda_pad_o, sda_padoen_o, tip_o, DrivingI2cBusOut, + TP1, + TP2); + + // parameters + + // + // inputs & outputs + // + + // wishbone signals + input wb_clk_i; // master clock input + input wb_rst_i; // synchronous active high reset + input arst_i; // asynchronous reset + input [2:0] wb_adr_i; // lower address bits + input [7:0] wb_dat_i; // databus input + output [7:0] wb_dat_o; // databus output + input wb_we_i; // write enable input + input wb_stb_i; // stobe/core select signal + input wb_cyc_i; // valid bus cycle input + inout wb_ack_o; // bus cycle acknowledge output + output wb_inta_o; // interrupt request signal output + + // control signals + output tip_o; // transfer in progress + output DrivingI2cBusOut; // master is driving i2c bus + + reg [7:0] wb_dat_o; + reg wb_ack_i; + wire wb_ack_o = wb_ack_i; + reg wb_inta_o; + + // I2C signals + // i2c clock line + input scl_pad_i; // SCL-line input + output scl_pad_o; // SCL-line output (always 1'b0) + output scl_padoen_o; // SCL-line output enable (active low) + + // i2c data line + input sda_pad_i; // SDA-line input + output sda_pad_o; // SDA-line output (always 1'b0) + output sda_padoen_o; // SDA-line output enable (active low) + + // test signal + output TP1; + output TP2; + + + // + // variable declarations + // + + // registers + reg [15:0] prer; // clock prescale register + reg [ 7:0] ctr; // control register + reg [ 7:0] txr; // transmit register + wire [ 7:0] rxr; // receive register + reg [ 7:0] cr; // command register + wire [ 7:0] sr; // status register + + // done signal: command completed, clear command register + wire done; + + // core enable signal + wire core_en; + wire ien; + + // status register signals + wire irxack; + reg rxack; // received aknowledge from slave + reg tip; // transfer in progress + reg irq_flag; // interrupt pending flag + wire i2c_busy; // bus busy (start signal detected) + wire i2c_al; // i2c bus arbitration lost + reg al; // status register arbitration lost bit + + // + // module body + // + + assign tip_o = tip; + + // generate internal reset + wire rst_i = arst_i; + + // generate wishbone signals + wire wb_wacc = wb_we_i & wb_ack_i; + + // generate acknowledge output signal + always @(posedge wb_clk_i) + wb_ack_i <= #1 wb_cyc_i & wb_stb_i & ~wb_ack_i; // because timing is always honored + + // assign DAT_O + always @(posedge wb_clk_i) + begin + case (wb_adr_i) // synopsys parallel_case + 3'b000: wb_dat_o <= #1 prer[ 7:0]; + 3'b001: wb_dat_o <= #1 prer[15:8]; + 3'b010: wb_dat_o <= #1 ctr; + 3'b011: wb_dat_o <= #1 rxr; // write is transmit register (txr) + 3'b100: wb_dat_o <= #1 sr; // write is command register (cr) + 3'b101: wb_dat_o <= #1 txr; + 3'b110: wb_dat_o <= #1 cr; + 3'b111: wb_dat_o <= #1 0; // reserved + endcase + end + + // generate registers + always @(posedge wb_clk_i or posedge rst_i) + if (rst_i) + begin + // prer <= #1 16'hffff; + // ctr <= #1 8'h0; + prer <= #1 16'h0000; + ctr <= #1 8'h80; + txr <= #1 8'h0; + end + else if (wb_rst_i) + begin + // prer <= #1 16'hffff; + // ctr <= #1 8'h0; + prer <= #1 16'h0000; + ctr <= #1 8'h80; + txr <= #1 8'h0; + end + else + if (wb_wacc) + case (wb_adr_i) // synopsys parallel_case + // 3'b000 : prer [ 7:0] <= #1 wb_dat_i; + // 3'b001 : prer [15:8] <= #1 wb_dat_i; + // 3'b010 : ctr <= #1 wb_dat_i; + 3'b011 : txr <= #1 wb_dat_i; + default: ; + endcase + + // generate command register (special case) + always @(posedge wb_clk_i or posedge rst_i) + if (rst_i) + cr <= #1 8'h0; + else if (wb_rst_i) + cr <= #1 8'h0; + else if (wb_wacc) + begin + if (core_en & (wb_adr_i == 3'b100) ) + cr <= #1 wb_dat_i; + end + else + begin + if (done | i2c_al) + cr[7:4] <= #1 4'h0; // clear command bits when done + // or when aribitration lost + cr[2:1] <= #1 2'b0; // reserved bits + cr[0] <= #1 1'b0; // clear IRQ_ACK bit + end + + + // decode command register + wire sta = cr[7]; + wire sto = cr[6]; + wire rd = cr[5]; + wire wr = cr[4]; + wire ack = cr[3]; + wire iack = cr[0]; + + // decode control register + assign core_en = ctr[7]; + assign ien = ctr[6]; + + // hookup byte controller block + i2c_master_byte_ctrl byte_controller ( + .clk ( wb_clk_i ), + .rst ( wb_rst_i ), + .Reset ( rst_i ), + .ena ( core_en ), + .clk_cnt ( prer ), + .start ( sta ), + .stop ( sto ), + .read ( rd ), + .write ( wr ), + .ack_in ( ack ), + .din ( txr ), + .cmd_ack ( done ), + .ack_out ( irxack ), + .dout ( rxr ), + .i2c_busy ( i2c_busy ), + .i2c_al ( i2c_al ), + .scl_i ( scl_pad_i ), + .scl_o ( scl_pad_o ), + .scl_oen ( scl_padoen_o ), + .sda_i ( sda_pad_i ), + .sda_o ( sda_pad_o ), + .sda_oen ( sda_padoen_o ), + .DrivingI2cBusOut (DrivingI2cBusOut), + .TP1 ( TP1 ), + .TP2 ( TP2 ) + ); + + // status register block + interrupt request signal + always @(posedge wb_clk_i or posedge rst_i) + if (rst_i) + begin + al <= #1 1'b0; + rxack <= #1 1'b0; + tip <= #1 1'b0; + irq_flag <= #1 1'b0; + end + else if (wb_rst_i) + begin + al <= #1 1'b0; + rxack <= #1 1'b0; + tip <= #1 1'b0; + irq_flag <= #1 1'b0; + end + else + begin + al <= #1 i2c_al | (al & ~sta); + rxack <= #1 irxack; + tip <= #1 (rd | wr); + irq_flag <= #1 (done | i2c_al | irq_flag) & ~iack; // interrupt request flag is always generated + end + + // generate interrupt request signals + always @(posedge wb_clk_i or posedge rst_i) + if (rst_i) + wb_inta_o <= #1 1'b0; + else if (wb_rst_i) + wb_inta_o <= #1 1'b0; + else + wb_inta_o <= #1 irq_flag && ien; // interrupt signal is only generated when IEN (interrupt enable bit is set) + + // assign status register bits + assign sr[7] = rxack; + assign sr[6] = i2c_busy; + assign sr[5] = al; + assign sr[4:2] = 3'h0; // reserved + assign sr[1] = tip; + assign sr[0] = irq_flag; + +endmodule diff --git a/BENCHMARK/iir/iir_yosys.blif b/BENCHMARK/iir/iir_yosys.blif new file mode 100644 index 00000000..f8703fc1 --- /dev/null +++ b/BENCHMARK/iir/iir_yosys.blif @@ -0,0 +1,14847 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model iir +.inputs clk reset start din(0) din(1) din(2) din(3) din(4) din(5) din(6) din(7) params(0) params(1) params(2) params(3) params(4) params(5) params(6) params(7) params(8) params(9) params(10) params(11) params(12) params(13) params(14) params(15) iir_start +.outputs dout(0) dout(1) dout(2) dout(3) dout(4) dout(5) dout(6) dout(7) ready iir_done +.names $false +.names $true +1 +.names $undef +.subckt logic_1 a=$auto$hilomap.cc:39:hilomap_worker$18951 +.subckt logic_0 a=temp_yk(0) +.subckt in_buff A=clk Q=$iopadmap$clk +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(0) Q=$iopadmap$din(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(1) Q=$iopadmap$din(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(2) Q=$iopadmap$din(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(3) Q=$iopadmap$din(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(4) Q=$iopadmap$din(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(5) Q=$iopadmap$din(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(6) Q=$iopadmap$din(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(7) Q=$iopadmap$din(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$dout(0) Q=dout(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$dout(1) Q=dout(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$dout(2) Q=dout(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$dout(3) Q=dout(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$dout(4) Q=dout(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$dout(5) Q=dout(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$dout(6) Q=dout(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$dout(7) Q=dout(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$iir_done Q=iir_done +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=iir_start Q=$iopadmap$iir_start +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(0) Q=$iopadmap$params(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(1) Q=$iopadmap$params(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(10) Q=$iopadmap$params(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(11) Q=$iopadmap$params(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(12) Q=$iopadmap$params(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(13) Q=$iopadmap$params(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(14) Q=$iopadmap$params(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(15) Q=$iopadmap$params(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(2) Q=$iopadmap$params(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(3) Q=$iopadmap$params(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(4) Q=$iopadmap$params(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(5) Q=$iopadmap$params(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(6) Q=$iopadmap$params(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(7) Q=$iopadmap$params(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(8) Q=$iopadmap$params(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=params(9) Q=$iopadmap$params(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$ready Q=ready +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=reset Q=$iopadmap$reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=start Q=$iopadmap$start +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt ff CQZ=a1(15) D=temp_a1(15) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(14) D=temp_a1(14) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(5) D=temp_a1(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(4) D=temp_a1(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(3) D=temp_a1(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(2) D=temp_a1(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(1) D=temp_a1(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(0) D=temp_a1(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(13) D=temp_a1(13) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(12) D=temp_a1(12) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(11) D=temp_a1(11) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(10) D=temp_a1(10) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(9) D=temp_a1(9) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(8) D=temp_a1(8) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(7) D=temp_a1(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a1(6) D=temp_a1(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(15) D=temp_a2(15) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(14) D=temp_a2(14) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(5) D=temp_a2(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(4) D=temp_a2(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(3) D=temp_a2(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(2) D=temp_a2(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(1) D=temp_a2(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(0) D=temp_a2(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(13) D=temp_a2(13) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(12) D=temp_a2(12) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(11) D=temp_a2(11) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(10) D=temp_a2(10) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(9) D=temp_a2(9) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(8) D=temp_a2(8) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(7) D=temp_a2(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=a2(6) D=temp_a2(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(15) D=temp_b0(15) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(14) D=temp_b0(14) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(5) D=temp_b0(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(4) D=temp_b0(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(3) D=temp_b0(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(2) D=temp_b0(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(1) D=temp_b0(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(0) D=temp_b0(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(13) D=temp_b0(13) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(12) D=temp_b0(12) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(11) D=temp_b0(11) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(10) D=temp_b0(10) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(9) D=temp_b0(9) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(8) D=temp_b0(8) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(7) D=temp_b0(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b0(6) D=temp_b0(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(15) D=temp_b1(15) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(14) D=temp_b1(14) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(5) D=temp_b1(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(4) D=temp_b1(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(3) D=temp_b1(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(2) D=temp_b1(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(1) D=temp_b1(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(0) D=temp_b1(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(13) D=temp_b1(13) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(12) D=temp_b1(12) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(11) D=temp_b1(11) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(10) D=temp_b1(10) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(9) D=temp_b1(9) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(8) D=temp_b1(8) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(7) D=temp_b1(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b1(6) D=temp_b1(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(15) D=temp_b2(15) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(14) D=temp_b2(14) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(5) D=temp_b2(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(4) D=temp_b2(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(3) D=temp_b2(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(2) D=temp_b2(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(1) D=temp_b2(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(0) D=temp_b2(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(13) D=temp_b2(13) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(12) D=temp_b2(12) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(11) D=temp_b2(11) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(10) D=temp_b2(10) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(9) D=temp_b2(9) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(8) D=temp_b2(8) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(7) D=temp_b2(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=b2(6) D=temp_b2(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=finite_counter(4) I1=finite_counter(5) I2=finite_counter(6) I3=count0_LUT4_O_I3 O=count0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=finite_counter(4) I1=count0_LUT4_O_I3 I2=$iopadmap$reset I3=finite_counter(5) O=count0_LUT4_O_I3_LUT4_I1_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101111110100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=$iopadmap$reset I3=count0_LUT4_O_I3_LUT4_I2_O O=count0_LUT4_O_I3_LUT4_I1_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=$iopadmap$reset I3=count0_LUT4_O_I3_LUT4_I1_O_LUT4_O_1_I3 O=count0_LUT4_O_I3_LUT4_I1_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=finite_counter(0) I1=finite_counter(1) I2=finite_counter(2) I3=finite_counter(3) O=count0_LUT4_O_I3_LUT4_I1_O_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000111111110 +.subckt LUT4 I0=finite_counter(0) I1=finite_counter(1) I2=$iopadmap$reset I3=finite_counter(2) O=count0_LUT4_O_I3_LUT4_I1_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011110001 +.subckt LUT4 I0=temp_yk(0) I1=finite_counter(0) I2=finite_counter(1) I3=$iopadmap$reset O=count0_LUT4_O_I3_LUT4_I1_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=$iopadmap$reset I3=finite_counter(0) O=count0_LUT4_O_I3_LUT4_I1_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=finite_counter(4) I1=finite_counter(5) I2=count0_LUT4_O_I3 I3=finite_counter(6) O=count0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100010000 +.subckt LUT4 I0=temp_yk(0) I1=finite_counter(4) I2=count0_LUT4_O_I3 I3=$iopadmap$reset O=count0_LUT4_O_I3_LUT4_I1_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=finite_counter(0) I1=finite_counter(1) I2=finite_counter(2) I3=finite_counter(3) O=count0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=del_count0 D=count0 QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=temp_yk(0) QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:232.1-234.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=$iopadmap$dout(7) D=temp_dout(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=$iopadmap$dout(6) D=temp_dout(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=$iopadmap$dout(5) D=temp_dout(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=$iopadmap$dout(4) D=temp_dout(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=$iopadmap$dout(3) D=temp_dout(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=$iopadmap$dout(2) D=temp_dout(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=$iopadmap$dout(1) D=temp_dout(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=$iopadmap$dout(0) D=temp_dout(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=finite_counter(6) D=count0_LUT4_O_I3_LUT4_I1_O(6) QCK=$iopadmap$clk QEN=iir_start_LUT4_I2_O QRT=temp_yk(0) QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:220.1-228.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=finite_counter(5) D=count0_LUT4_O_I3_LUT4_I1_O(5) QCK=$iopadmap$clk QEN=iir_start_LUT4_I2_O QRT=temp_yk(0) QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:220.1-228.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=finite_counter(4) D=count0_LUT4_O_I3_LUT4_I1_O(4) QCK=$iopadmap$clk QEN=iir_start_LUT4_I2_O QRT=temp_yk(0) QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:220.1-228.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=finite_counter(3) D=count0_LUT4_O_I3_LUT4_I1_O(3) QCK=$iopadmap$clk QEN=iir_start_LUT4_I2_O QRT=temp_yk(0) QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:220.1-228.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=finite_counter(2) D=count0_LUT4_O_I3_LUT4_I1_O(2) QCK=$iopadmap$clk QEN=iir_start_LUT4_I2_O QRT=temp_yk(0) QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:220.1-228.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=finite_counter(1) D=count0_LUT4_O_I3_LUT4_I1_O(1) QCK=$iopadmap$clk QEN=iir_start_LUT4_I2_O QRT=temp_yk(0) QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:220.1-228.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=finite_counter(0) D=count0_LUT4_O_I3_LUT4_I1_O(0) QCK=$iopadmap$clk QEN=iir_start_LUT4_I2_O QRT=temp_yk(0) QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:220.1-228.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=count0 I3=del_count0 O=$iopadmap$iir_done +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$iopadmap$iir_start I1=temp_a2_LUT4_O_I1 I2=iir_start_LUT4_I0_I2 I3=iir_start_LUT4_I0_I3 O=iir_start_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=obf_state(1) I1=obf_state(0) I2=obf_state(3) I3=obf_state(2) O=iir_start_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=obf_state(3) I1=obf_state(1) I2=obf_state(0) I3=obf_state(2) O=iir_start_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=temp_a2_LUT4_O_I1 I1=$iopadmap$iir_start I2=iir_start_LUT4_I0_I2 I3=iir_start_LUT4_I1_I3 O=iir_start_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=temp_yk(0) I1=iir_start_LUT4_I1_I3_LUT4_O_I1 I2=$iopadmap$start I3=obf_state(1) O=iir_start_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=temp_yk(0) I1=obf_state(2) I2=obf_state(0) I3=obf_state(3) O=iir_start_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=$iopadmap$iir_start I3=$iopadmap$reset O=iir_start_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=temp_yk(0) I1=obf_next_state_LUT4_O_I1 I2=obf_next_state(3) I3=obf_next_state_LUT4_O_I3 O=obf_next_state(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=temp_yk2_LUT4_O_I1 I1=count0 I2=obf_next_state_LUT4_O_1_I2 I3=obf_next_state_LUT4_O_1_I3 O=obf_next_state(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011101011111111 +.subckt LUT4 I0=count0 I1=obf_next_state_LUT4_O_1_I2 I2=obf_next_state_LUT4_O_1_I2_LUT4_I1_I2 I3=temp_utmp_LUT4_O_I3 O=obf_next_state_LUT4_O_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=count0 I1=obf_next_state_LUT4_O_1_I2 I2=obf_next_state_LUT4_O_1_I2_LUT4_I1_I2 I3=temp_ysum_LUT4_O_I3 O=obf_next_state_LUT4_O_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_wait_counter_LUT4_O_I3 I3=obf_next_state_LUT4_O_I3 O=obf_next_state_LUT4_O_1_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=obf_state(1) I1=obf_state(0) I2=obf_state(3) I3=obf_state(2) O=obf_next_state_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=temp_yk(0) I1=iir_start_LUT4_I0_I2 I2=obf_next_state(2) I3=obf_next_state_LUT4_O_I3 O=obf_next_state_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=temp_yk(0) I1=obf_next_state_LUT4_O_2_I1 I2=obf_next_state(1) I3=obf_next_state_LUT4_O_I3 O=obf_next_state(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=temp_yk(0) I1=obf_next_state_LUT4_O_2_I1_LUT4_O_I1 I2=obf_next_state_LUT4_O_3_I1_LUT4_O_I2 I3=iir_start_LUT4_I0_O O=obf_next_state_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=temp_yk(0) I1=obf_next_state_LUT4_O_3_I1 I2=obf_next_state(0) I3=obf_next_state_LUT4_O_I3 O=obf_next_state(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=temp_yk(0) I1=obf_next_state_LUT4_O_3_I1_LUT4_O_I1 I2=obf_next_state_LUT4_O_3_I1_LUT4_O_I2 I3=iir_start_LUT4_I1_O O=obf_next_state_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=obf_state(2) I1=obf_state(1) I2=obf_state(0) I3=obf_state(3) O=obf_next_state_LUT4_O_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100001111111 +.subckt LUT4 I0=obf_state(1) I1=obf_state(0) I2=obf_state(3) I3=obf_state(2) O=obf_next_state_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011100001111 +.subckt LUT4 I0=obf_state(1) I1=obf_state(0) I2=obf_state(3) I3=obf_state(2) O=obf_next_state_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111110 +.subckt ff CQZ=obf_state(3) D=obf_next_state(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=obf_state(2) D=obf_next_state(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=obf_state(1) D=obf_next_state(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=obf_state(0) D=obf_next_state(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=temp_yk(0) QST=$iopadmap$reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt ff CQZ=$iopadmap$ready D=temp_ready QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(15) I3=$iopadmap$params(15) O=temp_a1(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(14) I3=$iopadmap$params(14) O=temp_a1(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(5) I3=$iopadmap$params(5) O=temp_a1(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(4) I3=$iopadmap$params(4) O=temp_a1(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(3) I3=$iopadmap$params(3) O=temp_a1(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(2) I3=$iopadmap$params(2) O=temp_a1(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(1) I3=$iopadmap$params(1) O=temp_a1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(0) I3=$iopadmap$params(0) O=temp_a1(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(13) I3=$iopadmap$params(13) O=temp_a1(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(12) I3=$iopadmap$params(12) O=temp_a1(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(11) I3=$iopadmap$params(11) O=temp_a1(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(10) I3=$iopadmap$params(10) O=temp_a1(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(9) I3=$iopadmap$params(9) O=temp_a1(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(8) I3=$iopadmap$params(8) O=temp_a1(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(7) I3=$iopadmap$params(7) O=temp_a1(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a1_LUT4_O_I1 I2=temp_a1(6) I3=$iopadmap$params(6) O=temp_a1(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=obf_state(3) I1=obf_state(1) I2=obf_state(2) I3=obf_state(0) O=temp_a1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(15) I3=$iopadmap$params(15) O=temp_a2(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(14) I3=$iopadmap$params(14) O=temp_a2(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(5) I3=$iopadmap$params(5) O=temp_a2(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(4) I3=$iopadmap$params(4) O=temp_a2(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(3) I3=$iopadmap$params(3) O=temp_a2(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(2) I3=$iopadmap$params(2) O=temp_a2(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(1) I3=$iopadmap$params(1) O=temp_a2(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(0) I3=$iopadmap$params(0) O=temp_a2(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(13) I3=$iopadmap$params(13) O=temp_a2(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(12) I3=$iopadmap$params(12) O=temp_a2(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(11) I3=$iopadmap$params(11) O=temp_a2(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(10) I3=$iopadmap$params(10) O=temp_a2(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(9) I3=$iopadmap$params(9) O=temp_a2(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(8) I3=$iopadmap$params(8) O=temp_a2(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(7) I3=$iopadmap$params(7) O=temp_a2(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_a2_LUT4_O_I1 I2=temp_a2(6) I3=$iopadmap$params(6) O=temp_a2(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=obf_state(3) I1=obf_state(0) I2=obf_state(2) I3=obf_state(1) O=temp_a2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(15) I3=$iopadmap$params(15) O=temp_b0(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(14) I3=$iopadmap$params(14) O=temp_b0(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(5) I3=$iopadmap$params(5) O=temp_b0(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(4) I3=$iopadmap$params(4) O=temp_b0(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(3) I3=$iopadmap$params(3) O=temp_b0(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(2) I3=$iopadmap$params(2) O=temp_b0(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(1) I3=$iopadmap$params(1) O=temp_b0(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(0) I3=$iopadmap$params(0) O=temp_b0(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(13) I3=$iopadmap$params(13) O=temp_b0(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(12) I3=$iopadmap$params(12) O=temp_b0(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(11) I3=$iopadmap$params(11) O=temp_b0(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(10) I3=$iopadmap$params(10) O=temp_b0(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(9) I3=$iopadmap$params(9) O=temp_b0(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(8) I3=$iopadmap$params(8) O=temp_b0(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(7) I3=$iopadmap$params(7) O=temp_b0(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b0_LUT4_O_I1 I2=temp_b0(6) I3=$iopadmap$params(6) O=temp_b0(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=obf_state(3) I1=obf_state(2) I2=obf_state(0) I3=obf_state(1) O=temp_b0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(15) I3=$iopadmap$params(15) O=temp_b1(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(14) I3=$iopadmap$params(14) O=temp_b1(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(5) I3=$iopadmap$params(5) O=temp_b1(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(4) I3=$iopadmap$params(4) O=temp_b1(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(3) I3=$iopadmap$params(3) O=temp_b1(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(2) I3=$iopadmap$params(2) O=temp_b1(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(1) I3=$iopadmap$params(1) O=temp_b1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(0) I3=$iopadmap$params(0) O=temp_b1(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(13) I3=$iopadmap$params(13) O=temp_b1(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(12) I3=$iopadmap$params(12) O=temp_b1(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(11) I3=$iopadmap$params(11) O=temp_b1(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(10) I3=$iopadmap$params(10) O=temp_b1(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(9) I3=$iopadmap$params(9) O=temp_b1(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(8) I3=$iopadmap$params(8) O=temp_b1(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(7) I3=$iopadmap$params(7) O=temp_b1(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b1_LUT4_O_I1 I2=temp_b1(6) I3=$iopadmap$params(6) O=temp_b1(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=obf_state(3) I1=obf_state(1) I2=obf_state(0) I3=obf_state(2) O=temp_b1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(15) I3=$iopadmap$params(15) O=temp_b2(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(14) I3=$iopadmap$params(14) O=temp_b2(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(5) I3=$iopadmap$params(5) O=temp_b2(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(4) I3=$iopadmap$params(4) O=temp_b2(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(3) I3=$iopadmap$params(3) O=temp_b2(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(2) I3=$iopadmap$params(2) O=temp_b2(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(1) I3=$iopadmap$params(1) O=temp_b2(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(0) I3=$iopadmap$params(0) O=temp_b2(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(13) I3=$iopadmap$params(13) O=temp_b2(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(12) I3=$iopadmap$params(12) O=temp_b2(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(11) I3=$iopadmap$params(11) O=temp_b2(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(10) I3=$iopadmap$params(10) O=temp_b2(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(9) I3=$iopadmap$params(9) O=temp_b2(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(8) I3=$iopadmap$params(8) O=temp_b2(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(7) I3=$iopadmap$params(7) O=temp_b2(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_b2_LUT4_O_I1 I2=temp_b2(6) I3=$iopadmap$params(6) O=temp_b2(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=obf_state(3) I1=obf_state(1) I2=obf_state(0) I3=obf_state(2) O=temp_b2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_dout_LUT4_O_I1 I2=temp_dout(7) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=temp_yk(0) I1=temp_dout_LUT4_O_1_I1 I2=temp_dout(6) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(25) I1=$iopadmap$dout(6) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_dout_LUT4_O_2_I1 I2=temp_dout(5) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(24) I1=$iopadmap$dout(5) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_dout_LUT4_O_3_I1 I2=temp_dout(4) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(23) I1=$iopadmap$dout(4) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_dout_LUT4_O_4_I1 I2=temp_dout(3) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(22) I1=$iopadmap$dout(3) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_dout_LUT4_O_5_I1 I2=temp_dout(2) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(21) I1=$iopadmap$dout(2) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_dout_LUT4_O_6_I1 I2=temp_dout(1) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(20) I1=$iopadmap$dout(1) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_dout_LUT4_O_7_I1 I2=temp_dout(0) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(19) I1=$iopadmap$dout(0) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=yk(26) I1=$iopadmap$dout(7) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_dout_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ready I3=temp_uk_LUT4_O_I1 O=temp_ready +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk1(7) I3=uk(7) O=temp_uk1(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk1(6) I3=uk(6) O=temp_uk1(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk1(5) I3=uk(5) O=temp_uk1(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk1(4) I3=uk(4) O=temp_uk1(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk1(3) I3=uk(3) O=temp_uk1(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk1(2) I3=uk(2) O=temp_uk1(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk1(1) I3=uk(1) O=temp_uk1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk1(0) I3=uk(0) O=temp_uk1(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk2(7) I3=uk1(7) O=temp_uk2(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk2(6) I3=uk1(6) O=temp_uk2(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk2(5) I3=uk1(5) O=temp_uk2(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk2(4) I3=uk1(4) O=temp_uk2(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk2(3) I3=uk1(3) O=temp_uk2(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk2(2) I3=uk1(2) O=temp_uk2(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk2(1) I3=uk1(1) O=temp_uk2(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_uk2(0) I3=uk1(0) O=temp_uk2(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_uk_LUT4_O_I1 I2=temp_uk(7) I3=temp_uk_LUT4_O_I3 O=temp_uk(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_uk_LUT4_O_I1 I2=temp_uk(6) I3=temp_uk_LUT4_O_1_I3 O=temp_uk(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=$iopadmap$start I2=uk(6) I3=$iopadmap$din(6) O=temp_uk_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_uk_LUT4_O_I1 I2=temp_uk(5) I3=temp_uk_LUT4_O_2_I3 O=temp_uk(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=$iopadmap$start I2=uk(5) I3=$iopadmap$din(5) O=temp_uk_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_uk_LUT4_O_I1 I2=temp_uk(4) I3=temp_uk_LUT4_O_3_I3 O=temp_uk(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=$iopadmap$start I2=uk(4) I3=$iopadmap$din(4) O=temp_uk_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_uk_LUT4_O_I1 I2=temp_uk(3) I3=temp_uk_LUT4_O_4_I3 O=temp_uk(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=$iopadmap$start I2=uk(3) I3=$iopadmap$din(3) O=temp_uk_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_uk_LUT4_O_I1 I2=temp_uk(2) I3=temp_uk_LUT4_O_5_I3 O=temp_uk(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=$iopadmap$start I2=uk(2) I3=$iopadmap$din(2) O=temp_uk_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_uk_LUT4_O_I1 I2=temp_uk(1) I3=temp_uk_LUT4_O_6_I3 O=temp_uk(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=$iopadmap$start I2=uk(1) I3=$iopadmap$din(1) O=temp_uk_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_uk_LUT4_O_I1 I2=temp_uk(0) I3=temp_uk_LUT4_O_7_I3 O=temp_uk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=$iopadmap$start I2=uk(0) I3=$iopadmap$din(0) O=temp_uk_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=obf_state(3) I1=obf_state(0) I2=obf_state(1) I3=obf_state(2) O=temp_uk_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=temp_yk(0) I1=$iopadmap$start I2=uk(7) I3=$iopadmap$din(7) O=temp_uk_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_utmp(12) I1=temp_utmp_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2 I3=temp_utmp_LUT4_O_I3 O=temp_utmp(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110010101010 +.subckt LUT4 I0=temp_utmp(22) I1=temp_utmp_LUT4_O_1_I1 I2=temp_utmp_LUT4_O_1_I2 I3=temp_utmp_LUT4_O_I3 O=temp_utmp(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110010101010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(13) I3=temp_utmp_LUT4_O_10_I3 O=temp_utmp(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_10_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I0 O=temp_utmp_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_I2_LUT4_O_I3 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2 O=temp_utmp_LUT4_O_10_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(11) I3=temp_utmp_LUT4_O_11_I3 O=temp_utmp(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_utmp_LUT4_O_12_I3_LUT4_O_I3 I1=temp_utmp_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_11_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_11_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000100001110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_12_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_12_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_11_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_I1_LUT4_O_I3 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0 O=temp_utmp_LUT4_O_11_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(10) I3=temp_utmp_LUT4_O_12_I3 O=temp_utmp(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_12_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_12_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_12_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_utmp_LUT4_O_12_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_12_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_12_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(9) I3=temp_utmp_LUT4_O_13_I3 O=temp_utmp(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(0) I3=uk1(7) O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=b1(3) I3=uk1(4) O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b1(2) I2=uk1(4) I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(3) I3=b1(4) O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(0) I2=uk1(7) I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(2) I2=uk1(6) I3=b1(1) O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(1) I3=b1(2) O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=b2(5) I2=uk2(0) I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(0) I3=b1(1) O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=uk1(5) I1=b1(1) I2=uk1(6) I3=b1(0) O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b1(2) I3=uk1(4) O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(4) I2=uk1(3) I3=b1(3) O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=b1(1) I2=uk1(4) I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(2) I3=b1(3) O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111010101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I3 I2=temp_utmp_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(8) I3=temp_utmp_LUT4_O_14_I3 O=temp_utmp(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_utmp_LUT4_O_15_I3_LUT4_O_I3 I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_14_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_14_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(7) I3=temp_utmp_LUT4_O_15_I3 O=temp_utmp(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=uk1(5) I3=b1(0) O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=uk1(5) I1=b1(0) I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=b1(1) I3=uk1(4) O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(3) I2=uk1(3) I3=b1(2) O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_16_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_16_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_16_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(6) I3=temp_utmp_LUT4_O_16_I3 O=temp_utmp(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_16_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_16_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_16_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=uk1(4) O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_13_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I3 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1 I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I3 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I0 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_16_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(5) I3=temp_utmp_LUT4_O_17_I3 O=temp_utmp(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I0 I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I3 I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=uk1(0) I1=uk1(1) I2=b1(3) I3=b1(4) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=uk1(0) I1=b1(5) I2=uk1(1) I3=b1(4) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000001011 +.subckt LUT4 I0=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=uk2(3) I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=b2(0) I1=uk2(5) I2=b2(1) I3=uk2(4) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=uk2(3) I3=b2(2) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=uk2(3) I2=b2(1) I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(2) I1=b2(3) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=b2(0) I3=uk2(4) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=b2(5) I3=uk2(0) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(0) I3=b0(1) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=b0(0) I3=uk(5) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b0(3) I3=uk(2) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(5) I2=uk(1) I3=b0(4) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=b0(2) I2=uk(2) I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(3) I3=b0(4) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=uk2(0) I3=b2(4) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=uk1(4) I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=uk1(4) I1=b1(0) I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(0) I3=b1(1) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=b1(0) I2=uk1(4) I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 O=temp_utmp_LUT4_O_15_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(1) I3=b1(2) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=uk1(2) I1=b1(2) I2=uk1(3) I3=b1(1) O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_utmp(4) I1=temp_utmp_LUT4_O_18_I1 I2=temp_utmp_LUT4_O_18_I2 I3=temp_utmp_LUT4_O_I3 O=temp_utmp(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110010101010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1 I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I0 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=uk2(3) I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110110000010 +.subckt LUT4 I0=b2(0) I1=uk2(4) I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=uk2(3) I2=b2(0) I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(1) I1=b2(2) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=uk2(3) I3=b2(1) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(2) I1=uk2(2) I2=b2(3) I3=uk2(1) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk2(0) I1=b2(4) I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=uk(3) I3=b0(0) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=uk(3) I1=b0(1) I2=uk(4) I3=b0(0) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=b0(2) I3=uk(2) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(4) I2=uk(1) I3=b0(3) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=b0(1) I2=uk(2) I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(2) I3=b0(3) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=uk2(0) I3=b2(3) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111010101011 +.subckt LUT4 I0=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=b1(3) I2=uk1(0) I3=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_I2 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=uk1(0) I1=b1(4) I2=uk1(1) I3=b1(3) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=uk1(2) I3=b1(0) O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_18_I2 I3=temp_utmp_LUT4_O_18_I1 O=temp_utmp_LUT4_O_17_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(3) I3=temp_utmp_LUT4_O_19_I3 O=temp_utmp(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I0 I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=b2(0) I1=uk2(3) I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=b2(0) I1=b2(1) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=b2(1) I1=uk2(2) I2=b2(2) I3=uk2(1) O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=b2(2) I2=uk2(0) I3=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=uk2(0) I1=b2(3) I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=uk(3) I1=b0(0) I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=b0(0) I2=uk(2) I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(1) I3=b0(2) O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=b0(1) I3=uk(2) O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(3) I2=uk(1) I3=b0(2) O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=uk(2) I3=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=uk1(2) I2=b1(0) I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_22_I2 I2=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=b1(2) O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_I2 I2=b1(3) I3=uk1(0) O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=uk1(2) I1=b1(1) I2=uk1(3) I3=b1(0) O=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_20_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_20_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_2_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_2_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_2_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I0 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=uk2(7) I2=b2(12) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=uk2(7) I3=b2(13) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=b0(15) I3=uk(5) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=uk(6) I1=b0(14) I2=uk(7) I3=b0(13) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(12) I3=b0(13) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=uk2(5) I3=b2(15) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=uk2(5) I2=b2(15) I3=uk2(7) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=uk2(6) I3=b2(14) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=uk2(6) I3=b2(13) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=uk2(6) I2=b2(13) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=b2(14) I1=uk2(5) I2=b2(15) I3=uk2(4) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b2(15) I3=uk2(3) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b0(15) I3=uk(4) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b0(14) I3=uk(5) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=uk(6) I1=b0(13) I2=uk(7) I3=b0(12) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(11) I3=b0(12) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=b0(13) I3=uk(5) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=b0(13) I2=uk(5) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=uk(3) I1=b0(15) I2=uk(4) I3=b0(14) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=uk(6) I1=b0(12) I2=uk(7) I3=b0(11) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(10) I3=b0(11) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=uk(5) I3=b0(12) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=uk(2) I3=b0(15) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=uk(1) I1=b0(15) I2=uk(2) I3=b0(14) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=b0(11) I3=uk(5) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=uk(0) I3=b0(15) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b0(13) I3=uk(2) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=uk(2) I2=b0(15) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b0(14) I3=uk(1) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=uk(5) I1=b0(12) I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b0(14) I3=uk(3) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=uk1(4) I3=b1(15) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=uk1(4) I2=b1(15) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=uk1(7) I1=b1(12) I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(14) I3=uk1(3) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=uk1(7) I3=b1(12) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=b1(12) I2=uk1(5) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(13) I3=uk1(6) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=b1(15) I2=uk1(6) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(14) I3=uk1(5) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=b2(14) I1=uk2(3) I2=b2(15) I3=uk2(2) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=uk2(6) I3=b2(11) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(12) I1=uk2(5) I2=b2(13) I3=uk2(4) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=b2(15) I3=uk2(1) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=uk2(3) I3=b2(13) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b2(15) I2=uk2(3) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=uk2(2) I3=b2(14) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=b2(12) I1=uk2(6) I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=uk2(5) I3=b2(13) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=uk2(4) I3=b2(14) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(9) I3=b0(10) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=uk(6) I1=b0(11) I2=uk(7) I3=b0(10) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=b0(11) I2=uk(5) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=b0(13) I2=uk(4) I3=b0(12) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=b0(12) I2=uk(3) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b0(13) I3=uk(4) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=uk2(7) I3=b2(12) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=b2(12) I3=uk2(6) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=uk2(7) I2=b2(11) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=b2(10) I3=uk2(7) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=uk2(6) I2=b2(10) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(11) I1=uk2(5) I2=b2(12) I3=uk2(4) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=b2(11) I1=b2(12) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=uk1(1) I1=b2(9) I2=uk2(7) I3=b1(15) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=uk2(7) I3=b2(11) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=uk2(6) I2=b2(11) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=uk2(4) I2=b2(12) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(13) I2=uk1(7) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(13) I3=uk1(7) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(5) I1=b1(15) I2=uk1(6) I3=b1(14) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=b0(13) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=uk(6) I3=b0(15) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110001001100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b0(14) I3=uk(7) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=uk2(6) I3=b2(15) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010001000100 +.subckt LUT4 I0=temp_yk(0) I1=b0(15) I2=uk(5) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=uk1(6) I1=b1(15) I2=uk1(7) I3=b1(14) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=uk2(6) I2=uk2(7) I3=b2(14) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011111111111 +.subckt LUT4 I0=temp_yk(0) I1=uk2(7) I2=b2(13) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=uk1(6) I1=uk1(7) I2=b1(14) I3=b1(15) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=b2(15) I2=uk2(6) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=uk1(7) I1=b1(15) I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=uk(7) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=b0(13) I1=uk(6) I2=b0(14) I3=b0(15) O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000001111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(21) I3=temp_utmp_LUT4_O_2_I3 O=temp_utmp(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_utmp(2) I1=temp_utmp_LUT4_O_20_I1 I2=temp_utmp_LUT4_O_20_I2 I3=temp_utmp_LUT4_O_I3 O=temp_utmp(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_20_I1 I3=temp_utmp_LUT4_O_20_I2 O=temp_utmp_LUT4_O_19_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_22_I2 I2=temp_utmp_LUT4_O_22_I1 I3=temp_utmp_LUT4_O_21_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_20_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_20_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=uk1(1) I1=b1(0) I2=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=b1(0) I3=uk1(2) O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b1(0) I1=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=b1(2) I3=uk1(0) O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(1) I3=uk1(1) O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=b2(0) I3=uk2(1) O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=b2(0) I1=uk2(2) I2=b2(1) I3=uk2(1) O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=b2(1) I2=uk2(0) I3=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=b2(2) I3=uk2(0) O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(2) I1=b0(0) I2=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(0) I3=b0(1) O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=uk(0) I1=b0(2) I2=uk(1) I3=b0(1) O=temp_utmp_LUT4_O_20_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(1) I3=temp_utmp_LUT4_O_21_I3 O=temp_utmp(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_21_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_22_I2 I3=temp_utmp_LUT4_O_22_I1 O=temp_utmp_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=uk1(1) I1=b1(0) I2=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_21_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=b2(0) I1=uk2(1) I2=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b2(1) I3=uk2(0) O=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(1) I2=uk(1) I3=b0(0) O=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(0) I1=b0(0) I2=b2(0) I3=uk2(0) O=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_I2 I3=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(2) I3=uk1(1) O=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=temp_utmp_LUT4_O_19_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(1) I3=uk1(0) O=temp_utmp_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp(0) I1=temp_utmp_LUT4_O_22_I1 I2=temp_utmp_LUT4_O_22_I2 I3=temp_utmp_LUT4_O_I3 O=temp_utmp(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=uk(0) I1=b0(0) I2=b2(0) I3=uk2(0) O=temp_utmp_LUT4_O_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(0) I3=uk1(0) O=temp_utmp_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_2_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_2_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_2_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0 O=temp_utmp_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_utmp_LUT4_O_3_I3_LUT4_O_I2 I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I0 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(20) I3=temp_utmp_LUT4_O_3_I3 O=temp_utmp(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_utmp_LUT4_O_3_I3_LUT4_O_I0 I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=temp_utmp_LUT4_O_4_I3_LUT4_O_I2 I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I3 I2=temp_utmp_LUT4_O_4_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_4_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_utmp_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(10) I3=uk1(7) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(15) I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(13) I3=uk1(4) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=b1(12) I2=uk1(4) I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=b1(13) I2=uk1(2) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(10) I2=uk1(7) I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(12) I2=uk1(6) I3=b1(11) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(11) I3=b1(12) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=b2(10) I1=uk2(7) I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=b2(15) I3=uk2(0) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(6) I1=b0(9) I2=uk(7) I3=b0(8) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b0(9) I2=uk(5) I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=b0(11) I2=uk(4) I3=b0(10) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(10) I3=b0(11) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=b2(14) I2=uk2(0) I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(7) I3=b0(8) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=uk2(6) I3=b2(10) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(15) I1=uk2(1) I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=uk2(3) I2=b2(12) I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=uk2(1) I2=b2(13) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=uk1(3) I1=b1(15) I2=uk1(4) I3=b1(14) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(11) I3=uk1(7) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=uk1(2) I3=b1(15) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(11) I2=uk1(7) I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(13) I2=uk1(6) I3=b1(12) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=uk(6) I1=b0(10) I2=uk(7) I3=b0(9) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b0(10) I2=uk(5) I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=b0(12) I2=uk(4) I3=b0(11) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(11) I3=b0(12) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=b2(15) I2=uk2(0) I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(8) I3=b0(9) O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(19) I3=temp_utmp_LUT4_O_4_I3 O=temp_utmp(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_utmp_LUT4_O_5_I3_LUT4_O_I3 I1=temp_utmp_LUT4_O_4_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_4_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_4_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000100001110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(18) I3=temp_utmp_LUT4_O_5_I3 O=temp_utmp(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(9) I3=uk1(7) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=b1(12) I3=uk1(4) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(14) I2=uk1(3) I3=b1(13) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=b1(11) I2=uk1(4) I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(12) I3=b1(13) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(9) I2=uk1(7) I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(11) I2=uk1(6) I3=b1(10) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(10) I3=b1(11) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=b2(14) I3=uk2(0) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(6) I1=b0(8) I2=uk(7) I3=b0(7) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b0(8) I2=uk(5) I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=b0(10) I2=uk(4) I3=b0(9) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(9) I3=b0(10) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=b2(13) I2=uk2(0) I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(6) I3=b0(7) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=uk2(6) I3=b2(9) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(10) I1=uk2(5) I2=b2(11) I3=uk2(4) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=uk2(3) I3=b2(12) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(13) I1=uk2(2) I2=b2(14) I3=uk2(1) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=uk2(3) I2=b2(11) I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(12) I1=b2(13) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=uk1(1) I1=b1(15) I2=b2(9) I3=uk2(7) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=uk2(6) I2=b2(9) I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(10) I1=b2(11) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=b2(8) I3=uk2(7) O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2 I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I0 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(17) I3=temp_utmp_LUT4_O_6_I3 O=temp_utmp(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I0 I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_7_I3_LUT4_O_I3 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_utmp_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(7) I3=uk1(7) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=b1(10) I3=uk1(4) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(12) I2=uk1(3) I3=b1(11) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=b1(9) I2=uk1(4) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=b1(11) I2=uk1(3) I3=b1(10) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(10) I3=b1(11) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(7) I2=uk1(7) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(9) I2=uk1(6) I3=b1(8) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(8) I3=b1(9) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=b2(12) I3=uk2(0) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(6) I1=b0(6) I2=uk(7) I3=b0(5) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b0(6) I2=uk(5) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=b0(8) I2=uk(4) I3=b0(7) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(7) I3=b0(8) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=b2(11) I2=uk2(0) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(6) I1=b0(5) I2=uk(7) I3=b0(4) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(4) I3=b0(5) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=uk2(6) I3=b2(7) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(8) I1=uk2(5) I2=b2(9) I3=uk2(4) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=uk2(3) I3=b2(10) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(11) I1=uk2(2) I2=b2(12) I3=uk2(1) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=uk2(3) I2=b2(9) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(10) I1=b2(11) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=uk2(6) I3=b2(6) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(7) I1=uk2(5) I2=b2(8) I3=uk2(4) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=uk2(3) I3=b2(9) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(10) I1=uk2(2) I2=b2(11) I3=uk2(1) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=uk2(3) I2=b2(8) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(9) I1=uk2(2) I2=b2(10) I3=uk2(1) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=b2(9) I1=b2(10) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=b2(7) I1=uk2(7) I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(14) I3=uk1(0) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(13) I3=uk1(1) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=uk2(6) I2=b2(7) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(8) I1=b2(9) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=b2(6) I3=uk2(7) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=b2(6) I1=uk2(7) I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(13) I3=uk1(0) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(12) I3=uk1(1) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=uk2(6) I2=b2(6) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(7) I1=b2(8) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=b2(5) I3=uk2(7) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=b2(5) I1=uk2(7) I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(12) I3=uk1(0) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(11) I3=uk1(1) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=uk2(6) I2=b2(5) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(6) I1=uk2(5) I2=b2(7) I3=uk2(4) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=b2(6) I1=b2(7) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=b2(4) I3=uk2(7) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(11) I3=uk1(0) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(10) I3=uk1(1) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b0(9) I3=uk(5) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b0(12) I3=uk(2) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(14) I2=uk(1) I3=b0(13) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b0(11) I2=uk(2) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(12) I3=b0(13) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b0(8) I3=uk(5) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b0(11) I3=uk(2) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(13) I2=uk(1) I3=b0(12) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b0(10) I2=uk(2) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(11) I3=b0(12) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b0(10) I3=uk(5) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(15) I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b0(12) I2=uk(2) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=b0(13) I2=uk(0) I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(8) I3=uk1(7) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=b1(11) I3=uk1(4) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(13) I2=uk1(3) I3=b1(12) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=b1(10) I2=uk1(4) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(11) I3=b1(12) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(8) I2=uk1(7) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(10) I2=uk1(6) I3=b1(9) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(9) I3=b1(10) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=b2(13) I3=uk2(0) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(6) I1=b0(7) I2=uk(7) I3=b0(6) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b0(7) I2=uk(5) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=b0(9) I2=uk(4) I3=b0(8) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(8) I3=b0(9) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=b2(12) I2=uk2(0) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(5) I3=b0(6) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=uk2(6) I3=b2(8) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(9) I1=uk2(5) I2=b2(10) I3=uk2(4) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=uk2(3) I3=b2(11) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(12) I1=uk2(2) I2=b2(13) I3=uk2(1) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=uk2(3) I2=b2(10) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(11) I1=b2(12) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=b2(8) I1=uk2(7) I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(15) I3=uk1(0) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(14) I3=uk1(1) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=uk2(6) I2=b2(8) I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(9) I1=b2(10) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=b2(7) I3=uk2(7) O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(16) I3=temp_utmp_LUT4_O_7_I3 O=temp_utmp(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_utmp_LUT4_O_8_I3_LUT4_O_I3 I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_7_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_7_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(15) I3=temp_utmp_LUT4_O_8_I3 O=temp_utmp(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(6) I3=uk1(7) O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=b1(9) I3=uk1(4) O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=b1(8) I2=uk1(4) I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(9) I3=b1(10) O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(6) I2=uk1(7) I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(8) I2=uk1(6) I3=b1(7) O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(7) I3=b1(8) O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_8_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3 I3=temp_utmp_LUT4_O_I2_LUT4_I0_O O=temp_utmp_LUT4_O_8_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I3 I2=temp_utmp(14) I3=temp_utmp_LUT4_O_9_I3 O=temp_utmp(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_utmp_LUT4_O_9_I3_LUT4_O_I0 I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000101111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I3 I3=temp_utmp_LUT4_O_10_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(5) I3=uk1(7) O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=b1(8) I3=uk1(4) O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(10) I2=uk1(3) I3=b1(9) O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b1(7) I2=uk1(4) I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(8) I3=b1(9) O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(5) I2=uk1(7) I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(7) I2=uk1(6) I3=b1(6) O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(6) I3=b1(7) O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_8_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0 I1=temp_utmp_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(1) I3=uk1(7) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=b1(4) I3=uk1(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(6) I2=uk1(3) I3=b1(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=b1(3) I2=uk1(4) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=b1(5) I2=uk1(3) I3=b1(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(4) I3=b1(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(1) I2=uk1(7) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(3) I2=uk1(6) I3=b1(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(2) I3=b1(3) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=uk2(6) I3=b2(0) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(1) I1=uk2(5) I2=b2(2) I3=uk2(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=uk2(3) I3=b2(3) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(4) I1=uk2(2) I2=b2(5) I3=uk2(1) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=uk2(3) I2=b2(2) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(3) I1=uk2(2) I2=b2(4) I3=uk2(1) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=b2(3) I1=b2(4) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=uk2(6) I3=b2(1) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(2) I1=uk2(5) I2=b2(3) I3=uk2(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=uk2(3) I3=b2(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(5) I1=uk2(2) I2=b2(6) I3=uk2(1) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=uk2(3) I2=b2(3) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(4) I1=b2(5) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b0(0) I3=uk(6) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b2(6) I3=uk2(0) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=b0(0) I2=uk(5) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=b0(2) I2=uk(4) I3=b0(1) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(1) I3=b0(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=b2(1) I1=uk2(7) I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(8) I3=uk1(0) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(7) I3=uk1(1) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=uk2(6) I2=b2(1) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(2) I1=b2(3) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=b2(0) I3=uk2(7) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=uk1(0) I1=uk1(1) I2=b1(4) I3=b1(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=uk1(0) I1=b1(6) I2=uk1(1) I3=b1(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=b2(0) I1=b2(1) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=uk1(0) I1=uk1(1) I2=b1(5) I3=b1(6) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=b2(0) I1=uk2(7) I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(7) I3=uk1(0) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(6) I3=uk1(1) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=uk2(6) I2=b2(0) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(1) I1=b2(2) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=uk2(6) I3=b2(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(5) I1=uk2(5) I2=b2(6) I3=uk2(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=uk2(3) I3=b2(7) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(8) I1=uk2(2) I2=b2(9) I3=uk2(1) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=uk2(3) I2=b2(6) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(7) I1=b2(8) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=b2(10) I3=uk2(0) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(6) I1=b0(4) I2=uk(7) I3=b0(3) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=b0(4) I2=uk(5) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(5) I3=b0(6) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=b2(9) I2=uk2(0) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(2) I3=b0(3) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=b0(5) I3=uk(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(3) I1=b0(7) I2=uk(4) I3=b0(6) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b0(8) I3=uk(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(10) I2=uk(1) I3=b0(9) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b0(7) I2=uk(2) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(8) I3=b0(9) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=b2(9) I3=uk2(0) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(6) I1=b0(3) I2=uk(7) I3=b0(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=b0(3) I2=uk(5) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(4) I3=b0(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=b2(8) I2=uk2(0) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(1) I3=b0(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=b0(4) I3=uk(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(3) I1=b0(6) I2=uk(4) I3=b0(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b0(7) I3=uk(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(9) I2=uk(1) I3=b0(8) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=b0(6) I2=uk(2) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(7) I3=b0(8) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=b0(2) I3=uk(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b0(5) I3=uk(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(7) I2=uk(1) I3=b0(6) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b0(4) I2=uk(2) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(5) I3=b0(6) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I2=b0(1) I3=uk(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b0(4) I3=uk(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(6) I2=uk(1) I3=b0(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b0(3) I2=uk(2) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(4) I3=b0(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=b0(3) I3=uk(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(3) I1=b0(5) I2=uk(4) I3=b0(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=b0(6) I3=uk(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(8) I2=uk(1) I3=b0(7) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b0(5) I2=uk(2) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(6) I3=b0(7) O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_12_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_12_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0 I1=temp_utmp_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_12_I3_LUT4_O_I3 I3=temp_utmp_LUT4_O_11_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b1(2) I3=uk1(7) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=b1(5) I3=uk1(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(7) I2=uk1(3) I3=b1(6) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=b1(4) I2=uk1(4) I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(5) I3=b1(6) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=b1(2) I2=uk1(7) I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(4) I2=uk1(6) I3=b1(3) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(3) I3=b1(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010001 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=b0(1) I2=uk(5) I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=b0(3) I2=uk(4) I3=b0(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(2) I3=b0(3) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=b2(7) I3=uk2(0) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(6) I1=b0(1) I2=uk(7) I3=b0(0) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=uk2(6) I3=b2(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(3) I1=uk2(5) I2=b2(4) I3=uk2(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=uk2(3) I3=b2(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(6) I1=uk2(2) I2=b2(7) I3=uk2(1) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=uk2(3) I2=b2(4) I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(5) I1=b2(6) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=b2(2) I1=uk2(7) I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(9) I3=uk1(0) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(8) I3=uk1(1) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=uk2(6) I2=b2(2) I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(3) I1=b2(4) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=b2(1) I3=uk2(7) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=b2(4) I1=uk2(7) I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=uk2(6) I2=b2(4) I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(5) I1=b2(6) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=b2(3) I3=uk2(7) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=uk2(6) I3=b2(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=uk2(3) I3=b2(8) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=uk2(3) I2=b2(7) I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(8) I1=b2(9) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=b2(11) I3=uk2(0) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=b0(5) I2=uk(5) I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(6) I3=b0(7) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=b2(10) I2=uk2(0) I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(6) I1=uk(7) I2=b0(3) I3=b0(4) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b0(6) I3=uk(5) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b0(9) I3=uk(2) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(11) I2=uk(1) I3=b0(10) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b0(8) I2=uk(2) I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(9) I3=b0(10) O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2 I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_I2_I3 I3=temp_utmp_LUT4_O_9_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_I0_O I1=temp_utmp_LUT4_O_9_I3_LUT4_O_I3 I2=temp_utmp_LUT4_O_8_I3_LUT4_O_I1 I3=temp_utmp_LUT4_O_7_I3_LUT4_O_I2 O=temp_utmp_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_I2_I3 O=temp_utmp_LUT4_O_9_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_utmp_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=b1(4) I2=uk1(7) I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(6) I2=uk1(6) I3=b1(5) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(5) I3=b1(6) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=b1(4) I3=uk1(7) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b1(7) I3=uk1(4) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(9) I2=uk1(3) I3=b1(8) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=b1(6) I2=uk1(4) I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(7) I3=b1(8) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=b0(7) I3=uk(5) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=b0(10) I3=uk(2) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(0) I1=b0(12) I2=uk(1) I3=b0(11) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=b0(9) I2=uk(2) I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(0) I1=uk(1) I2=b0(10) I3=b0(11) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=b1(3) I3=uk1(7) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=b1(6) I3=uk1(4) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk1(2) I1=b1(8) I2=uk1(3) I3=b1(7) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=b1(5) I2=uk1(4) I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(2) I1=uk1(3) I2=b1(6) I3=b1(7) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=b1(3) I2=uk1(7) I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk1(5) I1=b1(5) I2=uk1(6) I3=b1(4) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk1(5) I1=uk1(6) I2=b1(4) I3=b1(5) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=b2(3) I1=uk2(7) I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(10) I3=uk1(0) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=b1(9) I3=uk1(1) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=uk2(6) I2=b2(3) I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(4) I1=b2(5) I2=uk2(4) I3=uk2(5) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=b2(2) I3=uk2(7) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=uk2(6) I3=b2(3) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(4) I1=uk2(5) I2=b2(5) I3=uk2(4) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=uk2(3) I3=b2(6) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=b2(7) I1=uk2(2) I2=b2(8) I3=uk2(1) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=uk2(3) I2=b2(5) I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=b2(6) I1=b2(7) I2=uk2(1) I3=uk2(2) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=b2(8) I3=uk2(0) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=uk(6) I1=b0(2) I2=uk(7) I3=b0(1) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=b0(2) I2=uk(5) I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=uk(3) I1=b0(4) I2=uk(4) I3=b0(3) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=uk(3) I1=uk(4) I2=b0(3) I3=b0(4) O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=b2(7) I2=uk2(0) I3=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=b0(1) I2=uk(7) I3=temp_utmp_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_utmp_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_utmp_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=obf_state(1) I1=obf_state(2) I2=obf_state(0) I3=obf_state(3) O=temp_utmp_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=temp_wait_counter_LUT4_O_I0 I1=obf_state(0) I2=temp_wait_counter(3) I3=temp_wait_counter_LUT4_O_I3 O=temp_wait_counter(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=temp_wait_counter_LUT4_O_1_I0 I1=obf_state(0) I2=temp_wait_counter(2) I3=temp_wait_counter_LUT4_O_I3 O=temp_wait_counter(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101111110000 +.subckt LUT4 I0=temp_yk(0) I1=wait_counter(2) I2=wait_counter(0) I3=wait_counter(1) O=temp_wait_counter_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_2_I1 I2=temp_wait_counter(1) I3=temp_wait_counter_LUT4_O_I3 O=temp_wait_counter(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I3_O I2=wait_counter(0) I3=wait_counter(1) O=temp_wait_counter_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=wait_counter(0) I1=obf_state(0) I2=temp_wait_counter(0) I3=temp_wait_counter_LUT4_O_I3 O=temp_wait_counter(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=wait_counter(1) I1=wait_counter(0) I2=wait_counter(2) I3=wait_counter(3) O=temp_wait_counter_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000111111110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_wait_counter_LUT4_O_I3 I3=obf_state(0) O=temp_wait_counter_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=obf_state(0) I3=temp_wait_counter_LUT4_O_I3 O=temp_wait_counter_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=obf_state(3) I2=obf_state(1) I3=obf_state(2) O=temp_wait_counter_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_I1 I2=temp_yk1(15) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_1_I1 I2=temp_yk1(14) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_10_I1 I2=temp_yk1(5) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(16) I1=yk1(5) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_11_I1 I2=temp_yk1(4) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(15) I1=yk1(4) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_12_I1 I2=temp_yk1(3) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(14) I1=yk1(3) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_13_I1 I2=temp_yk1(2) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(13) I1=yk1(2) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_14_I1 I2=temp_yk1(1) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(12) I1=yk1(1) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_15_I1 I2=temp_yk1(0) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(11) I1=yk1(0) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=yk(25) I1=yk1(14) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_2_I1 I2=temp_yk1(13) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(24) I1=yk1(13) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_3_I1 I2=temp_yk1(12) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(23) I1=yk1(12) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_4_I1 I2=temp_yk1(11) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(22) I1=yk1(11) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_5_I1 I2=temp_yk1(10) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(21) I1=yk1(10) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_6_I1 I2=temp_yk1(9) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(20) I1=yk1(9) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_7_I1 I2=temp_yk1(8) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(19) I1=yk1(8) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_8_I1 I2=temp_yk1(7) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(18) I1=yk1(7) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk1_LUT4_O_9_I1 I2=temp_yk1(6) I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=yk(17) I1=yk1(6) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=yk(26) I1=yk1(15) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(15) I3=yk1(15) O=temp_yk2(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(14) I3=yk1(14) O=temp_yk2(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(5) I3=yk1(5) O=temp_yk2(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(4) I3=yk1(4) O=temp_yk2(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(3) I3=yk1(3) O=temp_yk2(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(2) I3=yk1(2) O=temp_yk2(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(1) I3=yk1(1) O=temp_yk2(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(0) I3=yk1(0) O=temp_yk2(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(13) I3=yk1(13) O=temp_yk2(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(12) I3=yk1(12) O=temp_yk2(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(11) I3=yk1(11) O=temp_yk2(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(10) I3=yk1(10) O=temp_yk2(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(9) I3=yk1(9) O=temp_yk2(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(8) I3=yk1(8) O=temp_yk2(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(7) I3=yk1(7) O=temp_yk2(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk2_LUT4_O_I1 I2=temp_yk2(6) I3=yk1(6) O=temp_yk2(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_yk1_LUT4_O_I1_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I3_O O=temp_yk2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(26) I1=ysum(26) I2=temp_yk_LUT4_O_I2 I3=temp_wait_counter_LUT4_O_I3_LUT4_I2_O O=temp_yk(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(25) I3=temp_yk_LUT4_O_1_I3 O=temp_yk(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(16) I3=temp_yk_LUT4_O_10_I3 O=temp_yk(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=utmp(16) I2=ysum(16) I3=temp_yk_LUT4_O_10_I3_LUT4_O_I3 O=temp_yk_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=utmp(15) I2=ysum(15) I3=temp_yk_LUT4_O_11_I1_LUT4_O_I0 O=temp_yk_LUT4_O_10_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk_LUT4_O_11_I1 I2=temp_yk(15) I3=temp_wait_counter_LUT4_O_I3_LUT4_I2_O O=temp_yk(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=temp_yk_LUT4_O_11_I1_LUT4_O_I0 I1=ysum(15) I2=utmp(15) I3=temp_wait_counter_LUT4_O_I3_LUT4_I2_O O=temp_yk_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=temp_yk(0) I1=utmp(14) I2=ysum(14) I3=temp_yk_LUT4_O_12_I3_LUT4_O_I3 O=temp_yk_LUT4_O_11_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(14) I3=temp_yk_LUT4_O_12_I3 O=temp_yk(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=utmp(14) I2=ysum(14) I3=temp_yk_LUT4_O_12_I3_LUT4_O_I3 O=temp_yk_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=utmp(13) I2=ysum(13) I3=temp_yk_LUT4_O_13_I3_LUT4_O_I3 O=temp_yk_LUT4_O_12_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(13) I3=temp_yk_LUT4_O_13_I3 O=temp_yk(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=utmp(13) I2=ysum(13) I3=temp_yk_LUT4_O_13_I3_LUT4_O_I3 O=temp_yk_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=utmp(12) I2=ysum(12) I3=temp_yk_LUT4_O_14_I3_LUT4_O_I3 O=temp_yk_LUT4_O_13_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(12) I3=temp_yk_LUT4_O_14_I3 O=temp_yk(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=utmp(12) I2=ysum(12) I3=temp_yk_LUT4_O_14_I3_LUT4_O_I3 O=temp_yk_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=utmp(11) I2=ysum(11) I3=temp_yk_LUT4_O_15_I3_LUT4_O_I3 O=temp_yk_LUT4_O_14_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(11) I3=temp_yk_LUT4_O_15_I3 O=temp_yk(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=utmp(11) I2=ysum(11) I3=temp_yk_LUT4_O_15_I3_LUT4_O_I3 O=temp_yk_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=ysum(10) I1=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2 I3=utmp(10) O=temp_yk_LUT4_O_15_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=utmp(9) I3=ysum(9) O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=ysum(8) I2=utmp(8) I3=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=utmp(7) I3=ysum(7) O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=ysum(6) I2=utmp(6) I3=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=temp_yk(0) I1=utmp(5) I2=ysum(5) I3=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=temp_yk(0) I1=utmp(4) I2=ysum(4) I3=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=utmp(3) I3=ysum(3) O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=ysum(2) I2=utmp(2) I3=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=ysum(1) I1=utmp(1) I2=ysum(0) I3=utmp(0) O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=utmp(3) I3=ysum(3) O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=utmp(7) I3=ysum(7) O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=utmp(9) I3=ysum(9) O=temp_yk_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk_LUT4_O_I2_LUT4_O_I0 I1=utmp(22) I2=ysum(24) I3=ysum(25) O=temp_yk_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010010011011011 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(24) I3=temp_yk_LUT4_O_2_I3 O=temp_yk(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=ysum(24) I2=utmp(22) I3=temp_yk_LUT4_O_I2_LUT4_O_I0 O=temp_yk_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(23) I3=temp_yk_LUT4_O_3_I3 O=temp_yk(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk_LUT4_O_4_I3_LUT4_O_I3 I1=ysum(22) I2=utmp(22) I3=ysum(23) O=temp_yk_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001100011100111 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(22) I3=temp_yk_LUT4_O_4_I3 O=temp_yk(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=utmp(22) I2=ysum(22) I3=temp_yk_LUT4_O_4_I3_LUT4_O_I3 O=temp_yk_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=utmp(21) I2=ysum(21) I3=temp_yk_LUT4_O_5_I3_LUT4_O_I3 O=temp_yk_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(21) I3=temp_yk_LUT4_O_5_I3 O=temp_yk(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=utmp(21) I2=ysum(21) I3=temp_yk_LUT4_O_5_I3_LUT4_O_I3 O=temp_yk_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=utmp(20) I2=ysum(20) I3=temp_yk_LUT4_O_6_I3_LUT4_O_I3 O=temp_yk_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(20) I3=temp_yk_LUT4_O_6_I3 O=temp_yk(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=utmp(20) I2=ysum(20) I3=temp_yk_LUT4_O_6_I3_LUT4_O_I3 O=temp_yk_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=utmp(19) I2=ysum(19) I3=temp_yk_LUT4_O_7_I3_LUT4_O_I3 O=temp_yk_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(19) I3=temp_yk_LUT4_O_7_I3 O=temp_yk(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=utmp(19) I2=ysum(19) I3=temp_yk_LUT4_O_7_I3_LUT4_O_I3 O=temp_yk_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=utmp(18) I2=ysum(18) I3=temp_yk_LUT4_O_8_I3_LUT4_O_I3 O=temp_yk_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_wait_counter_LUT4_O_I3_LUT4_I2_O I2=temp_yk(18) I3=temp_yk_LUT4_O_8_I3 O=temp_yk(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=utmp(18) I2=ysum(18) I3=temp_yk_LUT4_O_8_I3_LUT4_O_I3 O=temp_yk_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=utmp(17) I2=ysum(17) I3=temp_yk_LUT4_O_9_I1_LUT4_O_I0 O=temp_yk_LUT4_O_8_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk_LUT4_O_9_I1 I2=temp_yk(17) I3=temp_wait_counter_LUT4_O_I3_LUT4_I2_O O=temp_yk(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=temp_yk_LUT4_O_9_I1_LUT4_O_I0 I1=ysum(17) I2=utmp(17) I3=temp_wait_counter_LUT4_O_I3_LUT4_I2_O O=temp_yk_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=temp_yk(0) I1=utmp(16) I2=ysum(16) I3=temp_yk_LUT4_O_10_I3_LUT4_O_I3 O=temp_yk_LUT4_O_9_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_yk_LUT4_O_I2_LUT4_O_I0 I1=ysum(24) I2=ysum(25) I3=utmp(22) O=temp_yk_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111001111111 +.subckt LUT4 I0=temp_yk_LUT4_O_4_I3_LUT4_O_I3 I1=ysum(22) I2=ysum(23) I3=utmp(22) O=temp_yk_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010000000 +.subckt LUT4 I0=temp_ysum(9) I1=temp_ysum_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2 I3=temp_ysum_LUT4_O_I3 O=temp_ysum(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110010101010 +.subckt LUT4 I0=temp_ysum(26) I1=temp_ysum_LUT4_O_1_I1 I2=temp_ysum_LUT4_O_1_I2 I3=temp_ysum_LUT4_O_I3 O=temp_ysum(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(17) I3=temp_ysum_LUT4_O_10_I3 O=temp_ysum(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I0 O=temp_ysum_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(16) I3=temp_ysum_LUT4_O_11_I3 O=temp_ysum(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_11_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_I0_O O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=yk2(9) I3=a2(8) O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_I0_O I3=temp_ysum_LUT4_O_12_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=temp_ysum(15) I1=temp_ysum_LUT4_O_12_I1 I2=temp_ysum_LUT4_O_12_I2 I3=temp_ysum_LUT4_O_I3 O=temp_ysum(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110010101010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_12_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I1 I3=temp_ysum_LUT4_O_13_I2 O=temp_ysum_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000110000010 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2 I1=temp_ysum_LUT4_O_13_I1 I2=temp_ysum_LUT4_O_12_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_12_I2 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=temp_ysum_LUT4_O_12_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_I0_O O=temp_ysum_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=yk1(2) I3=a1(15) O=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum(14) I1=temp_ysum_LUT4_O_13_I1 I2=temp_ysum_LUT4_O_13_I2 I3=temp_ysum_LUT4_O_I3 O=temp_ysum(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=temp_ysum_LUT4_O_14_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_14_I3_LUT4_O_I0 I2=temp_ysum_LUT4_O_14_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_14_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=yk2(7) I3=a2(8) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk2(14) I1=a2(0) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(13) I3=yk2(1) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(12) I3=yk2(2) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=yk2(13) I3=a2(0) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=a2(4) I2=yk2(9) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=a2(5) I2=yk2(7) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(5) I1=a2(7) I2=yk2(6) I3=a2(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(5) I1=yk2(6) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a2(9) I2=yk2(5) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a2(9) I3=yk2(5) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(3) I1=a2(11) I2=yk2(4) I3=a2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(3) I1=yk2(4) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(8) I1=a2(8) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=a2(5) I3=yk2(11) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(15) I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a2(3) I2=yk2(12) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=yk2(13) I2=a2(1) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=yk2(6) I3=a2(8) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=yk2(3) I1=a2(9) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=yk2(0) I1=a2(12) I2=yk2(12) I3=a2(0) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(1) I1=a2(11) I2=yk2(2) I3=a2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(0) I1=yk2(12) I2=a2(0) I3=a2(12) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=yk2(13) I1=a2(0) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(13) I3=yk2(0) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(12) I3=yk2(1) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=a2(4) I2=yk2(8) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=a2(5) I2=yk2(6) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(4) I1=a2(7) I2=yk2(5) I3=a2(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(4) I1=yk2(5) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a2(9) I2=yk2(4) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a2(9) I3=yk2(4) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(2) I1=a2(11) I2=yk2(3) I3=a2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(2) I1=yk2(3) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(7) I1=a2(8) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3 I2=a2(14) I3=yk2(1) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=a2(5) I2=yk2(9) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(7) I1=yk2(8) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=a2(14) I2=yk2(10) I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=a2(5) I3=yk2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a2(3) I3=yk2(12) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(14) I2=yk2(13) I3=a2(2) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a2(3) I2=yk2(11) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(12) I2=yk2(13) I3=a2(2) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=yk2(6) I1=a2(8) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a2(5) I3=yk2(9) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(7) I1=a2(7) I2=yk2(8) I3=a2(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a2(3) I3=yk2(11) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(13) I2=yk2(12) I3=a2(2) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a2(3) I2=yk2(10) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(11) I2=yk2(12) I3=a2(2) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=a2(4) I3=yk2(9) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=a2(5) I3=yk2(8) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a2(3) I3=yk2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(12) I2=yk2(11) I3=a2(2) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a2(3) I2=yk2(9) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(10) I2=yk2(11) I3=a2(2) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=yk1(0) I3=yk1(1) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=a1(8) I3=yk1(4) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(5) I1=a1(7) I2=yk1(6) I3=a1(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=a1(5) I2=yk1(6) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(7) I1=a1(4) I2=yk1(11) I3=a1(0) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(7) I1=yk1(11) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=a1(8) I2=yk1(3) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(4) I1=yk1(5) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk1(0) I1=a1(13) I2=yk1(1) I3=a1(12) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(11) I3=yk1(2) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(3) I1=a1(10) I2=yk1(4) I3=a1(9) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=a1(11) I2=yk1(1) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(2) I1=yk1(3) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=yk1(0) I3=a1(12) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(13) I3=a1(12) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk1(0) I1=a1(15) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=a1(8) I3=yk1(7) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=a1(5) I2=yk1(9) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(10) I1=yk1(14) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=a1(8) I2=yk1(6) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(7) I1=yk1(8) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a1(5) I3=yk1(9) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(10) I1=a1(4) I2=yk1(14) I3=a1(0) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=a1(1) I3=yk1(13) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(1) I2=yk1(12) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(10) I1=yk1(11) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=yk1(0) I2=yk1(1) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=yk1(0) I3=a1(15) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=a1(8) I3=yk1(5) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(6) I1=a1(7) I2=yk1(7) I3=a1(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=a1(5) I2=yk1(7) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(8) I1=a1(4) I2=yk1(12) I3=a1(0) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(8) I1=yk1(12) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=a1(8) I2=yk1(4) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(5) I1=yk1(6) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(11) I3=yk1(3) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(4) I1=a1(10) I2=yk1(5) I3=a1(9) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(11) I2=yk1(2) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(3) I1=yk1(4) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a1(14) I2=yk1(0) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a1(14) I3=yk1(0) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(1) I1=a1(13) I2=yk1(2) I3=a1(12) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(2) I2=yk1(1) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk1(1) I1=a1(15) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I2 I1=temp_ysum_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_I0_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=yk2(8) I3=a2(8) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a2(12) I3=yk2(3) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(2) I1=a2(13) I2=yk2(15) I3=a2(0) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=yk2(14) I3=a2(0) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=yk2(0) I1=a2(14) I2=yk2(10) I3=a2(4) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=a2(5) I2=yk2(8) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(6) I1=a2(7) I2=yk2(7) I3=a2(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(6) I1=yk2(7) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a2(9) I2=yk2(6) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a2(9) I3=yk2(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(4) I1=a2(11) I2=yk2(5) I3=a2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(4) I1=yk2(5) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(9) I1=a2(8) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=a2(9) I2=yk2(7) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=a2(9) I3=yk2(7) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(5) I1=a2(11) I2=yk2(6) I3=a2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(5) I1=yk2(6) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I3 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I3 I1=temp_ysum_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_I0_I3 O=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=yk1(1) I3=a1(15) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=a1(8) I3=yk1(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(7) I1=a1(7) I2=yk1(8) I3=a1(6) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=a1(5) I2=yk1(8) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(9) I1=a1(4) I2=yk1(13) I3=a1(0) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(9) I1=yk1(13) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=a1(8) I2=yk1(5) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(6) I1=yk1(7) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=a1(11) I3=yk1(4) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(11) I2=yk1(3) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(4) I1=yk1(5) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a1(14) I2=yk1(1) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a1(14) I3=yk1(1) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(2) I1=a1(13) I2=yk1(3) I3=a1(12) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(3) I2=yk1(2) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk1(2) I1=a1(15) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=a1(14) I2=yk1(2) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(3) I1=a1(13) I2=yk1(4) I3=a1(12) O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(4) I2=yk1(3) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(13) I3=temp_ysum_LUT4_O_14_I3 O=temp_ysum(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_14_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_14_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_14_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_14_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=temp_ysum_LUT4_O_16_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_16_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_15_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_14_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_14_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_14_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1 O=temp_ysum_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_14_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_14_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(12) I3=temp_ysum_LUT4_O_15_I3 O=temp_ysum(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_16_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_16_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_15_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3 I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(11) I3=temp_ysum_LUT4_O_16_I3 O=temp_ysum(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_16_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I1 I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_15_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=yk2(5) I3=a2(8) O=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=a2(9) I2=yk2(3) I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=a2(11) I2=yk2(2) I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I0 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_16_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(10) I3=temp_ysum_LUT4_O_17_I3 O=temp_ysum(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=yk2(4) I3=a2(8) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(5) I1=a2(8) I2=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=a1(8) I3=yk1(3) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(4) I1=a1(7) I2=yk1(5) I3=a1(6) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=a1(5) I2=yk1(5) I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(6) I1=a1(4) I2=yk1(10) I3=a1(0) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(6) I1=yk1(10) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=a1(8) I2=yk1(2) I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(3) I1=yk1(4) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=a1(11) I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=yk1(0) I1=a1(12) I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=a1(11) I2=yk1(0) I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=a1(10) I2=yk1(2) I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=a1(11) I3=yk1(1) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(2) I1=a1(10) I2=yk1(3) I3=a1(9) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=a1(5) I3=yk1(8) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(1) I3=yk1(12) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(10) I1=a1(3) I2=yk1(11) I3=a1(2) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(1) I2=yk1(11) I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(9) I1=yk1(10) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(8) I3=temp_ysum_LUT4_O_18_I3 O=temp_ysum(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_I1_LUT4_O_I0 O=temp_ysum_LUT4_O_18_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(7) I3=temp_ysum_LUT4_O_19_I3 O=temp_ysum(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_19_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_19_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_19_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_19_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=temp_ysum_LUT4_O_19_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=temp_ysum_LUT4_O_19_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_19_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=yk2(9) I1=yk2(7) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=a2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=yk2(9) I1=yk2(10) I2=a2(13) I3=a2(12) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=yk2(10) I1=a2(13) I2=yk2(11) I3=a2(12) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=a2(9) I3=yk2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=yk2(14) I3=a2(10) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(11) I3=yk2(13) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(9) I3=yk2(15) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=yk2(8) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=yk2(10) I3=a2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk2(14) I1=a2(14) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001111101100 +.subckt LUT4 I0=yk2(13) I1=yk2(11) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=a2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=yk2(14) I1=yk2(13) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=a2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(12) I3=yk2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(13) I3=yk2(15) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=yk2(14) I1=a2(14) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=yk2(12) I1=a2(14) I2=a2(15) I3=yk2(13) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=yk2(12) I1=yk2(10) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=a2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=yk2(13) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=yk2(15) I3=a2(12) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(13) I3=yk2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=yk2(15) I3=a2(11) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=yk2(14) I1=yk2(15) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=yk2(10) I1=yk2(8) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=a2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(15) I3=yk2(9) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(14) I1=a2(11) I2=yk2(15) I3=a2(10) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(12) I1=a2(13) I2=yk2(13) I3=a2(12) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(11) I1=yk2(12) I2=a2(13) I3=a2(12) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=yk2(10) I1=yk2(11) I2=a2(13) I3=a2(12) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=yk2(11) I1=a2(13) I2=yk2(12) I3=a2(12) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(14) I1=a2(10) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=yk2(11) I1=yk2(9) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=a2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=yk2(15) I1=a2(11) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=a2(13) I3=yk2(13) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=yk2(12) I1=yk2(13) I2=a2(13) I3=a2(12) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=yk2(11) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=yk2(13) I3=a2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(15) I3=yk2(12) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=yk2(10) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=yk2(12) I3=a2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I1 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=temp_yk(0) I1=a2(14) I2=yk2(1) I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=yk2(0) I1=a2(15) I2=yk2(11) I3=a2(4) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(15) I3=yk2(11) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=yk2(9) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=yk2(11) I3=a2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(15) I3=yk2(10) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=yk2(15) I1=a2(14) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=yk2(13) I1=a2(14) I2=a2(15) I3=yk2(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=yk1(14) I1=a1(15) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=yk1(13) I3=a1(15) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=yk1(14) I1=a1(13) I2=yk1(15) I3=a1(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111000010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=yk1(12) I3=a1(15) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=yk1(15) I2=a1(11) I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(10) I3=yk1(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=yk1(12) I3=a1(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=yk1(12) I1=a1(14) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=a1(12) I2=yk1(12) I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(13) I3=yk1(13) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(12) I3=yk1(14) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=yk1(13) I1=a1(15) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=yk1(13) I1=a1(14) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=a1(14) I2=yk1(13) I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=a1(13) I2=yk1(15) I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=yk1(14) I1=a1(14) I2=yk1(15) I3=a1(13) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=yk1(13) I1=a1(14) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I2=yk1(15) I3=a1(11) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=yk1(14) I1=a1(13) I2=yk1(15) I3=a1(12) O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(12) I1=a1(15) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010001000101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_2_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_2_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_2_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_1_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(25) I3=temp_ysum_LUT4_O_2_I3 O=temp_ysum(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(6) I3=temp_ysum_LUT4_O_20_I3 O=temp_ysum(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_21_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I1_LUT4_I3_O I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=yk2(7) I1=a2(0) I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=yk2(2) I3=a2(4) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=a2(4) I3=yk2(3) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=a2(5) I3=yk2(2) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a2(3) I3=yk2(4) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(6) I2=yk2(5) I3=a2(2) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=a2(3) I2=yk2(3) I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(4) I2=yk2(5) I3=a2(2) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=yk2(6) I3=a2(0) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=yk2(6) I1=a2(0) I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=temp_yk(0) I1=a2(14) I2=yk2(2) I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=yk2(1) I1=a2(15) I2=yk2(12) I3=a2(4) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(4) I3=yk2(1) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=yk2(0) I1=a2(5) I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I1 I1=a2(3) I2=yk2(1) I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(2) I2=yk2(3) I3=a2(2) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=a2(3) I3=yk2(2) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(4) I2=yk2(3) I3=a2(2) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I3 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I2 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=yk2(2) I1=a2(4) I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=yk2(0) I3=a2(5) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk2(0) I1=a2(6) I2=yk2(1) I3=a2(5) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=a2(3) I3=yk2(3) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(5) I2=yk2(4) I3=a2(2) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=a2(3) I2=yk2(2) I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(3) I2=yk2(4) I3=a2(2) O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3 I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I3_LUT4_I0_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=temp_ysum_LUT4_O_20_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(5) I3=temp_ysum_LUT4_O_21_I3 O=temp_ysum(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_21_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_21_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I3 I2=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001100110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I3=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(0) I3=yk1(3) O=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=yk1(0) I1=yk1(1) I2=a1(2) I3=a1(1) O=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(1) I3=yk1(2) O=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=yk1(0) I1=a1(3) I2=yk1(1) I3=a1(2) O=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I1_LUT4_I3_O I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=temp_ysum_LUT4_O_21_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O O=temp_ysum_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=yk2(0) I1=a2(8) I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_ysum_LUT4_O_22_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_22_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I1_LUT4_I3_O I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=temp_ysum_LUT4_O_21_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(4) I3=temp_ysum_LUT4_O_22_I3 O=temp_ysum(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_22_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_22_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I1_LUT4_I3_O I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I1_O O=temp_ysum_LUT4_O_22_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_23_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_22_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_22_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(3) I3=temp_ysum_LUT4_O_23_I3 O=temp_ysum(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_23_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_24_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I1_LUT4_I3_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O O=temp_ysum_LUT4_O_23_I3_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011001011110011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I0_O O=temp_ysum_LUT4_O_23_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O O=temp_ysum_LUT4_O_23_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I0_O I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=temp_ysum_LUT4_O_25_I3_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_1_O O=temp_ysum_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=a1(5) I3=yk1(1) O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=a1(1) I3=yk1(5) O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(3) I1=a1(3) I2=yk1(4) I3=a1(2) O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(1) I2=yk1(4) I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(2) I1=yk1(3) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=yk1(1) I3=a1(4) O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(0) I3=yk1(5) O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(6) I3=yk1(0) O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(2) I3=temp_ysum_LUT4_O_24_I3 O=temp_ysum(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_24_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_24_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_25_I3_LUT4_O_I1 I1=temp_ysum_LUT4_O_25_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_25_I3_LUT4_O_I0 I3=temp_ysum_LUT4_O_25_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_25_I3_LUT4_O_I0 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I0_O I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_25_I3_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_1_O O=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_ysum_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I3 I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_1_O I3=temp_ysum_LUT4_O_25_I3_LUT4_O_I0_LUT4_O_I1 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(0) I3=yk2(5) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I2_LUT4_O_I2 I2=yk1(2) I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I2_LUT4_O_I2 I2=yk1(2) I3=a1(0) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=a1(1) I3=yk1(3) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(1) I1=a1(3) I2=yk1(2) I3=a1(2) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=a1(3) I1=yk1(0) I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=yk1(0) I1=a1(4) I2=yk1(4) I3=a1(0) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(5) I3=yk1(0) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=yk1(1) I1=a1(4) I2=yk1(5) I3=a1(0) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(1) I3=yk1(4) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(2) I1=a1(3) I2=yk1(3) I3=a1(2) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I1=a1(1) I2=yk1(3) I3=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(1) I1=yk1(2) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=yk1(0) I1=yk1(4) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_24_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(1) I3=temp_ysum_LUT4_O_25_I3 O=temp_ysum(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_25_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_25_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_25_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_25_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_25_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_25_I3_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_1_O O=temp_ysum_LUT4_O_25_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(0) I3=yk2(4) O=temp_ysum_LUT4_O_25_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O I2=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_25_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_25_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=yk2(2) I3=temp_ysum_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(0) I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=temp_ysum_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=yk2(2) I3=a2(0) O=temp_ysum_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_25_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(0) I3=temp_ysum_LUT4_O_26_I3 O=temp_ysum(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_21_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=a1(0) I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I2_LUT4_O_I2 I3=yk1(2) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111110011 +.subckt LUT4 I0=yk1(0) I1=yk1(1) I2=a1(1) I3=a1(0) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=yk1(0) I1=a1(2) I2=yk1(1) I3=a1(1) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=yk2(2) I3=a2(0) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111111111 +.subckt LUT4 I0=temp_yk(0) I1=yk2(1) I2=a2(1) I3=yk2(0) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=yk2(0) I1=a2(2) I2=a2(1) I3=yk2(1) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(3) I3=yk2(0) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=a2(1) I1=yk2(2) I2=yk2(1) I3=a2(2) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I1 I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I2 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I3 O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I2 I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I3 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I1 O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(4) I3=yk2(0) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=a2(1) I1=yk2(1) I2=yk2(2) I3=a2(2) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I1 I2=a2(3) I3=yk2(1) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(3) I2=yk2(2) I3=a2(2) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I0_O I2=temp_ysum_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=yk2(0) I1=a2(1) I2=yk2(1) I3=a2(2) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(0) I3=yk2(3) O=temp_ysum_LUT4_O_26_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_2_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_2_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_2_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=yk1(11) I3=a1(15) O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=a1(14) I2=yk1(11) I3=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(12) I1=a1(13) I2=yk1(13) I3=a1(12) O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=temp_ysum_LUT4_O_3_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(24) I3=temp_ysum_LUT4_O_3_I3 O=temp_ysum(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_4_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_3_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011001000001101 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=yk1(10) I3=a1(15) O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=yk1(11) I1=a1(15) I2=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(23) I3=temp_ysum_LUT4_O_4_I3 O=temp_ysum(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_I3 O=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=yk1(9) I1=a1(15) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=a1(8) I2=yk1(14) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=a1(14) I3=yk1(10) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(15) I1=a1(9) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(11) I3=yk1(13) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(11) I2=yk1(12) I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=a1(9) I2=yk1(13) I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=yk1(15) I3=a1(8) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=yk1(9) I3=a1(15) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=a1(14) I3=yk1(8) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=a1(11) I3=yk1(11) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(12) I1=a1(10) I2=yk1(13) I3=a1(9) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(11) I2=yk1(10) I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(11) I1=yk1(12) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(11) I3=yk1(12) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(13) I1=a1(10) I2=yk1(14) I3=a1(9) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=a1(11) I2=yk1(11) I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(12) I1=yk1(13) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=yk1(14) I1=a1(8) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=a1(14) I2=yk1(9) I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=a1(14) I3=yk1(9) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(10) I1=a1(13) I2=yk1(11) I3=a1(12) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(11) I2=yk1(10) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk1(14) I1=a1(11) I2=yk1(15) I3=a1(10) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=a1(14) I3=yk1(11) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=yk1(15) I3=a1(9) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=yk1(10) I1=a1(15) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=a1(14) I2=yk1(10) I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(11) I1=a1(13) I2=yk1(12) I3=a1(12) O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(12) I2=yk1(11) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I0_LUT4_I3_O I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_ysum_LUT4_O_6_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_5_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_5_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(22) I3=temp_ysum_LUT4_O_5_I3 O=temp_ysum(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_5_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=a2(9) I2=yk2(14) I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(12) I1=a2(11) I2=yk2(13) I3=a2(10) O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(12) I1=yk2(13) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I0_LUT4_I3_O O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(21) I3=temp_ysum_LUT4_O_6_I3 O=temp_ysum(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I0_LUT4_I3_O O=temp_ysum_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I0_LUT4_I3_O I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=yk2(15) I3=a2(8) O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_I2_O I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=yk1(8) I3=a1(15) O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum(20) I1=temp_ysum_LUT4_O_7_I1 I2=temp_ysum_LUT4_O_7_I2 I3=temp_ysum_LUT4_O_I3 O=temp_ysum(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1 I1=temp_ysum_LUT4_O_7_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_I2_I1 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_I2_I1 I2=temp_ysum_LUT4_O_7_I1 I3=temp_ysum_LUT4_O_7_I2 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I0 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_7_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000110000010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=yk1(5) I3=a1(15) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=yk1(12) I1=yk1(13) I2=a1(4) I3=a1(5) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=a1(8) I3=yk1(10) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(11) I1=a1(7) I2=yk1(12) I3=a1(6) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=a1(8) I2=yk1(9) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(10) I1=yk1(11) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(11) I3=yk1(8) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(9) I1=a1(10) I2=yk1(10) I3=a1(9) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(11) I2=yk1(7) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(8) I1=yk1(9) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a1(14) I2=yk1(5) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a1(14) I3=yk1(5) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(6) I1=a1(13) I2=yk1(7) I3=a1(12) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(7) I2=yk1(6) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk1(6) I1=a1(15) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(8) I3=yk1(13) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=a1(6) I3=yk1(15) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=a1(8) I2=yk1(12) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=a1(6) I2=yk1(13) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=a1(5) I2=yk1(15) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=yk1(6) I3=a1(15) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=yk1(13) I1=yk1(14) I2=a1(4) I3=a1(5) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=a1(8) I3=yk1(11) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(12) I1=a1(7) I2=yk1(13) I3=a1(6) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=a1(8) I2=yk1(10) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(11) I1=yk1(12) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(11) I3=yk1(9) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(10) I1=a1(10) I2=yk1(11) I3=a1(9) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(11) I2=yk1(8) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(9) I1=yk1(10) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a1(14) I2=yk1(6) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a1(14) I3=yk1(6) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(7) I1=a1(13) I2=yk1(8) I3=a1(12) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(8) I2=yk1(7) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk1(7) I1=a1(15) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=yk1(14) I1=a1(8) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=yk1(15) I3=a1(6) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(7) I3=yk1(15) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=yk2(14) I3=a2(8) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=yk2(5) I1=a2(15) I2=yk2(6) I3=a2(14) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=a2(5) I2=yk2(14) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(12) I1=yk2(13) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=a2(14) I2=yk2(5) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(4) I1=yk2(15) I2=a2(4) I3=a2(15) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(8) I1=a2(13) I2=yk2(9) I3=a2(12) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(7) I1=yk2(8) I2=a2(13) I3=a2(12) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a2(9) I2=yk2(12) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a2(9) I3=yk2(12) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(10) I1=a2(11) I2=yk2(11) I3=a2(10) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(10) I1=yk2(11) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(7) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=yk2(9) I3=a2(14) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100110011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(15) I3=yk2(8) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=a2(7) I2=yk2(15) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000100010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=yk2(15) I1=a2(8) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=a2(9) I2=yk2(13) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=a2(9) I3=yk2(13) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(11) I1=a2(11) I2=yk2(12) I3=a2(10) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(11) I1=yk2(12) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_I2_O I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000101010000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_I2_O O=temp_ysum_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=yk1(7) I3=a1(15) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=yk1(14) I1=yk1(15) I2=a1(4) I3=a1(5) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=a1(8) I3=yk1(12) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(13) I1=a1(7) I2=yk1(14) I3=a1(6) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=a1(8) I2=yk1(11) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(12) I1=yk1(13) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(11) I3=yk1(10) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(11) I1=a1(10) I2=yk1(12) I3=a1(9) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(11) I2=yk1(9) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(10) I1=yk1(11) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a1(14) I2=yk1(7) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a1(14) I3=yk1(7) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(8) I1=a1(13) I2=yk1(9) I3=a1(12) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(9) I2=yk1(8) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=yk1(15) I2=a1(8) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(7) I3=yk1(14) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk1(8) I1=a1(15) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=a1(14) I2=yk1(8) I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(9) I1=a1(13) I2=yk1(10) I3=a1(12) O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(10) I2=yk1(9) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I0 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(19) I3=temp_ysum_LUT4_O_8_I3 O=temp_ysum(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=yk2(13) I3=a2(8) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=a2(14) I3=yk2(5) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(4) I1=a2(15) I2=yk2(15) I3=a2(4) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=a2(5) I2=yk2(13) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(11) I1=a2(7) I2=yk2(12) I3=a2(6) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(11) I1=yk2(12) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=a2(14) I2=yk2(4) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(3) I1=yk2(14) I2=a2(4) I3=a2(15) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(7) I1=a2(13) I2=yk2(8) I3=a2(12) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(6) I1=yk2(7) I2=a2(13) I3=a2(12) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a2(9) I2=yk2(11) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a2(9) I3=yk2(11) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(9) I1=a2(11) I2=yk2(10) I3=a2(10) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(9) I1=yk2(10) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(14) I1=a2(8) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a2(7) I3=yk2(15) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=yk2(6) I1=yk2(7) I2=a2(15) I3=a2(14) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=yk2(7) I1=a2(15) I2=yk2(8) I3=a2(14) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(9) I1=a2(13) I2=yk2(10) I3=a2(12) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(8) I1=yk2(9) I2=a2(13) I3=a2(12) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=yk2(12) I1=a2(8) I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk2(15) I1=a2(5) I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=a2(5) I2=yk2(15) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=a2(6) I2=yk2(13) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=yk2(13) I1=a2(7) I2=yk2(14) I3=a2(6) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a2(5) I3=yk2(14) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(12) I1=a2(7) I2=yk2(13) I3=a2(6) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=yk2(15) I3=a2(3) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=yk2(15) I2=a2(3) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(2) I3=yk2(14) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=a2(5) I3=yk2(13) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=yk2(14) I1=a2(3) I2=yk2(15) I3=a2(2) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=a2(5) I3=yk2(12) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=a2(1) I3=yk2(15) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(3) I3=yk2(13) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=yk2(12) I3=a2(8) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=a2(14) I3=yk2(4) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(3) I1=a2(15) I2=yk2(14) I3=a2(4) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=a2(5) I2=yk2(12) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(10) I1=a2(7) I2=yk2(11) I3=a2(6) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(10) I1=yk2(11) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=a2(14) I2=yk2(3) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(2) I1=a2(15) I2=yk2(13) I3=a2(4) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(2) I1=yk2(13) I2=a2(4) I3=a2(15) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(6) I1=a2(13) I2=yk2(7) I3=a2(12) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(5) I1=yk2(6) I2=a2(13) I3=a2(12) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=yk2(4) I1=yk2(5) I2=a2(13) I3=a2(12) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=yk2(5) I1=a2(13) I2=yk2(6) I3=a2(12) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=a2(9) I3=yk2(9) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=a2(9) I2=yk2(10) I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=a2(9) I3=yk2(10) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(8) I1=a2(11) I2=yk2(9) I3=a2(10) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(8) I1=yk2(9) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(13) I1=a2(8) I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk2(15) I1=a2(5) I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(7) I3=yk2(14) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(6) I3=yk2(15) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(6) I1=a2(15) I2=yk2(7) I3=a2(14) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(5) I1=yk2(6) I2=a2(15) I3=a2(14) O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I3 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I3 I2=temp_ysum(18) I3=temp_ysum_LUT4_O_9_I3 O=temp_ysum(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_11_I3_LUT4_O_I2 I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I3 I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000101000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=yk2(11) I3=a2(8) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=a2(14) I3=yk2(3) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=a2(5) I2=yk2(11) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(9) I1=a2(7) I2=yk2(10) I3=a2(6) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(9) I1=yk2(10) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=a2(9) I2=yk2(9) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(7) I1=a2(11) I2=yk2(8) I3=a2(10) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(7) I1=yk2(8) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=yk2(10) I3=a2(8) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I3 I2=a2(14) I3=yk2(2) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=a2(5) I2=yk2(10) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(8) I1=a2(7) I2=yk2(9) I3=a2(6) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(8) I1=yk2(9) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(4) I1=a2(13) I2=yk2(5) I3=a2(12) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(3) I1=yk2(4) I2=a2(13) I3=a2(12) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=yk2(3) I1=a2(13) I2=yk2(4) I3=a2(12) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a2(12) I2=yk2(3) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=a2(0) I2=yk2(2) I3=temp_ysum_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a2(9) I2=yk2(8) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a2(9) I3=yk2(8) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(6) I1=a2(11) I2=yk2(7) I3=a2(10) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(6) I1=yk2(7) I2=a2(11) I3=a2(10) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(11) I1=a2(8) I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=yk2(10) I1=a2(8) I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I2_LUT4_I0_O I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=yk1(4) I3=a1(15) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=yk1(11) I1=yk1(12) I2=a1(4) I3=a1(5) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=a1(8) I3=yk1(9) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(10) I1=a1(7) I2=yk1(11) I3=a1(6) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=a1(8) I2=yk1(8) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(9) I1=yk1(10) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(11) I3=yk1(7) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(8) I1=a1(10) I2=yk1(9) I3=a1(9) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(11) I2=yk1(6) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(7) I1=yk1(8) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a1(14) I2=yk1(4) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a1(14) I3=yk1(4) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(5) I1=a1(13) I2=yk1(6) I3=a1(12) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(6) I2=yk1(5) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk1(5) I1=a1(15) I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(5) I3=yk1(15) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=yk1(3) I3=a1(15) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=a1(8) I3=yk1(8) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(9) I1=a1(7) I2=yk1(10) I3=a1(6) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=a1(5) I2=yk1(10) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(11) I1=a1(4) I2=yk1(15) I3=a1(0) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(11) I1=yk1(15) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=a1(8) I2=yk1(7) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(8) I1=a1(7) I2=yk1(9) I3=a1(6) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(8) I1=yk1(9) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(11) I3=yk1(6) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(7) I1=a1(10) I2=yk1(8) I3=a1(9) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=a1(11) I2=yk1(5) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(6) I1=yk1(7) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=a1(14) I3=yk1(2) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=a1(11) I3=yk1(5) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(6) I1=a1(10) I2=yk1(7) I3=a1(9) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=a1(11) I2=yk1(4) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(5) I1=a1(10) I2=yk1(6) I3=a1(9) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(5) I1=yk1(6) I2=a1(9) I3=a1(10) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=a1(14) I2=yk1(3) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=a1(14) I3=yk1(3) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(4) I1=a1(13) I2=yk1(5) I3=a1(12) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=yk1(5) I2=yk1(4) I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk1(4) I1=a1(15) I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk1(14) I1=a1(5) I2=yk1(15) I3=a1(4) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=yk1(15) I3=a1(3) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=yk1(3) I1=a1(15) I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=yk1(15) I2=a1(3) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(2) I3=yk1(14) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=yk1(13) I1=a1(5) I2=yk1(14) I3=a1(4) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk1(12) I1=a1(5) I2=yk1(13) I3=a1(4) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(14) I1=a1(3) I2=yk1(15) I3=a1(2) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=yk1(15) I3=a1(1) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=a1(5) I3=yk1(10) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=a1(1) I3=yk1(14) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(12) I1=a1(3) I2=yk1(13) I3=a1(2) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=a1(1) I2=yk1(13) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(11) I1=a1(3) I2=yk1(12) I3=a1(2) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(11) I1=yk1(12) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk1(11) I1=a1(5) I2=yk1(12) I3=a1(4) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(15) I1=a1(1) I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(3) I3=yk1(13) O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=a1(1) I2=yk1(14) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=temp_yk(0) I1=a1(2) I2=yk1(12) I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3 I1=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I3 I2=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=temp_ysum_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101100100010 +.subckt LUT4 I0=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_7_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_9_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_19_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_19_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_19_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=a2(8) I3=yk2(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a2(4) I3=yk2(6) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=a2(5) I2=yk2(4) I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(2) I1=yk2(3) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a2(5) I3=yk2(5) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(3) I1=a2(7) I2=yk2(4) I3=a2(6) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a2(3) I3=yk2(7) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(9) I2=yk2(8) I3=a2(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a2(3) I2=yk2(6) I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(7) I2=yk2(8) I3=a2(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(9) I1=a2(0) I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=a2(4) I3=yk2(5) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a2(5) I3=yk2(4) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(2) I1=a2(7) I2=yk2(3) I3=a2(6) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a2(3) I3=yk2(6) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(8) I2=yk2(7) I3=a2(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a2(3) I2=yk2(5) I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(6) I2=yk2(7) I3=a2(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=a2(0) I2=yk2(8) I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=a2(4) I2=yk2(3) I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=yk2(0) I1=yk2(1) I2=a2(6) I3=a2(5) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(8) I3=yk2(1) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=yk2(0) I3=a2(8) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=yk2(7) I3=a2(0) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=a2(0) I3=yk2(8) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=a2(4) I3=yk2(4) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=a2(5) I3=yk2(3) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a2(3) I3=yk2(5) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(7) I2=yk2(6) I3=a2(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a2(3) I2=yk2(4) I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(5) I2=yk2(6) I3=a2(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_20_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=a1(9) I2=yk1(0) I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk1(0) I1=a1(10) I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=a1(5) I3=yk1(5) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(1) I3=yk1(9) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(7) I1=a1(3) I2=yk1(8) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(1) I2=yk1(8) I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(6) I1=yk1(7) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk1(0) I1=a1(7) I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=a1(5) I2=yk1(1) I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(2) I1=a1(4) I2=yk1(6) I3=a1(0) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk1(2) I1=yk1(6) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=a1(7) I2=yk1(0) I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(6) I3=yk1(1) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=a1(8) I3=yk1(0) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(1) I1=a1(7) I2=yk1(2) I3=a1(6) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=a1(5) I2=yk1(2) I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(3) I1=yk1(7) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a1(5) I3=yk1(3) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(4) I1=a1(4) I2=yk1(8) I3=a1(0) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(1) I3=yk1(7) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(5) I1=a1(3) I2=yk1(6) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(1) I2=yk1(6) I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(4) I1=yk1(5) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a1(9) I3=yk1(0) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=a1(8) I3=yk1(1) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(2) I1=a1(7) I2=yk1(3) I3=a1(6) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=a1(5) I2=yk1(3) I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(4) I1=yk1(8) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=a1(8) I2=yk1(0) I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(1) I1=yk1(2) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a1(5) I3=yk1(4) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(5) I1=a1(4) I2=yk1(9) I3=a1(0) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(1) I3=yk1(8) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(6) I1=a1(3) I2=yk1(7) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(1) I2=yk1(7) I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(5) I1=yk1(6) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk1(0) I1=a1(7) I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a1(5) I3=yk1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(3) I1=a1(4) I2=yk1(7) I3=a1(0) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(1) I3=yk1(6) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(4) I1=a1(3) I2=yk1(5) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=a1(1) I2=yk1(5) I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(3) I1=yk1(4) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_23_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a1(8) I3=yk1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(3) I1=a1(7) I2=yk1(4) I3=a1(6) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=a1(5) I2=yk1(4) I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(5) I1=yk1(9) I2=a1(0) I3=a1(4) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=a1(8) I2=yk1(1) I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(2) I1=yk1(3) I2=a1(6) I3=a1(7) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=yk1(0) I1=a1(11) I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=a1(10) I2=yk1(0) I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=yk1(1) I1=a1(10) I2=yk1(2) I3=a1(9) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=a1(5) I3=yk1(7) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(1) I3=yk1(11) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(9) I1=a1(3) I2=yk1(10) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(1) I2=yk1(10) I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(8) I1=yk1(9) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk1(0) I1=a1(10) I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a1(9) I3=yk1(1) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_17_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=a1(5) I3=yk1(6) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a1(1) I3=yk1(10) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk1(8) I1=a1(3) I2=yk1(9) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a1(1) I2=yk1(9) I3=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk1(7) I1=yk1(8) I2=a1(3) I3=a1(2) O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I1_LUT4_O_I3 I3=temp_ysum_LUT4_O_I2 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=temp_ysum_LUT4_O_I2_LUT4_O_I3 I1=temp_ysum_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1 I3=temp_ysum_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=yk2(3) I3=a2(8) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=a2(0) I2=yk2(9) I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=a2(0) I3=yk2(10) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=yk2(0) I1=a2(10) I2=yk2(1) I3=a2(9) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_yk(0) I1=a2(4) I2=yk2(5) I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=a2(5) I2=yk2(3) I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(1) I1=a2(7) I2=yk2(2) I3=a2(6) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(1) I1=yk2(2) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(10) I3=yk2(1) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(4) I1=a2(8) I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=yk2(0) I3=a2(11) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=yk2(0) I1=a2(11) I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(9) I3=yk2(2) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=yk2(3) I1=a2(9) I2=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=a2(0) I2=yk2(11) I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=a2(4) I2=yk2(7) I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=a2(4) I3=yk2(8) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=a2(5) I3=yk2(7) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a2(3) I3=yk2(9) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(11) I2=yk2(10) I3=a2(2) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a2(3) I2=yk2(8) I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(9) I2=yk2(10) I3=a2(2) O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=temp_ysum_LUT4_O_I2_LUT4_O_I2 I2=temp_ysum_LUT4_O_I2_LUT4_O_I3 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=temp_ysum_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=a2(8) I2=yk2(2) I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=yk2(9) I1=a2(0) I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_yk(0) I2=a2(9) I3=yk2(0) O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=temp_yk(0) I1=a2(4) I2=yk2(4) I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=a2(5) I2=yk2(2) I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(0) I1=a2(7) I2=yk2(1) I3=a2(6) O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=yk2(0) I1=yk2(1) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=yk2(3) I1=a2(8) I2=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=a2(0) I2=yk2(10) I3=temp_ysum_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=a2(0) I3=yk2(11) O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=a2(4) I2=yk2(6) I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=a2(4) I3=yk2(7) O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=a2(5) I2=yk2(5) I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=yk2(3) I1=yk2(4) I2=a2(7) I3=a2(6) O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_13_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=a2(5) I3=yk2(6) O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=a2(3) I3=yk2(8) O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=a2(1) I1=yk2(10) I2=yk2(9) I3=a2(2) O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=a2(3) I2=yk2(7) I3=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=a2(1) I1=yk2(8) I2=yk2(9) I3=a2(2) O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_yk(0) I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=temp_ysum_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=temp_ysum_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=obf_state(1) I1=obf_state(0) I2=obf_state(2) I3=obf_state(3) O=temp_ysum_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=uk1(7) D=temp_uk1(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk1(6) D=temp_uk1(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk1(5) D=temp_uk1(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk1(4) D=temp_uk1(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk1(3) D=temp_uk1(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk1(2) D=temp_uk1(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk1(1) D=temp_uk1(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk1(0) D=temp_uk1(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk2(7) D=temp_uk2(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk2(6) D=temp_uk2(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk2(5) D=temp_uk2(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk2(4) D=temp_uk2(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk2(3) D=temp_uk2(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk2(2) D=temp_uk2(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk2(1) D=temp_uk2(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk2(0) D=temp_uk2(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk(7) D=temp_uk(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk(6) D=temp_uk(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk(5) D=temp_uk(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk(4) D=temp_uk(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk(3) D=temp_uk(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk(2) D=temp_uk(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk(1) D=temp_uk(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=uk(0) D=temp_uk(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(22) D=temp_utmp(22) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(21) D=temp_utmp(21) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(12) D=temp_utmp(12) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(11) D=temp_utmp(11) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(10) D=temp_utmp(10) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(9) D=temp_utmp(9) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(8) D=temp_utmp(8) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(7) D=temp_utmp(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(6) D=temp_utmp(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(5) D=temp_utmp(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(4) D=temp_utmp(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(3) D=temp_utmp(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(20) D=temp_utmp(20) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(2) D=temp_utmp(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(1) D=temp_utmp(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(0) D=temp_utmp(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(19) D=temp_utmp(19) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(18) D=temp_utmp(18) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(17) D=temp_utmp(17) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(16) D=temp_utmp(16) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(15) D=temp_utmp(15) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(14) D=temp_utmp(14) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=utmp(13) D=temp_utmp(13) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=wait_counter(1) I1=wait_counter(0) I2=wait_counter(2) I3=wait_counter(3) O=temp_yk1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=wait_counter(3) D=temp_wait_counter(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:212.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=wait_counter(2) D=temp_wait_counter(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:212.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=wait_counter(1) D=temp_wait_counter(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:212.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=wait_counter(0) D=temp_wait_counter(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:212.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(15) D=temp_yk1(15) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(14) D=temp_yk1(14) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(5) D=temp_yk1(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(4) D=temp_yk1(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(3) D=temp_yk1(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(2) D=temp_yk1(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(1) D=temp_yk1(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(0) D=temp_yk1(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(13) D=temp_yk1(13) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(12) D=temp_yk1(12) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(11) D=temp_yk1(11) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(10) D=temp_yk1(10) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(9) D=temp_yk1(9) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(8) D=temp_yk1(8) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(7) D=temp_yk1(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk1(6) D=temp_yk1(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(15) D=temp_yk2(15) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(14) D=temp_yk2(14) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(5) D=temp_yk2(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(4) D=temp_yk2(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(3) D=temp_yk2(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(2) D=temp_yk2(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(1) D=temp_yk2(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(0) D=temp_yk2(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(13) D=temp_yk2(13) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(12) D=temp_yk2(12) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(11) D=temp_yk2(11) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(10) D=temp_yk2(10) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(9) D=temp_yk2(9) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(8) D=temp_yk2(8) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(7) D=temp_yk2(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk2(6) D=temp_yk2(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(26) D=temp_yk(26) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(25) D=temp_yk(25) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(16) D=temp_yk(16) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(15) D=temp_yk(15) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(14) D=temp_yk(14) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(13) D=temp_yk(13) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(12) D=temp_yk(12) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(11) D=temp_yk(11) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(24) D=temp_yk(24) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(23) D=temp_yk(23) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(22) D=temp_yk(22) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(21) D=temp_yk(21) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(20) D=temp_yk(20) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(19) D=temp_yk(19) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(18) D=temp_yk(18) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=yk(17) D=temp_yk(17) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(26) D=temp_ysum(26) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(25) D=temp_ysum(25) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(16) D=temp_ysum(16) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(15) D=temp_ysum(15) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(14) D=temp_ysum(14) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(13) D=temp_ysum(13) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(12) D=temp_ysum(12) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(11) D=temp_ysum(11) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(10) D=temp_ysum(10) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(9) D=temp_ysum(9) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(8) D=temp_ysum(8) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(7) D=temp_ysum(7) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(24) D=temp_ysum(24) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(6) D=temp_ysum(6) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(5) D=temp_ysum(5) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(4) D=temp_ysum(4) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(3) D=temp_ysum(3) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(2) D=temp_ysum(2) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(1) D=temp_ysum(1) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(0) D=temp_ysum(0) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(23) D=temp_ysum(23) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(22) D=temp_ysum(22) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(21) D=temp_ysum(21) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(20) D=temp_ysum(20) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(19) D=temp_ysum(19) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(18) D=temp_ysum(18) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=ysum(17) D=temp_ysum(17) QCK=$iopadmap$clk QEN=$auto$hilomap.cc:39:hilomap_worker$18951 QRT=$iopadmap$reset QST=temp_yk(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/iir/rtl/iir.v:170.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.end diff --git a/BENCHMARK/iir/rtl/iir.v b/BENCHMARK/iir/rtl/iir.v new file mode 100644 index 00000000..c94a0266 --- /dev/null +++ b/BENCHMARK/iir/rtl/iir.v @@ -0,0 +1,238 @@ +module iir (clk, reset, start, din, params, dout, ready,iir_start,iir_done); +input clk, reset, start; +input [7:0] din; +input [15:0] params; +output [7:0] dout; +reg [7:0] dout; +output ready; +reg ready; +reg temp_ready; +reg [6:0] finite_counter; +wire count0; +input iir_start; +output iir_done; +wire iir_done; +reg del_count0; + +reg [15:0] a1, a2, b0, b1, b2, yk1, yk2; +reg [7:0] uk, uk1, uk2 ; +reg [28:0] ysum ; +reg [26:0] yk ; +reg [22:0] utmp; +reg [3:0] wait_counter ; +// temporary variable +wire [31:0] yo1, yo2; +//wire [23:0] b0t, b1t, b2t; +wire [22:0] b0t, b1t, b2t; +wire [22:0] b0tpaj, b1tpaj, b2tpaj; + +reg [3:0] obf_state, obf_next_state ; + +reg [7:0] temp_uk, temp_uk1, temp_uk2 ; +reg [15:0] temp_a1, temp_a2, temp_b0, temp_b1, temp_b2, temp_yk1, temp_yk2; +reg [28:0] temp_ysum ; +reg [26:0] temp_yk ; +reg [22:0] temp_utmp; +reg [7:0] temp_dout; +reg [3:0] temp_wait_counter ; + +parameter +idle = 4'b0001 , +load_a2 = 4'b0010 , +load_b0 = 4'b0011 , +load_b1 = 4'b0100 , +load_b2 = 4'b0101 , +wait4_start = 4'b0110 , +latch_din = 4'b0111 , +compute_a = 4'b1000 , +compute_b = 4'b1001 , +compute_yk = 4'b1010 , +wait4_count = 4'b1011 , +latch_dout = 4'b1100 ; + +always @(obf_state or start or din or wait_counter or iir_start or count0) +begin + case (obf_state ) + idle : + begin + if (iir_start) + obf_next_state = load_a2 ; + else + obf_next_state = idle; + temp_a1 = params ; + end + load_a2 : + begin + obf_next_state = load_b0 ; + temp_a2 = params ; + end + load_b0 : + begin + obf_next_state = load_b1 ; + temp_b0 = params ; + end + load_b1 : + begin + obf_next_state = load_b2 ; + temp_b1 = params ; + end + load_b2 : + begin + obf_next_state = wait4_start ; + temp_b2 = params ; + end + wait4_start : + begin + if (start) + begin + obf_next_state = latch_din ; + temp_uk = din ; + end + else + begin + obf_next_state = wait4_start ; + temp_uk = uk; + end + temp_ready = wait4_start; + end + latch_din : + begin + obf_next_state = compute_a ; + end + compute_a : + begin + obf_next_state = compute_b ; + + temp_ysum = yo1[31:3] + yo2[31:3]; + end + compute_b : + begin + obf_next_state = compute_yk ; + +// temp_utmp = b0t[23:0] + b1t[23:0] + b2t[23:0]; + temp_utmp = b0t + b1t + b2t; + end + compute_yk : + begin + obf_next_state = wait4_count ; + temp_uk1 = uk ; + temp_uk2 = uk1 ; + temp_yk = ysum[26:0] + {utmp[22], utmp[22], utmp[22], utmp[22], utmp}; + temp_wait_counter = 4 ; + end + + wait4_count : + begin + if (wait_counter==0 ) + begin + obf_next_state = latch_dout ; + + temp_dout = yk[26:19]; + temp_yk1 = yk[26:11] ; + temp_yk2 = yk1 ; + end + else + begin + obf_next_state = wait4_count ; + temp_dout = dout; + temp_yk1 = yk1; + //temp_yk2 = yk2; + end + + temp_wait_counter = wait_counter - 1; + end + latch_dout : + if (count0) + obf_next_state = idle; + else + obf_next_state = wait4_start ; + endcase +end + + + +//assign yo1 = mul_tc_16_16(yk1, a1, clk); +assign yo1 = yk1 * a1; +//assign yo2 = mul_tc_16_16(yk2, a2, clk); +assign yo2 = yk2*a2; +//assign b0t = mul_tc_8_16(uk, b0, clk); +//assign b1t = mul_tc_8_16(uk1, b1, clk); +//assign b2t = mul_tc_8_16(uk2, b2, clk); +assign b0t = uk*b0; +assign b1t = uk1*b1; +assign b2t = uk2*b2; +// paj added to solve unused high order bit +assign b0tpaj = b0t; +assign b1tpaj = b1t; +assign b2tpaj = b2t; + +// A COEFFICENTS +always @(posedge clk or posedge reset) begin + if (reset ) begin + uk <= 0 ; + uk1 <= 0 ; + uk2 <= 0 ; + yk1 <= 0 ; + yk2 <= 0 ; + yk <= 0 ; + ysum <= 0 ; + utmp <= 0 ; + a1 <= 0 ; + a2 <= 0 ; + b0 <= 0 ; + b1 <= 0 ; + b2 <= 0 ; + dout <= 0 ; + obf_state <= idle ; + ready <= 0; + end + else begin + obf_state <= obf_next_state ; + uk1 <= temp_uk1; + uk2 <= temp_uk2; + yk <= temp_yk; + uk <= temp_uk ; + a1 <= temp_a1 ; + a2 <= temp_a2 ; + b0 <= temp_b0 ; + b1 <= temp_b1 ; + b2 <= temp_b2 ; + ysum <= temp_ysum; + utmp <= temp_utmp; + dout <= temp_dout; + yk1 <= temp_yk1; + yk2 <= temp_yk2; + ready <= temp_ready; + end +end + +// wait counter, count 4 clock after sum is calculated, to +// time outputs are ready, and filter is ready to accept next +// input +always @(posedge clk or posedge reset ) begin + if (reset ) + wait_counter <= 0 ; + else begin + wait_counter <= temp_wait_counter ; + end +end + +always @(posedge clk) begin + if (reset) + finite_counter<=100; + else + if (iir_start) + finite_counter<=finite_counter -1; + else + finite_counter<=finite_counter; +end + +assign count0=finite_counter==7'b0; + +always @(posedge clk) begin + del_count0 <= count0; +end + +assign iir_done = (count0 && ~del_count0); + +endmodule diff --git a/BENCHMARK/jpeg_qnr/jpeg_qnr_yosys.blif b/BENCHMARK/jpeg_qnr/jpeg_qnr_yosys.blif new file mode 100644 index 00000000..272050cd --- /dev/null +++ b/BENCHMARK/jpeg_qnr/jpeg_qnr_yosys.blif @@ -0,0 +1,4546 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model jpeg_qnr +.inputs clk ena rst dstrb din(0) din(1) din(2) din(3) din(4) din(5) din(6) din(7) din(8) din(9) din(10) din(11) qnt_val(0) qnt_val(1) qnt_val(2) qnt_val(3) qnt_val(4) qnt_val(5) qnt_val(6) qnt_val(7) +.outputs qnt_cnt(0) qnt_cnt(1) qnt_cnt(2) qnt_cnt(3) qnt_cnt(4) qnt_cnt(5) dout(0) dout(1) dout(2) dout(3) dout(4) dout(5) dout(6) dout(7) dout(8) dout(9) dout(10) douten +.names $false +.names $true +1 +.names $undef +.subckt logic_0 a=divider.d(10) +.subckt in_buff A=clk Q=divider.clk +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(0) Q=divider.z(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(1) Q=divider.z(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(10) Q=divider.z(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(11) Q=divider.z(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(2) Q=divider.z(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(3) Q=divider.z(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(4) Q=divider.z(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(5) Q=divider.z(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(6) Q=divider.z(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(7) Q=divider.z(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(8) Q=divider.z(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=din(9) Q=divider.z(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=rq(1) Q=dout(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=rq(2) Q=dout(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=rq(11) Q=dout(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=rq(3) Q=dout(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=rq(4) Q=dout(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=rq(5) Q=dout(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=rq(6) Q=dout(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=rq(7) Q=dout(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=rq(8) Q=dout(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=rq(9) Q=dout(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=rq(10) Q=dout(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dep(15) Q=douten +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=dstrb Q=$iopadmap$dstrb +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=ena Q=divider.divider.ena +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$qnt_cnt(0) Q=qnt_cnt(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$qnt_cnt(1) Q=qnt_cnt(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$qnt_cnt(2) Q=qnt_cnt(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$qnt_cnt(3) Q=qnt_cnt(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$qnt_cnt(4) Q=qnt_cnt(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$qnt_cnt(5) Q=qnt_cnt(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=qnt_val(0) Q=divider.d(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=qnt_val(1) Q=divider.d(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=qnt_val(2) Q=divider.d(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=qnt_val(3) Q=divider.d(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=qnt_val(4) Q=divider.d(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=qnt_val(5) Q=divider.d(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=qnt_val(6) Q=divider.d(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=qnt_val(7) Q=divider.d(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rst Q=$iopadmap$rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt ff CQZ=dep(14) D=dep(13) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(13) D=dep(12) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(4) D=dep(3) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(3) D=dep(2) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(2) D=dep(1) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(1) D=dep(0) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(0) D=$iopadmap$dstrb QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(12) D=dep(11) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(11) D=dep(10) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(10) D=dep(9) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(9) D=dep(8) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(8) D=dep(7) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(7) D=dep(6) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(6) D=dep(5) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=dep(5) D=dep(4) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=divider.divider.d_pipe[10](19) D=divider.divider.d_pipe[9](19) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[10](18) D=divider.divider.d_pipe[9](18) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[10](17) D=divider.divider.d_pipe[9](17) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[10](16) D=divider.divider.d_pipe[9](16) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[10](15) D=divider.divider.d_pipe[9](15) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[10](14) D=divider.divider.d_pipe[9](14) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[10](13) D=divider.divider.d_pipe[9](13) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[10](12) D=divider.divider.d_pipe[9](12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[11](19) D=divider.divider.d_pipe[10](19) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[11](18) D=divider.divider.d_pipe[10](18) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[11](17) D=divider.divider.d_pipe[10](17) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[11](16) D=divider.divider.d_pipe[10](16) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[11](15) D=divider.divider.d_pipe[10](15) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[11](14) D=divider.divider.d_pipe[10](14) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[11](13) D=divider.divider.d_pipe[10](13) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[11](12) D=divider.divider.d_pipe[10](12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[1](19) D=divider.divider.d(7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[1](18) D=divider.divider.d(6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[1](17) D=divider.divider.d(5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[1](16) D=divider.divider.d(4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[1](15) D=divider.divider.d(3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[1](14) D=divider.divider.d(2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[1](13) D=divider.divider.d(1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[1](12) D=divider.divider.d(0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[2](19) D=divider.divider.d_pipe[1](19) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[2](18) D=divider.divider.d_pipe[1](18) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[2](17) D=divider.divider.d_pipe[1](17) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[2](16) D=divider.divider.d_pipe[1](16) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[2](15) D=divider.divider.d_pipe[1](15) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[2](14) D=divider.divider.d_pipe[1](14) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[2](13) D=divider.divider.d_pipe[1](13) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[2](12) D=divider.divider.d_pipe[1](12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[3](19) D=divider.divider.d_pipe[2](19) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[3](18) D=divider.divider.d_pipe[2](18) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[3](17) D=divider.divider.d_pipe[2](17) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[3](16) D=divider.divider.d_pipe[2](16) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[3](15) D=divider.divider.d_pipe[2](15) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[3](14) D=divider.divider.d_pipe[2](14) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[3](13) D=divider.divider.d_pipe[2](13) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[3](12) D=divider.divider.d_pipe[2](12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[4](19) D=divider.divider.d_pipe[3](19) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[4](18) D=divider.divider.d_pipe[3](18) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[4](17) D=divider.divider.d_pipe[3](17) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[4](16) D=divider.divider.d_pipe[3](16) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[4](15) D=divider.divider.d_pipe[3](15) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[4](14) D=divider.divider.d_pipe[3](14) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[4](13) D=divider.divider.d_pipe[3](13) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[4](12) D=divider.divider.d_pipe[3](12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[5](19) D=divider.divider.d_pipe[4](19) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[5](18) D=divider.divider.d_pipe[4](18) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[5](17) D=divider.divider.d_pipe[4](17) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[5](16) D=divider.divider.d_pipe[4](16) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[5](15) D=divider.divider.d_pipe[4](15) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[5](14) D=divider.divider.d_pipe[4](14) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[5](13) D=divider.divider.d_pipe[4](13) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[5](12) D=divider.divider.d_pipe[4](12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[6](19) D=divider.divider.d_pipe[5](19) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[6](18) D=divider.divider.d_pipe[5](18) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[6](17) D=divider.divider.d_pipe[5](17) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[6](16) D=divider.divider.d_pipe[5](16) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[6](15) D=divider.divider.d_pipe[5](15) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[6](14) D=divider.divider.d_pipe[5](14) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[6](13) D=divider.divider.d_pipe[5](13) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[6](12) D=divider.divider.d_pipe[5](12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[7](19) D=divider.divider.d_pipe[6](19) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[7](18) D=divider.divider.d_pipe[6](18) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[7](17) D=divider.divider.d_pipe[6](17) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[7](16) D=divider.divider.d_pipe[6](16) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[7](15) D=divider.divider.d_pipe[6](15) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[7](14) D=divider.divider.d_pipe[6](14) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[7](13) D=divider.divider.d_pipe[6](13) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[7](12) D=divider.divider.d_pipe[6](12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[8](19) D=divider.divider.d_pipe[7](19) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[8](18) D=divider.divider.d_pipe[7](18) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[8](17) D=divider.divider.d_pipe[7](17) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[8](16) D=divider.divider.d_pipe[7](16) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[8](15) D=divider.divider.d_pipe[7](15) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[8](14) D=divider.divider.d_pipe[7](14) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[8](13) D=divider.divider.d_pipe[7](13) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[8](12) D=divider.divider.d_pipe[7](12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[9](19) D=divider.divider.d_pipe[8](19) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[9](18) D=divider.divider.d_pipe[8](18) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[9](17) D=divider.divider.d_pipe[8](17) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[9](16) D=divider.divider.d_pipe[8](16) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[9](15) D=divider.divider.d_pipe[8](15) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[9](14) D=divider.divider.d_pipe[8](14) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[9](13) D=divider.divider.d_pipe[8](13) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d_pipe[9](12) D=divider.divider.d_pipe[8](12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:144.2-147.39|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(11) D=divider.divider.q_pipe[11](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(10) D=divider.divider.q_pipe[11](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(1) D=divider.divider.q_pipe[11](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(0) D=divider.divider.q_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(9) D=divider.divider.q_pipe[11](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(8) D=divider.divider.q_pipe[11](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(7) D=divider.divider.q_pipe[11](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(6) D=divider.divider.q_pipe[11](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(5) D=divider.divider.q_pipe[11](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(4) D=divider.divider.q_pipe[11](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(3) D=divider.divider.q_pipe[11](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q(2) D=divider.divider.q_pipe[11](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:192.2-194.56|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[10](9) D=divider.divider.q_pipe[9](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[10](8) D=divider.divider.q_pipe[9](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[10](7) D=divider.divider.q_pipe[9](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[10](6) D=divider.divider.q_pipe[9](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[10](5) D=divider.divider.q_pipe[9](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[10](4) D=divider.divider.q_pipe[9](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[10](3) D=divider.divider.q_pipe[9](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[10](2) D=divider.divider.q_pipe[9](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[10](1) D=divider.divider.q_pipe[9](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[10](0) D=divider.divider.q_pipe[10]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[10](24) O=divider.divider.q_pipe[10]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.q_pipe[11](10) D=divider.divider.q_pipe[10](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[11](9) D=divider.divider.q_pipe[10](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[11](0) D=divider.divider.q_pipe[11]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[11](24) O=divider.divider.q_pipe[11]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.q_pipe[11](8) D=divider.divider.q_pipe[10](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[11](7) D=divider.divider.q_pipe[10](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[11](6) D=divider.divider.q_pipe[10](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[11](5) D=divider.divider.q_pipe[10](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[11](4) D=divider.divider.q_pipe[10](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[11](3) D=divider.divider.q_pipe[10](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[11](2) D=divider.divider.q_pipe[10](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[11](1) D=divider.divider.q_pipe[10](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[1](0) D=divider.divider.q_pipe[1]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[1](24) O=divider.divider.q_pipe[1]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.q_pipe[2](1) D=divider.divider.q_pipe[1](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[2](0) D=divider.divider.q_pipe[2]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[2](24) O=divider.divider.q_pipe[2]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.q_pipe[3](2) D=divider.divider.q_pipe[2](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[3](1) D=divider.divider.q_pipe[2](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[3](0) D=divider.divider.q_pipe[3]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[3](24) O=divider.divider.q_pipe[3]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.q_pipe[4](3) D=divider.divider.q_pipe[3](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[4](2) D=divider.divider.q_pipe[3](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[4](1) D=divider.divider.q_pipe[3](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[4](0) D=divider.divider.q_pipe[4]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[4](24) O=divider.divider.q_pipe[4]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.q_pipe[5](4) D=divider.divider.q_pipe[4](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[5](3) D=divider.divider.q_pipe[4](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[5](2) D=divider.divider.q_pipe[4](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[5](1) D=divider.divider.q_pipe[4](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[5](0) D=divider.divider.q_pipe[5]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[5](24) O=divider.divider.q_pipe[5]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.q_pipe[6](5) D=divider.divider.q_pipe[5](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[6](4) D=divider.divider.q_pipe[5](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[6](3) D=divider.divider.q_pipe[5](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[6](2) D=divider.divider.q_pipe[5](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[6](1) D=divider.divider.q_pipe[5](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[6](0) D=divider.divider.q_pipe[6]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[6](24) O=divider.divider.q_pipe[6]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.q_pipe[7](6) D=divider.divider.q_pipe[6](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[7](5) D=divider.divider.q_pipe[6](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[7](4) D=divider.divider.q_pipe[6](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[7](3) D=divider.divider.q_pipe[6](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[7](2) D=divider.divider.q_pipe[6](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[7](1) D=divider.divider.q_pipe[6](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[7](0) D=divider.divider.q_pipe[7]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[7](24) O=divider.divider.q_pipe[7]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.q_pipe[8](7) D=divider.divider.q_pipe[7](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[8](6) D=divider.divider.q_pipe[7](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[8](5) D=divider.divider.q_pipe[7](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[8](4) D=divider.divider.q_pipe[7](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[8](3) D=divider.divider.q_pipe[7](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[8](2) D=divider.divider.q_pipe[7](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[8](1) D=divider.divider.q_pipe[7](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[8](0) D=divider.divider.q_pipe[8]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[8](24) O=divider.divider.q_pipe[8]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.q_pipe[9](8) D=divider.divider.q_pipe[8](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[9](7) D=divider.divider.q_pipe[8](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[9](6) D=divider.divider.q_pipe[8](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[9](5) D=divider.divider.q_pipe[8](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[9](4) D=divider.divider.q_pipe[8](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[9](3) D=divider.divider.q_pipe[8](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[9](2) D=divider.divider.q_pipe[8](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[9](1) D=divider.divider.q_pipe[8](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.q_pipe[9](0) D=divider.divider.q_pipe[9]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:162.2-165.58|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[9](24) O=divider.divider.q_pipe[9]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.s_pipe[10](24) D=divider.divider.s_pipe[10]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[10](23) D=divider.divider.s_pipe[10]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[10](14) D=divider.divider.s_pipe[10]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](13) I2=divider.divider.d_pipe[9](14) I3=divider.divider.s_pipe[10]_ff_CQZ_10_D_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](24) I2=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=divider.divider.s_pipe[10](13) D=divider.divider.s_pipe[10]_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](12) I2=divider.divider.d_pipe[9](13) I3=divider.divider.s_pipe[10]_ff_CQZ_11_D_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[9](12) I2=divider.divider.s_pipe[9](11) I3=divider.divider.s_pipe[9](24) O=divider.divider.s_pipe[10]_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=divider.divider.s_pipe[10](12) D=divider.divider.s_pipe[10]_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9](11) I3=divider.divider.d_pipe[9](12) O=divider.divider.s_pipe[10]_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[10](11) D=divider.divider.s_pipe[9](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[10](10) D=divider.divider.s_pipe[9](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9](22) I3=divider.divider.s_pipe[10]_ff_CQZ_D_LUT4_O_I0 O=divider.divider.s_pipe[10]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[10](22) D=divider.divider.s_pipe[10]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I0 I1=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I1 I2=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I2 I3=divider.divider.s_pipe[9](21) O=divider.divider.s_pipe[10]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.d_pipe[9](19) I1=divider.divider.s_pipe[9](18) I2=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](24) I2=divider.divider.s_pipe[9](20) I3=divider.divider.s_pipe[9](19) O=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I1=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 I2=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10]_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I1 I2=divider.divider.s_pipe[9](20) I3=divider.divider.s_pipe[9](19) O=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=divider.divider.s_pipe[10](21) D=divider.divider.s_pipe[10]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_4_D_LUT4_O_I3 I1=divider.divider.s_pipe[10]_ff_CQZ_4_D_LUT4_O_I2 I2=divider.divider.s_pipe[9](20) I3=divider.divider.s_pipe[9](19) O=divider.divider.s_pipe[10]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001000111100 +.subckt ff CQZ=divider.divider.s_pipe[10](20) D=divider.divider.s_pipe[10]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](19) I2=divider.divider.s_pipe[10]_ff_CQZ_4_D_LUT4_O_I2 I3=divider.divider.s_pipe[10]_ff_CQZ_4_D_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10]_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I1 I2=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1 O=divider.divider.s_pipe[10]_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](24) I2=divider.divider.s_pipe[9](18) I3=divider.divider.d_pipe[9](19) O=divider.divider.s_pipe[10]_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9](24) I3=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I0 O=divider.divider.s_pipe[10]_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=divider.divider.s_pipe[10](19) D=divider.divider.s_pipe[10]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1 I2=divider.divider.s_pipe[9](24) I3=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9](17) I3=divider.divider.d_pipe[9](18) O=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 I1=divider.divider.d_pipe[9](17) I2=divider.divider.s_pipe[9](16) I3=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9](17) I3=divider.divider.d_pipe[9](18) O=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.d_pipe[9](18) I3=divider.divider.s_pipe[9](17) O=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I1=divider.divider.s_pipe[9](16) I2=divider.divider.d_pipe[9](17) I3=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9](17) I3=divider.divider.d_pipe[9](18) O=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9](18) I3=divider.divider.d_pipe[9](19) O=divider.divider.s_pipe[10]_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[10](18) D=divider.divider.s_pipe[10]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](17) I2=divider.divider.d_pipe[9](18) I3=divider.divider.s_pipe[10]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](24) I2=divider.divider.s_pipe[10]_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[10]_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](16) I2=divider.divider.d_pipe[9](17) I3=divider.divider.s_pipe[10]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](16) I2=divider.divider.d_pipe[9](17) I3=divider.divider.s_pipe[10]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 O=divider.divider.s_pipe[10]_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=divider.divider.s_pipe[10](17) D=divider.divider.s_pipe[10]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](16) I2=divider.divider.d_pipe[9](17) I3=divider.divider.s_pipe[10]_ff_CQZ_7_D_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](24) I2=divider.divider.s_pipe[10]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[10]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=divider.divider.d_pipe[9](16) I1=divider.divider.s_pipe[9](15) I2=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[10]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=divider.divider.d_pipe[9](16) I1=divider.divider.s_pipe[9](15) I2=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 O=divider.divider.s_pipe[10]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[10](16) D=divider.divider.s_pipe[10]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I0 I1=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I1 I2=divider.divider.d_pipe[9](16) I3=divider.divider.s_pipe[9](15) O=divider.divider.s_pipe[10]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](24) I2=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9](14) I3=divider.divider.d_pipe[9](15) O=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](24) I2=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9](14) I3=divider.divider.d_pipe[9](15) O=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=divider.divider.s_pipe[10](15) D=divider.divider.s_pipe[10]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I0 I1=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I1 I2=divider.divider.s_pipe[9](24) I3=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](13) I2=divider.divider.d_pipe[9](14) I3=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=divider.divider.d_pipe[9](13) I1=divider.divider.s_pipe[9](12) I2=divider.divider.s_pipe[9](11) I3=divider.divider.d_pipe[9](12) O=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9](13) I2=divider.divider.d_pipe[9](14) I3=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.d_pipe[9](13) I1=divider.divider.s_pipe[9](12) I2=divider.divider.s_pipe[9](11) I3=divider.divider.d_pipe[9](12) O=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 I1=divider.divider.d_pipe[9](14) I2=divider.divider.s_pipe[9](13) I3=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.d_pipe[9](14) I2=divider.divider.s_pipe[9](13) I3=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[10]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9](14) I3=divider.divider.d_pipe[9](15) O=divider.divider.s_pipe[10]_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[9](22) I2=divider.divider.s_pipe[9](24) I3=divider.divider.s_pipe[9](23) O=divider.divider.s_pipe[10]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111001000001 +.subckt LUT4 I0=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I1 I1=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I0 I2=divider.divider.s_pipe[10]_ff_CQZ_2_D_LUT4_O_I2 I3=divider.divider.s_pipe[9](21) O=divider.divider.s_pipe[10]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt ff CQZ=divider.divider.s_pipe[11](24) D=divider.divider.s_pipe[11]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[11](23) D=divider.divider.s_pipe[11]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[11](14) D=divider.divider.s_pipe[11]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](13) I2=divider.divider.d_pipe[10](14) I3=divider.divider.s_pipe[11]_ff_CQZ_10_D_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](24) I2=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 I3=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 O=divider.divider.s_pipe[11]_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=divider.divider.s_pipe[11](13) D=divider.divider.s_pipe[11]_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](12) I2=divider.divider.d_pipe[10](13) I3=divider.divider.s_pipe[11]_ff_CQZ_11_D_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[10](12) I2=divider.divider.s_pipe[10](11) I3=divider.divider.s_pipe[10](24) O=divider.divider.s_pipe[11]_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=divider.divider.s_pipe[11](12) D=divider.divider.s_pipe[11]_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10](11) I3=divider.divider.d_pipe[10](12) O=divider.divider.s_pipe[11]_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[11](11) D=divider.divider.s_pipe[10](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](22) I2=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I1 I3=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I0 O=divider.divider.s_pipe[11]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt ff CQZ=divider.divider.s_pipe[11](22) D=divider.divider.s_pipe[11]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](21) I2=divider.divider.s_pipe[11]_ff_CQZ_2_D_LUT4_O_I2 I3=divider.divider.s_pipe[11]_ff_CQZ_2_D_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](20) I2=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=divider.divider.s_pipe[11]_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I1=divider.divider.s_pipe[10](19) I2=divider.divider.s_pipe[10](20) I3=divider.divider.s_pipe[10](24) O=divider.divider.s_pipe[11]_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=divider.divider.s_pipe[11](21) D=divider.divider.s_pipe[11]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10](20) I3=divider.divider.s_pipe[11]_ff_CQZ_3_D_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I2=divider.divider.s_pipe[10](19) I3=divider.divider.s_pipe[10](24) O=divider.divider.s_pipe[11]_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101111111111100 +.subckt ff CQZ=divider.divider.s_pipe[11](20) D=divider.divider.s_pipe[11]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I2=divider.divider.s_pipe[10](24) I3=divider.divider.s_pipe[10](19) O=divider.divider.s_pipe[11]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110010100011 +.subckt ff CQZ=divider.divider.s_pipe[11](19) D=divider.divider.s_pipe[11]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1 I2=divider.divider.d_pipe[10](19) I3=divider.divider.s_pipe[10](18) O=divider.divider.s_pipe[11]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](24) I2=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10](17) I3=divider.divider.d_pipe[10](18) O=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.d_pipe[10](19) I1=divider.divider.s_pipe[10](18) I2=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](24) I2=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10](17) I3=divider.divider.d_pipe[10](18) O=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.divider.d_pipe[10](19) I1=divider.divider.s_pipe[10](18) I2=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 O=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[11](18) D=divider.divider.s_pipe[11]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_6_D_LUT4_O_I0 I1=divider.divider.s_pipe[11]_ff_CQZ_6_D_LUT4_O_I1 I2=divider.divider.s_pipe[10](24) I3=divider.divider.s_pipe[11]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](16) I2=divider.divider.d_pipe[10](17) I3=divider.divider.s_pipe[11]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_6_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](16) I2=divider.divider.d_pipe[10](17) I3=divider.divider.s_pipe[11]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 O=divider.divider.s_pipe[11]_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 I1=divider.divider.d_pipe[10](17) I2=divider.divider.s_pipe[10](16) I3=divider.divider.s_pipe[11]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I1=divider.divider.d_pipe[10](17) I2=divider.divider.s_pipe[10](16) I3=divider.divider.s_pipe[11]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10](17) I3=divider.divider.d_pipe[10](18) O=divider.divider.s_pipe[11]_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[11](17) D=divider.divider.s_pipe[11]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](16) I2=divider.divider.d_pipe[10](17) I3=divider.divider.s_pipe[11]_ff_CQZ_7_D_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](24) I2=divider.divider.s_pipe[11]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[11]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=divider.divider.d_pipe[10](16) I1=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I2=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[10](15) O=divider.divider.s_pipe[11]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=divider.divider.d_pipe[10](16) I1=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I2=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[10](15) O=divider.divider.s_pipe[11]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt ff CQZ=divider.divider.s_pipe[11](16) D=divider.divider.s_pipe[11]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I0 I1=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I1 I2=divider.divider.d_pipe[10](16) I3=divider.divider.s_pipe[10](15) O=divider.divider.s_pipe[11]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](24) I2=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10](14) I3=divider.divider.d_pipe[10](15) O=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 I1=divider.divider.d_pipe[10](14) I2=divider.divider.s_pipe[10](13) I3=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10](14) I3=divider.divider.d_pipe[10](15) O=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[10](24) I2=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.d_pipe[10](15) I3=divider.divider.s_pipe[10](14) O=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 I1=divider.divider.s_pipe[10](13) I2=divider.divider.d_pipe[10](14) I3=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10](14) I3=divider.divider.d_pipe[10](15) O=divider.divider.s_pipe[11]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=divider.divider.s_pipe[11](15) D=divider.divider.s_pipe[11]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I0 I1=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I1 I2=divider.divider.d_pipe[10](15) I3=divider.divider.s_pipe[10](14) O=divider.divider.s_pipe[11]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 I1=divider.divider.d_pipe[10](14) I2=divider.divider.s_pipe[10](13) I3=divider.divider.s_pipe[10](24) O=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101100000000 +.subckt LUT4 I0=divider.divider.d_pipe[10](13) I1=divider.divider.s_pipe[10](12) I2=divider.divider.s_pipe[10](11) I3=divider.divider.d_pipe[10](12) O=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 I1=divider.divider.d_pipe[10](14) I2=divider.divider.s_pipe[10](13) I3=divider.divider.s_pipe[10](24) O=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=divider.divider.d_pipe[10](13) I1=divider.divider.s_pipe[10](12) I2=divider.divider.s_pipe[10](11) I3=divider.divider.d_pipe[10](12) O=divider.divider.s_pipe[11]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I1 I2=divider.divider.s_pipe[10](22) I3=divider.divider.s_pipe[10](23) O=divider.divider.s_pipe[11]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110111001010 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[10](19) I1=divider.divider.s_pipe[10](20) I2=divider.divider.s_pipe[10](21) I3=divider.divider.s_pipe[10](24) O=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=divider.divider.s_pipe[11]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=divider.divider.s_pipe[10](20) I3=divider.divider.s_pipe[10](21) O=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[10](24) I3=divider.divider.s_pipe[10](19) O=divider.divider.s_pipe[11]_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=divider.divider.s_pipe[12](24) O=divider.divider.q_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=divider.divider.s_pipe[12](24) D=divider.divider.s_pipe[12]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I1 I2=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2 I3=divider.divider.s_pipe[11](23) O=divider.divider.s_pipe[12]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=divider.divider.d_pipe[11](19) I1=divider.divider.s_pipe[11](18) I2=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100010111 +.subckt LUT4 I0=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=divider.divider.d_pipe[11](17) I2=divider.divider.s_pipe[11](16) I3=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[11](15) I2=divider.divider.d_pipe[11](16) I3=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=divider.divider.d_pipe[11](15) I1=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[11](14) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[11](13) I3=divider.divider.d_pipe[11](14) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=divider.divider.d_pipe[11](13) I2=divider.divider.s_pipe[11](12) I3=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[11](11) I3=divider.divider.d_pipe[11](12) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[11](13) I3=divider.divider.d_pipe[11](14) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[11](17) I3=divider.divider.d_pipe[11](18) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[11](17) I3=divider.divider.d_pipe[11](18) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[11](21) I2=divider.divider.s_pipe[11](22) I3=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[11](24) I2=divider.divider.s_pipe[11](19) I3=divider.divider.s_pipe[11](20) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=divider.divider.s_pipe[11](20) I1=divider.divider.s_pipe[11](19) I2=divider.divider.s_pipe[11](24) I3=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=divider.divider.d_pipe[11](19) I1=divider.divider.s_pipe[11](18) I2=divider.divider.s_pipe[11](22) I3=divider.divider.s_pipe[11](21) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=divider.divider.s_pipe[11](17) I1=divider.divider.d_pipe[11](18) I2=divider.divider.d_pipe[11](19) I3=divider.divider.s_pipe[11](18) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000001011 +.subckt LUT4 I0=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=divider.divider.s_pipe[11](16) I2=divider.divider.d_pipe[11](17) I3=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[11](16) I2=divider.divider.s_pipe[11](15) I3=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[11](15) I2=divider.divider.s_pipe[11](14) I3=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.d_pipe[11](14) I1=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[11](13) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[11](12) I2=divider.divider.s_pipe[11](12) I3=divider.divider.s_pipe[11](11) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=divider.divider.s_pipe[11](11) I1=divider.divider.d_pipe[11](12) I2=divider.divider.s_pipe[11](12) I3=divider.divider.d_pipe[11](13) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[11](17) I3=divider.divider.d_pipe[11](18) O=divider.divider.s_pipe[12]_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=divider.divider.s_pipe[1](24) D=divider.divider.s_pipe[1]_ff_CQZ_D(12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](23) D=divider.divider.s_pipe[1]_ff_CQZ_D(11) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](14) D=divider.divider.s_pipe[1]_ff_CQZ_D(2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](13) D=divider.divider.s_pipe[1]_ff_CQZ_D(1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](12) D=divider.divider.s_pipe[1]_ff_CQZ_D(0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](11) D=divider.divider.s_pipe[0](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](10) D=divider.divider.s_pipe[0](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](9) D=divider.divider.s_pipe[0](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](8) D=divider.divider.s_pipe[0](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](7) D=divider.divider.s_pipe[0](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](6) D=divider.divider.s_pipe[0](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](5) D=divider.divider.s_pipe[0](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](22) D=divider.divider.s_pipe[1]_ff_CQZ_D(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](4) D=divider.divider.s_pipe[0](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](3) D=divider.divider.s_pipe[0](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](2) D=divider.divider.s_pipe[0](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](1) D=divider.divider.s_pipe[0](0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](21) D=divider.divider.s_pipe[1]_ff_CQZ_D(9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](20) D=divider.divider.s_pipe[1]_ff_CQZ_D(8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](19) D=divider.divider.s_pipe[1]_ff_CQZ_D(7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](18) D=divider.divider.s_pipe[1]_ff_CQZ_D(6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](17) D=divider.divider.s_pipe[1]_ff_CQZ_D(5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](16) D=divider.divider.s_pipe[1]_ff_CQZ_D(4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[1](15) D=divider.divider.s_pipe[1]_ff_CQZ_D(3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.id_LUT4_I0_O I1=divider.divider.s_pipe[0](22) I2=divider.divider.s_pipe[1]_ff_CQZ_D_LUT4_O_I2 I3=divider.divider.s_pipe[0](23) O=divider.divider.s_pipe[1]_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100010000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[0](22) I2=divider.divider.s_pipe[1]_ff_CQZ_D_LUT4_O_I2 I3=divider.id_LUT4_I0_O O=divider.divider.s_pipe[1]_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=divider.id_LUT4_I0_O I1=divider.divider.s_pipe[0](19) I2=divider.divider.s_pipe[0](20) I3=divider.divider.s_pipe[0](21) O=divider.divider.s_pipe[1]_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000001 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[0](20) I2=divider.divider.s_pipe[0](19) I3=divider.id_LUT4_I0_O O=divider.divider.s_pipe[1]_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[0](19) I3=divider.id_LUT4_I0_O O=divider.divider.s_pipe[1]_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[0](20) I2=divider.divider.s_pipe[0](19) I3=divider.divider.s_pipe[0](21) O=divider.divider.s_pipe[1]_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt ff CQZ=divider.divider.s_pipe[2](24) D=divider.divider.s_pipe[2]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](23) D=divider.divider.s_pipe[2]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](14) D=divider.divider.s_pipe[2]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](13) I2=divider.divider.d_pipe[1](14) I3=divider.divider.s_pipe[2]_ff_CQZ_10_D_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](24) I2=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=divider.divider.s_pipe[2](13) D=divider.divider.s_pipe[2]_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](12) I2=divider.divider.d_pipe[1](13) I3=divider.divider.s_pipe[2]_ff_CQZ_11_D_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[1](12) I2=divider.divider.s_pipe[1](11) I3=divider.divider.s_pipe[1](24) O=divider.divider.s_pipe[2]_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=divider.divider.s_pipe[2](12) D=divider.divider.s_pipe[2]_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[1](11) I3=divider.divider.d_pipe[1](12) O=divider.divider.s_pipe[2]_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[2](11) D=divider.divider.s_pipe[1](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](10) D=divider.divider.s_pipe[1](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](9) D=divider.divider.s_pipe[1](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](8) D=divider.divider.s_pipe[1](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](7) D=divider.divider.s_pipe[1](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](6) D=divider.divider.s_pipe[1](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](5) D=divider.divider.s_pipe[1](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[1](22) I3=divider.divider.s_pipe[2]_ff_CQZ_D_LUT4_O_I0 O=divider.divider.s_pipe[2]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[2](22) D=divider.divider.s_pipe[2]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](4) D=divider.divider.s_pipe[1](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](3) D=divider.divider.s_pipe[1](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[2](2) D=divider.divider.s_pipe[1](1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I0 I1=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I1 I2=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I2 I3=divider.divider.s_pipe[1](21) O=divider.divider.s_pipe[2]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.d_pipe[1](19) I1=divider.divider.s_pipe[1](18) I2=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](24) I2=divider.divider.s_pipe[1](20) I3=divider.divider.s_pipe[1](19) O=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I1=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 I2=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2]_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I1 I2=divider.divider.s_pipe[1](20) I3=divider.divider.s_pipe[1](19) O=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=divider.divider.s_pipe[2](21) D=divider.divider.s_pipe[2]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_4_D_LUT4_O_I3 I1=divider.divider.s_pipe[2]_ff_CQZ_4_D_LUT4_O_I2 I2=divider.divider.s_pipe[1](20) I3=divider.divider.s_pipe[1](19) O=divider.divider.s_pipe[2]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001000111100 +.subckt ff CQZ=divider.divider.s_pipe[2](20) D=divider.divider.s_pipe[2]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](19) I2=divider.divider.s_pipe[2]_ff_CQZ_4_D_LUT4_O_I2 I3=divider.divider.s_pipe[2]_ff_CQZ_4_D_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2]_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I1 I2=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1 O=divider.divider.s_pipe[2]_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](24) I2=divider.divider.s_pipe[1](18) I3=divider.divider.d_pipe[1](19) O=divider.divider.s_pipe[2]_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[1](24) I3=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I0 O=divider.divider.s_pipe[2]_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=divider.divider.s_pipe[2](19) D=divider.divider.s_pipe[2]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1 I2=divider.divider.s_pipe[1](24) I3=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[1](17) I3=divider.divider.d_pipe[1](18) O=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 I1=divider.divider.d_pipe[1](17) I2=divider.divider.s_pipe[1](16) I3=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[1](17) I3=divider.divider.d_pipe[1](18) O=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.d_pipe[1](18) I3=divider.divider.s_pipe[1](17) O=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I1=divider.divider.s_pipe[1](16) I2=divider.divider.d_pipe[1](17) I3=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[1](17) I3=divider.divider.d_pipe[1](18) O=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[1](18) I3=divider.divider.d_pipe[1](19) O=divider.divider.s_pipe[2]_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[2](18) D=divider.divider.s_pipe[2]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](17) I2=divider.divider.d_pipe[1](18) I3=divider.divider.s_pipe[2]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](24) I2=divider.divider.s_pipe[2]_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[2]_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](16) I2=divider.divider.d_pipe[1](17) I3=divider.divider.s_pipe[2]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](16) I2=divider.divider.d_pipe[1](17) I3=divider.divider.s_pipe[2]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 O=divider.divider.s_pipe[2]_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=divider.divider.s_pipe[2](17) D=divider.divider.s_pipe[2]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](16) I2=divider.divider.d_pipe[1](17) I3=divider.divider.s_pipe[2]_ff_CQZ_7_D_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](24) I2=divider.divider.s_pipe[2]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[2]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=divider.divider.d_pipe[1](16) I1=divider.divider.s_pipe[1](15) I2=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[2]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=divider.divider.d_pipe[1](16) I1=divider.divider.s_pipe[1](15) I2=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 O=divider.divider.s_pipe[2]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[2](16) D=divider.divider.s_pipe[2]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I0 I1=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I1 I2=divider.divider.d_pipe[1](16) I3=divider.divider.s_pipe[1](15) O=divider.divider.s_pipe[2]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](24) I2=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[1](14) I3=divider.divider.d_pipe[1](15) O=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](24) I2=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[1](14) I3=divider.divider.d_pipe[1](15) O=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=divider.divider.s_pipe[2](15) D=divider.divider.s_pipe[2]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I0 I1=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I1 I2=divider.divider.s_pipe[1](24) I3=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](13) I2=divider.divider.d_pipe[1](14) I3=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=divider.divider.d_pipe[1](13) I1=divider.divider.s_pipe[1](12) I2=divider.divider.s_pipe[1](11) I3=divider.divider.d_pipe[1](12) O=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[1](13) I2=divider.divider.d_pipe[1](14) I3=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.d_pipe[1](13) I1=divider.divider.s_pipe[1](12) I2=divider.divider.s_pipe[1](11) I3=divider.divider.d_pipe[1](12) O=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 I1=divider.divider.d_pipe[1](14) I2=divider.divider.s_pipe[1](13) I3=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.d_pipe[1](14) I2=divider.divider.s_pipe[1](13) I3=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[2]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[1](14) I3=divider.divider.d_pipe[1](15) O=divider.divider.s_pipe[2]_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[1](22) I2=divider.divider.s_pipe[1](24) I3=divider.divider.s_pipe[1](23) O=divider.divider.s_pipe[2]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110110000010 +.subckt LUT4 I0=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I1 I1=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I0 I2=divider.divider.s_pipe[2]_ff_CQZ_2_D_LUT4_O_I2 I3=divider.divider.s_pipe[1](21) O=divider.divider.s_pipe[2]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=divider.divider.s_pipe[3](24) D=divider.divider.s_pipe[3]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[3](23) D=divider.divider.s_pipe[3]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[3](14) D=divider.divider.s_pipe[3]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](13) I2=divider.divider.d_pipe[2](14) I3=divider.divider.s_pipe[3]_ff_CQZ_10_D_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](24) I2=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=divider.divider.s_pipe[3](13) D=divider.divider.s_pipe[3]_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](12) I2=divider.divider.d_pipe[2](13) I3=divider.divider.s_pipe[3]_ff_CQZ_11_D_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[2](12) I2=divider.divider.s_pipe[2](11) I3=divider.divider.s_pipe[2](24) O=divider.divider.s_pipe[3]_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=divider.divider.s_pipe[3](12) D=divider.divider.s_pipe[3]_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[2](11) I3=divider.divider.d_pipe[2](12) O=divider.divider.s_pipe[3]_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[3](11) D=divider.divider.s_pipe[2](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[3](10) D=divider.divider.s_pipe[2](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[3](9) D=divider.divider.s_pipe[2](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[3](8) D=divider.divider.s_pipe[2](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[3](7) D=divider.divider.s_pipe[2](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[3](6) D=divider.divider.s_pipe[2](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[3](5) D=divider.divider.s_pipe[2](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[3]_ff_CQZ_2_D_LUT4_O_I2 I2=divider.divider.s_pipe[2](21) I3=divider.divider.s_pipe[2](22) O=divider.divider.s_pipe[3]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=divider.divider.s_pipe[3](22) D=divider.divider.s_pipe[3]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[3](4) D=divider.divider.s_pipe[2](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[3](3) D=divider.divider.s_pipe[2](2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](21) I2=divider.divider.s_pipe[3]_ff_CQZ_2_D_LUT4_O_I2 I3=divider.divider.s_pipe[3]_ff_CQZ_D_LUT4_O_I0 O=divider.divider.s_pipe[3]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I1=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 I2=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[3]_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3]_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I1 I2=divider.divider.s_pipe[2](20) I3=divider.divider.s_pipe[2](19) O=divider.divider.s_pipe[3]_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=divider.divider.s_pipe[3](21) D=divider.divider.s_pipe[3]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_4_D_LUT4_O_I3 I1=divider.divider.s_pipe[3]_ff_CQZ_4_D_LUT4_O_I2 I2=divider.divider.s_pipe[2](20) I3=divider.divider.s_pipe[2](19) O=divider.divider.s_pipe[3]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001000111100 +.subckt ff CQZ=divider.divider.s_pipe[3](20) D=divider.divider.s_pipe[3]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](19) I2=divider.divider.s_pipe[3]_ff_CQZ_4_D_LUT4_O_I2 I3=divider.divider.s_pipe[3]_ff_CQZ_4_D_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3]_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I1 I2=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1 O=divider.divider.s_pipe[3]_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](24) I2=divider.divider.s_pipe[2](18) I3=divider.divider.d_pipe[2](19) O=divider.divider.s_pipe[3]_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.d_pipe[2](19) I2=divider.divider.s_pipe[2](18) I3=divider.divider.s_pipe[2](24) O=divider.divider.s_pipe[3]_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000000000 +.subckt ff CQZ=divider.divider.s_pipe[3](19) D=divider.divider.s_pipe[3]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1 I2=divider.divider.s_pipe[2](24) I3=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](17) I2=divider.divider.d_pipe[2](18) I3=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](16) I2=divider.divider.d_pipe[2](17) I3=divider.divider.s_pipe[3]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.d_pipe[2](18) I3=divider.divider.s_pipe[2](17) O=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I1=divider.divider.s_pipe[2](16) I2=divider.divider.d_pipe[2](17) I3=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[2](17) I3=divider.divider.d_pipe[2](18) O=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[2](18) I3=divider.divider.d_pipe[2](19) O=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[3](18) D=divider.divider.s_pipe[3]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](17) I2=divider.divider.d_pipe[2](18) I3=divider.divider.s_pipe[3]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](24) I2=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[3]_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](16) I2=divider.divider.d_pipe[2](17) I3=divider.divider.s_pipe[3]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 O=divider.divider.s_pipe[3]_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt ff CQZ=divider.divider.s_pipe[3](17) D=divider.divider.s_pipe[3]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](16) I2=divider.divider.d_pipe[2](17) I3=divider.divider.s_pipe[3]_ff_CQZ_7_D_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](24) I2=divider.divider.s_pipe[3]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[3]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=divider.divider.d_pipe[2](16) I1=divider.divider.s_pipe[2](15) I2=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[3]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=divider.divider.d_pipe[2](16) I1=divider.divider.s_pipe[2](15) I2=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 O=divider.divider.s_pipe[3]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[3](16) D=divider.divider.s_pipe[3]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I0 I1=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I1 I2=divider.divider.d_pipe[2](16) I3=divider.divider.s_pipe[2](15) O=divider.divider.s_pipe[3]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](24) I2=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[2](14) I3=divider.divider.d_pipe[2](15) O=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](24) I2=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[2](14) I3=divider.divider.d_pipe[2](15) O=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=divider.divider.s_pipe[3](15) D=divider.divider.s_pipe[3]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I0 I1=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I1 I2=divider.divider.s_pipe[2](24) I3=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](13) I2=divider.divider.d_pipe[2](14) I3=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=divider.divider.d_pipe[2](13) I1=divider.divider.s_pipe[2](12) I2=divider.divider.s_pipe[2](11) I3=divider.divider.d_pipe[2](12) O=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](13) I2=divider.divider.d_pipe[2](14) I3=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.d_pipe[2](13) I1=divider.divider.s_pipe[2](12) I2=divider.divider.s_pipe[2](11) I3=divider.divider.d_pipe[2](12) O=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 I1=divider.divider.d_pipe[2](14) I2=divider.divider.s_pipe[2](13) I3=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.d_pipe[2](14) I2=divider.divider.s_pipe[2](13) I3=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[2](14) I3=divider.divider.d_pipe[2](15) O=divider.divider.s_pipe[3]_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[3]_ff_CQZ_D_LUT4_O_I1 I2=divider.divider.s_pipe[3]_ff_CQZ_D_LUT4_O_I2 I3=divider.divider.s_pipe[2](23) O=divider.divider.s_pipe[3]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.s_pipe[3]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.d_pipe[2](19) I2=divider.divider.s_pipe[2](18) I3=divider.divider.s_pipe[3]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[3]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[2](24) I2=divider.divider.s_pipe[2](20) I3=divider.divider.s_pipe[2](19) O=divider.divider.s_pipe[3]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[2](22) I3=divider.divider.s_pipe[2](21) O=divider.divider.s_pipe[3]_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3]_ff_CQZ_2_D_LUT4_O_I2 I2=divider.divider.s_pipe[2](22) I3=divider.divider.s_pipe[2](21) O=divider.divider.s_pipe[3]_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=divider.divider.s_pipe[4](24) D=divider.divider.s_pipe[4]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[4](23) D=divider.divider.s_pipe[4]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[4](14) D=divider.divider.s_pipe[4]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](13) I2=divider.divider.d_pipe[3](14) I3=divider.divider.s_pipe[4]_ff_CQZ_10_D_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](24) I2=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 I3=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 O=divider.divider.s_pipe[4]_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=divider.divider.s_pipe[4](13) D=divider.divider.s_pipe[4]_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](12) I2=divider.divider.d_pipe[3](13) I3=divider.divider.s_pipe[4]_ff_CQZ_11_D_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[3](12) I2=divider.divider.s_pipe[3](11) I3=divider.divider.s_pipe[3](24) O=divider.divider.s_pipe[4]_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=divider.divider.s_pipe[4](12) D=divider.divider.s_pipe[4]_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[3](11) I3=divider.divider.d_pipe[3](12) O=divider.divider.s_pipe[4]_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[4](11) D=divider.divider.s_pipe[3](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[4](10) D=divider.divider.s_pipe[3](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[4](9) D=divider.divider.s_pipe[3](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[4](8) D=divider.divider.s_pipe[3](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[4](7) D=divider.divider.s_pipe[3](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[4](6) D=divider.divider.s_pipe[3](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[4](5) D=divider.divider.s_pipe[3](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](22) I2=divider.divider.s_pipe[4]_ff_CQZ_D_LUT4_O_I1 I3=divider.divider.s_pipe[4]_ff_CQZ_D_LUT4_O_I0 O=divider.divider.s_pipe[4]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt ff CQZ=divider.divider.s_pipe[4](22) D=divider.divider.s_pipe[4]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[4](4) D=divider.divider.s_pipe[3](3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_2_D_LUT4_O_I0 I1=divider.divider.s_pipe[4]_ff_CQZ_2_D_LUT4_O_I1 I2=divider.divider.s_pipe[4]_ff_CQZ_2_D_LUT4_O_I2 I3=divider.divider.s_pipe[3](21) O=divider.divider.s_pipe[4]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.d_pipe[3](19) I1=divider.divider.s_pipe[3](18) I2=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[4]_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](24) I2=divider.divider.s_pipe[3](20) I3=divider.divider.s_pipe[3](19) O=divider.divider.s_pipe[4]_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I2=divider.divider.s_pipe[3](20) I3=divider.divider.s_pipe[3](19) O=divider.divider.s_pipe[4]_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=divider.divider.s_pipe[4](21) D=divider.divider.s_pipe[4]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_4_D_LUT4_O_I3 I1=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I2=divider.divider.s_pipe[3](20) I3=divider.divider.s_pipe[3](19) O=divider.divider.s_pipe[4]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001000111100 +.subckt ff CQZ=divider.divider.s_pipe[4](20) D=divider.divider.s_pipe[4]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](19) I2=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[4]_ff_CQZ_4_D_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[3](24) I3=divider.divider.s_pipe[4]_ff_CQZ_2_D_LUT4_O_I0 O=divider.divider.s_pipe[4]_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=divider.divider.s_pipe[4](19) D=divider.divider.s_pipe[4]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I1 I2=divider.divider.s_pipe[3](24) I3=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110010100011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[3](17) I3=divider.divider.d_pipe[3](18) O=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[3](17) I3=divider.divider.d_pipe[3](18) O=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I2=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_I3 O=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](24) I2=divider.divider.s_pipe[3](18) I3=divider.divider.d_pipe[3](19) O=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[3](18) I3=divider.divider.d_pipe[3](19) O=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[4](18) D=divider.divider.s_pipe[4]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_6_D_LUT4_O_I0 I1=divider.divider.s_pipe[4]_ff_CQZ_6_D_LUT4_O_I1 I2=divider.divider.s_pipe[3](24) I3=divider.divider.s_pipe[4]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](16) I2=divider.divider.d_pipe[3](17) I3=divider.divider.s_pipe[4]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_6_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](16) I2=divider.divider.d_pipe[3](17) I3=divider.divider.s_pipe[4]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 O=divider.divider.s_pipe[4]_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I1=divider.divider.d_pipe[3](17) I2=divider.divider.s_pipe[3](16) I3=divider.divider.s_pipe[4]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 I1=divider.divider.d_pipe[3](17) I2=divider.divider.s_pipe[3](16) I3=divider.divider.s_pipe[4]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[3](17) I3=divider.divider.d_pipe[3](18) O=divider.divider.s_pipe[4]_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[4](17) D=divider.divider.s_pipe[4]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](16) I2=divider.divider.d_pipe[3](17) I3=divider.divider.s_pipe[4]_ff_CQZ_7_D_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](24) I2=divider.divider.s_pipe[4]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[4]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=divider.divider.d_pipe[3](16) I1=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I2=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[3](15) O=divider.divider.s_pipe[4]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=divider.divider.d_pipe[3](16) I1=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I2=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[3](15) O=divider.divider.s_pipe[4]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt ff CQZ=divider.divider.s_pipe[4](16) D=divider.divider.s_pipe[4]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I0 I1=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I1 I2=divider.divider.d_pipe[3](16) I3=divider.divider.s_pipe[3](15) O=divider.divider.s_pipe[4]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](24) I2=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[3](14) I3=divider.divider.d_pipe[3](15) O=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 I1=divider.divider.d_pipe[3](14) I2=divider.divider.s_pipe[3](13) I3=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[3](14) I3=divider.divider.d_pipe[3](15) O=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](24) I2=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.d_pipe[3](15) I3=divider.divider.s_pipe[3](14) O=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 I1=divider.divider.s_pipe[3](13) I2=divider.divider.d_pipe[3](14) I3=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[3](14) I3=divider.divider.d_pipe[3](15) O=divider.divider.s_pipe[4]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=divider.divider.s_pipe[4](15) D=divider.divider.s_pipe[4]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I0 I1=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I1 I2=divider.divider.d_pipe[3](15) I3=divider.divider.s_pipe[3](14) O=divider.divider.s_pipe[4]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 I1=divider.divider.d_pipe[3](14) I2=divider.divider.s_pipe[3](13) I3=divider.divider.s_pipe[3](24) O=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101100000000 +.subckt LUT4 I0=divider.divider.d_pipe[3](13) I1=divider.divider.s_pipe[3](12) I2=divider.divider.s_pipe[3](11) I3=divider.divider.d_pipe[3](12) O=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 I1=divider.divider.d_pipe[3](14) I2=divider.divider.s_pipe[3](13) I3=divider.divider.s_pipe[3](24) O=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=divider.divider.d_pipe[3](13) I1=divider.divider.s_pipe[3](12) I2=divider.divider.s_pipe[3](11) I3=divider.divider.d_pipe[3](12) O=divider.divider.s_pipe[4]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.divider.s_pipe[4]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[4]_ff_CQZ_D_LUT4_O_I1 I2=divider.divider.s_pipe[3](23) I3=divider.divider.s_pipe[3](22) O=divider.divider.s_pipe[4]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110001011010 +.subckt LUT4 I0=divider.divider.s_pipe[3](19) I1=divider.divider.s_pipe[3](20) I2=divider.divider.s_pipe[3](21) I3=divider.divider.s_pipe[4]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O O=divider.divider.s_pipe[4]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[3](21) I2=divider.divider.s_pipe[4]_ff_CQZ_2_D_LUT4_O_I1 I3=divider.divider.s_pipe[4]_ff_CQZ_2_D_LUT4_O_I0 O=divider.divider.s_pipe[4]_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=divider.divider.s_pipe[5](24) D=divider.divider.s_pipe[5]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[5](23) D=divider.divider.s_pipe[5]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[5](14) D=divider.divider.s_pipe[5]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](13) I2=divider.divider.d_pipe[4](14) I3=divider.divider.s_pipe[5]_ff_CQZ_10_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](24) I2=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=divider.divider.s_pipe[5](13) D=divider.divider.s_pipe[5]_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](12) I2=divider.divider.d_pipe[4](13) I3=divider.divider.s_pipe[5]_ff_CQZ_11_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[4](12) I2=divider.divider.s_pipe[4](11) I3=divider.divider.s_pipe[4](24) O=divider.divider.s_pipe[5]_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=divider.divider.s_pipe[5](12) D=divider.divider.s_pipe[5]_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](11) I3=divider.divider.d_pipe[4](12) O=divider.divider.s_pipe[5]_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[5](11) D=divider.divider.s_pipe[4](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[5](10) D=divider.divider.s_pipe[4](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[5](9) D=divider.divider.s_pipe[4](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[5](8) D=divider.divider.s_pipe[4](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[5](7) D=divider.divider.s_pipe[4](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[5](6) D=divider.divider.s_pipe[4](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[5](5) D=divider.divider.s_pipe[4](4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[4](21) I2=divider.divider.s_pipe[5]_ff_CQZ_1_D_LUT4_O_I2 I3=divider.divider.s_pipe[4](22) O=divider.divider.s_pipe[5]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I2=divider.divider.s_pipe[5]_ff_CQZ_2_D_LUT4_O_I1 I3=divider.divider.s_pipe[4](21) O=divider.divider.s_pipe[5]_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=divider.divider.s_pipe[5](22) D=divider.divider.s_pipe[5]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I1=divider.divider.s_pipe[5]_ff_CQZ_2_D_LUT4_O_I1 I2=divider.divider.s_pipe[5]_ff_CQZ_D_LUT4_O_I0 I3=divider.divider.s_pipe[4](21) O=divider.divider.s_pipe[5]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](20) I3=divider.divider.s_pipe[4](19) O=divider.divider.s_pipe[5]_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=divider.divider.s_pipe[5](21) D=divider.divider.s_pipe[5]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](20) I3=divider.divider.s_pipe[5]_ff_CQZ_3_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[4](24) I1=divider.divider.s_pipe[5]_ff_CQZ_4_D_LUT4_O_I0 I2=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[4](19) O=divider.divider.s_pipe[5]_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt ff CQZ=divider.divider.s_pipe[5](20) D=divider.divider.s_pipe[5]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_4_D_LUT4_O_I0 I1=divider.divider.s_pipe[4](24) I2=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[4](19) O=divider.divider.s_pipe[5]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.d_pipe[4](19) I1=divider.divider.s_pipe[4](18) I2=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[5]_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[5](19) D=divider.divider.s_pipe[5]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I1 I2=divider.divider.s_pipe[4](24) I3=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110010100011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](17) I3=divider.divider.d_pipe[4](18) O=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](17) I3=divider.divider.d_pipe[4](18) O=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I2=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_I3 O=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](24) I2=divider.divider.s_pipe[4](18) I3=divider.divider.d_pipe[4](19) O=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](18) I3=divider.divider.d_pipe[4](19) O=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[5](18) D=divider.divider.s_pipe[5]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_6_D_LUT4_O_I0 I1=divider.divider.s_pipe[5]_ff_CQZ_6_D_LUT4_O_I1 I2=divider.divider.s_pipe[4](24) I3=divider.divider.s_pipe[5]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](16) I2=divider.divider.d_pipe[4](17) I3=divider.divider.s_pipe[5]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_6_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](16) I2=divider.divider.d_pipe[4](17) I3=divider.divider.s_pipe[5]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 O=divider.divider.s_pipe[5]_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I1=divider.divider.d_pipe[4](17) I2=divider.divider.s_pipe[4](16) I3=divider.divider.s_pipe[5]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 I1=divider.divider.d_pipe[4](17) I2=divider.divider.s_pipe[4](16) I3=divider.divider.s_pipe[5]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](17) I3=divider.divider.d_pipe[4](18) O=divider.divider.s_pipe[5]_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[5](17) D=divider.divider.s_pipe[5]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](16) I2=divider.divider.d_pipe[4](17) I3=divider.divider.s_pipe[5]_ff_CQZ_7_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](24) I2=divider.divider.s_pipe[5]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[5]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=divider.divider.d_pipe[4](16) I1=divider.divider.s_pipe[4](15) I2=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[5]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=divider.divider.d_pipe[4](16) I1=divider.divider.s_pipe[4](15) I2=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 O=divider.divider.s_pipe[5]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[5](16) D=divider.divider.s_pipe[5]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I0 I1=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I1 I2=divider.divider.d_pipe[4](16) I3=divider.divider.s_pipe[4](15) O=divider.divider.s_pipe[5]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](24) I2=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](14) I3=divider.divider.d_pipe[4](15) O=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](24) I2=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](14) I3=divider.divider.d_pipe[4](15) O=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=divider.divider.s_pipe[5](15) D=divider.divider.s_pipe[5]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I0 I1=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I1 I2=divider.divider.s_pipe[4](24) I3=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](13) I2=divider.divider.d_pipe[4](14) I3=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=divider.divider.d_pipe[4](13) I1=divider.divider.s_pipe[4](12) I2=divider.divider.s_pipe[4](11) I3=divider.divider.d_pipe[4](12) O=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[4](13) I2=divider.divider.d_pipe[4](14) I3=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.d_pipe[4](13) I1=divider.divider.s_pipe[4](12) I2=divider.divider.s_pipe[4](11) I3=divider.divider.d_pipe[4](12) O=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 I1=divider.divider.d_pipe[4](14) I2=divider.divider.s_pipe[4](13) I3=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.d_pipe[4](14) I2=divider.divider.s_pipe[4](13) I3=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[5]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](14) I3=divider.divider.d_pipe[4](15) O=divider.divider.s_pipe[5]_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[5]_ff_CQZ_D_LUT4_O_I1 I2=divider.divider.s_pipe[5]_ff_CQZ_D_LUT4_O_I2 I3=divider.divider.s_pipe[4](23) O=divider.divider.s_pipe[5]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.s_pipe[5]_ff_CQZ_4_D_LUT4_O_I0 I1=divider.divider.s_pipe[4](19) I2=divider.divider.s_pipe[4](20) I3=divider.divider.s_pipe[4](24) O=divider.divider.s_pipe[5]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[4](22) I3=divider.divider.s_pipe[4](21) O=divider.divider.s_pipe[5]_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.divider.s_pipe[4](21) I1=divider.divider.s_pipe[4](22) I2=divider.divider.s_pipe[5]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[5]_ff_CQZ_2_D_LUT4_O_I1 O=divider.divider.s_pipe[5]_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt ff CQZ=divider.divider.s_pipe[6](24) D=divider.divider.s_pipe[6]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[6](23) D=divider.divider.s_pipe[6]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[6](14) D=divider.divider.s_pipe[6]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](13) I2=divider.divider.d_pipe[5](14) I3=divider.divider.s_pipe[6]_ff_CQZ_10_D_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](24) I2=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 I3=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 O=divider.divider.s_pipe[6]_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=divider.divider.s_pipe[6](13) D=divider.divider.s_pipe[6]_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](12) I2=divider.divider.d_pipe[5](13) I3=divider.divider.s_pipe[6]_ff_CQZ_11_D_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[5](12) I2=divider.divider.s_pipe[5](11) I3=divider.divider.s_pipe[5](24) O=divider.divider.s_pipe[6]_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=divider.divider.s_pipe[6](12) D=divider.divider.s_pipe[6]_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[5](11) I3=divider.divider.d_pipe[5](12) O=divider.divider.s_pipe[6]_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[6](11) D=divider.divider.s_pipe[5](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[6](10) D=divider.divider.s_pipe[5](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[6](9) D=divider.divider.s_pipe[5](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[6](8) D=divider.divider.s_pipe[5](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[6](7) D=divider.divider.s_pipe[5](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[6](6) D=divider.divider.s_pipe[5](5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](22) I2=divider.divider.s_pipe[6]_ff_CQZ_D_LUT4_O_I1 I3=divider.divider.s_pipe[6]_ff_CQZ_D_LUT4_O_I0 O=divider.divider.s_pipe[6]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt ff CQZ=divider.divider.s_pipe[6](22) D=divider.divider.s_pipe[6]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](21) I2=divider.divider.s_pipe[6]_ff_CQZ_2_D_LUT4_O_I2 I3=divider.divider.s_pipe[6]_ff_CQZ_2_D_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](20) I2=divider.divider.s_pipe[6]_ff_CQZ_3_D_LUT4_O_I1 I3=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O O=divider.divider.s_pipe[6]_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3_LUT4_I3_1_O_LUT4_I2_O I1=divider.divider.s_pipe[5](20) I2=divider.divider.s_pipe[5](19) I3=divider.divider.s_pipe[5](24) O=divider.divider.s_pipe[6]_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=divider.divider.s_pipe[6](21) D=divider.divider.s_pipe[6]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I1=divider.divider.s_pipe[6]_ff_CQZ_3_D_LUT4_O_I1 I2=divider.divider.s_pipe[6]_ff_CQZ_3_D_LUT4_O_I2 I3=divider.divider.s_pipe[5](20) O=divider.divider.s_pipe[6]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[5](24) I3=divider.divider.s_pipe[5](19) O=divider.divider.s_pipe[6]_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](24) I2=divider.divider.s_pipe[5](19) I3=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3_LUT4_I3_1_O_LUT4_I2_O O=divider.divider.s_pipe[6]_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt ff CQZ=divider.divider.s_pipe[6](20) D=divider.divider.s_pipe[6]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I1=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3_LUT4_I3_1_O_LUT4_I2_O I2=divider.divider.s_pipe[5](24) I3=divider.divider.s_pipe[5](19) O=divider.divider.s_pipe[6]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110010100011 +.subckt ff CQZ=divider.divider.s_pipe[6](19) D=divider.divider.s_pipe[6]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](18) I2=divider.divider.d_pipe[5](19) I3=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I0 I1=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I1 I2=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[5](24) O=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[5](17) I3=divider.divider.d_pipe[5](18) O=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.divider.d_pipe[5](19) I1=divider.divider.s_pipe[5](18) I2=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I1 I3=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I0 O=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3_LUT4_I3_1_O O=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[5](17) I3=divider.divider.d_pipe[5](18) O=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=divider.divider.s_pipe[6](18) D=divider.divider.s_pipe[6]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I0 I1=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I1 I2=divider.divider.s_pipe[5](24) I3=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](16) I2=divider.divider.d_pipe[5](17) I3=divider.divider.s_pipe[6]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](16) I2=divider.divider.d_pipe[5](17) I3=divider.divider.s_pipe[6]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 O=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 I1=divider.divider.d_pipe[5](17) I2=divider.divider.s_pipe[5](16) I3=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I1=divider.divider.d_pipe[5](17) I2=divider.divider.s_pipe[5](16) I3=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.divider.d_pipe[5](19) I1=divider.divider.s_pipe[5](18) I2=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3_LUT4_I3_1_O I3=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3_LUT4_I3_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[5](17) I3=divider.divider.d_pipe[5](18) O=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[6](17) D=divider.divider.s_pipe[6]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](16) I2=divider.divider.d_pipe[5](17) I3=divider.divider.s_pipe[6]_ff_CQZ_7_D_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](24) I2=divider.divider.s_pipe[6]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[6]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=divider.divider.d_pipe[5](16) I1=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I2=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[5](15) O=divider.divider.s_pipe[6]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=divider.divider.d_pipe[5](16) I1=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I2=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[5](15) O=divider.divider.s_pipe[6]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100000010 +.subckt ff CQZ=divider.divider.s_pipe[6](16) D=divider.divider.s_pipe[6]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I0 I1=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I1 I2=divider.divider.d_pipe[5](16) I3=divider.divider.s_pipe[5](15) O=divider.divider.s_pipe[6]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](24) I2=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[5](14) I3=divider.divider.d_pipe[5](15) O=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 I1=divider.divider.d_pipe[5](14) I2=divider.divider.s_pipe[5](13) I3=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[5](14) I3=divider.divider.d_pipe[5](15) O=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[5](24) I2=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.d_pipe[5](15) I3=divider.divider.s_pipe[5](14) O=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 I1=divider.divider.s_pipe[5](13) I2=divider.divider.d_pipe[5](14) I3=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[5](14) I3=divider.divider.d_pipe[5](15) O=divider.divider.s_pipe[6]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=divider.divider.s_pipe[6](15) D=divider.divider.s_pipe[6]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I0 I1=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I1 I2=divider.divider.d_pipe[5](15) I3=divider.divider.s_pipe[5](14) O=divider.divider.s_pipe[6]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 I1=divider.divider.d_pipe[5](14) I2=divider.divider.s_pipe[5](13) I3=divider.divider.s_pipe[5](24) O=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101100000000 +.subckt LUT4 I0=divider.divider.d_pipe[5](13) I1=divider.divider.s_pipe[5](12) I2=divider.divider.s_pipe[5](11) I3=divider.divider.d_pipe[5](12) O=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 I1=divider.divider.d_pipe[5](14) I2=divider.divider.s_pipe[5](13) I3=divider.divider.s_pipe[5](24) O=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=divider.divider.d_pipe[5](13) I1=divider.divider.s_pipe[5](12) I2=divider.divider.s_pipe[5](11) I3=divider.divider.d_pipe[5](12) O=divider.divider.s_pipe[6]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[6]_ff_CQZ_D_LUT4_O_I1 I2=divider.divider.s_pipe[5](22) I3=divider.divider.s_pipe[5](23) O=divider.divider.s_pipe[6]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110111001010 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[6]_ff_CQZ_6_D_LUT4_O_I3_LUT4_I3_1_O_LUT4_I2_O O=divider.divider.s_pipe[6]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[5](20) I1=divider.divider.s_pipe[5](21) I2=divider.divider.s_pipe[5](19) I3=divider.divider.s_pipe[5](24) O=divider.divider.s_pipe[6]_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=divider.divider.s_pipe[6]_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I1=divider.divider.s_pipe[6]_ff_CQZ_3_D_LUT4_O_I1 I2=divider.divider.s_pipe[5](20) I3=divider.divider.s_pipe[5](21) O=divider.divider.s_pipe[6]_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=divider.divider.s_pipe[7](24) D=divider.divider.s_pipe[7]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[7](23) D=divider.divider.s_pipe[7]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[7](14) D=divider.divider.s_pipe[7]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](13) I2=divider.divider.d_pipe[6](14) I3=divider.divider.s_pipe[7]_ff_CQZ_10_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](24) I2=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=divider.divider.s_pipe[7](13) D=divider.divider.s_pipe[7]_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](12) I2=divider.divider.d_pipe[6](13) I3=divider.divider.s_pipe[7]_ff_CQZ_11_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[6](12) I2=divider.divider.s_pipe[6](11) I3=divider.divider.s_pipe[6](24) O=divider.divider.s_pipe[7]_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=divider.divider.s_pipe[7](12) D=divider.divider.s_pipe[7]_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](11) I3=divider.divider.d_pipe[6](12) O=divider.divider.s_pipe[7]_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[7](11) D=divider.divider.s_pipe[6](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[7](10) D=divider.divider.s_pipe[6](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[7](9) D=divider.divider.s_pipe[6](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[7](8) D=divider.divider.s_pipe[6](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[7](7) D=divider.divider.s_pipe[6](6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[6](21) I2=divider.divider.s_pipe[7]_ff_CQZ_1_D_LUT4_O_I2 I3=divider.divider.s_pipe[6](22) O=divider.divider.s_pipe[7]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I2=divider.divider.s_pipe[7]_ff_CQZ_2_D_LUT4_O_I1 I3=divider.divider.s_pipe[6](21) O=divider.divider.s_pipe[7]_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=divider.divider.s_pipe[7](22) D=divider.divider.s_pipe[7]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I1=divider.divider.s_pipe[7]_ff_CQZ_2_D_LUT4_O_I1 I2=divider.divider.s_pipe[7]_ff_CQZ_D_LUT4_O_I0 I3=divider.divider.s_pipe[6](21) O=divider.divider.s_pipe[7]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](20) I3=divider.divider.s_pipe[6](19) O=divider.divider.s_pipe[7]_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=divider.divider.s_pipe[7](21) D=divider.divider.s_pipe[7]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](20) I3=divider.divider.s_pipe[7]_ff_CQZ_3_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[6](24) I1=divider.divider.s_pipe[7]_ff_CQZ_4_D_LUT4_O_I0 I2=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[6](19) O=divider.divider.s_pipe[7]_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt ff CQZ=divider.divider.s_pipe[7](20) D=divider.divider.s_pipe[7]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_4_D_LUT4_O_I0 I1=divider.divider.s_pipe[6](24) I2=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[6](19) O=divider.divider.s_pipe[7]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.d_pipe[6](19) I1=divider.divider.s_pipe[6](18) I2=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[7]_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[7](19) D=divider.divider.s_pipe[7]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I1 I2=divider.divider.s_pipe[6](24) I3=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110010100011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](17) I3=divider.divider.d_pipe[6](18) O=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](17) I3=divider.divider.d_pipe[6](18) O=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I2=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_I3 O=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](24) I2=divider.divider.s_pipe[6](18) I3=divider.divider.d_pipe[6](19) O=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](18) I3=divider.divider.d_pipe[6](19) O=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[7](18) D=divider.divider.s_pipe[7]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_6_D_LUT4_O_I0 I1=divider.divider.s_pipe[7]_ff_CQZ_6_D_LUT4_O_I1 I2=divider.divider.s_pipe[6](24) I3=divider.divider.s_pipe[7]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](16) I2=divider.divider.d_pipe[6](17) I3=divider.divider.s_pipe[7]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_6_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](16) I2=divider.divider.d_pipe[6](17) I3=divider.divider.s_pipe[7]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 O=divider.divider.s_pipe[7]_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I1=divider.divider.d_pipe[6](17) I2=divider.divider.s_pipe[6](16) I3=divider.divider.s_pipe[7]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 I1=divider.divider.d_pipe[6](17) I2=divider.divider.s_pipe[6](16) I3=divider.divider.s_pipe[7]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](17) I3=divider.divider.d_pipe[6](18) O=divider.divider.s_pipe[7]_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[7](17) D=divider.divider.s_pipe[7]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](16) I2=divider.divider.d_pipe[6](17) I3=divider.divider.s_pipe[7]_ff_CQZ_7_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](24) I2=divider.divider.s_pipe[7]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[7]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=divider.divider.d_pipe[6](16) I1=divider.divider.s_pipe[6](15) I2=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[7]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=divider.divider.d_pipe[6](16) I1=divider.divider.s_pipe[6](15) I2=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 O=divider.divider.s_pipe[7]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[7](16) D=divider.divider.s_pipe[7]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I0 I1=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I1 I2=divider.divider.d_pipe[6](16) I3=divider.divider.s_pipe[6](15) O=divider.divider.s_pipe[7]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](24) I2=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](14) I3=divider.divider.d_pipe[6](15) O=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](24) I2=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](14) I3=divider.divider.d_pipe[6](15) O=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=divider.divider.s_pipe[7](15) D=divider.divider.s_pipe[7]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I0 I1=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I1 I2=divider.divider.s_pipe[6](24) I3=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](13) I2=divider.divider.d_pipe[6](14) I3=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=divider.divider.d_pipe[6](13) I1=divider.divider.s_pipe[6](12) I2=divider.divider.s_pipe[6](11) I3=divider.divider.d_pipe[6](12) O=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[6](13) I2=divider.divider.d_pipe[6](14) I3=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.d_pipe[6](13) I1=divider.divider.s_pipe[6](12) I2=divider.divider.s_pipe[6](11) I3=divider.divider.d_pipe[6](12) O=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 I1=divider.divider.d_pipe[6](14) I2=divider.divider.s_pipe[6](13) I3=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.d_pipe[6](14) I2=divider.divider.s_pipe[6](13) I3=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[7]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](14) I3=divider.divider.d_pipe[6](15) O=divider.divider.s_pipe[7]_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[7]_ff_CQZ_D_LUT4_O_I1 I2=divider.divider.s_pipe[7]_ff_CQZ_D_LUT4_O_I2 I3=divider.divider.s_pipe[6](23) O=divider.divider.s_pipe[7]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.s_pipe[7]_ff_CQZ_4_D_LUT4_O_I0 I1=divider.divider.s_pipe[6](19) I2=divider.divider.s_pipe[6](20) I3=divider.divider.s_pipe[6](24) O=divider.divider.s_pipe[7]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[6](22) I3=divider.divider.s_pipe[6](21) O=divider.divider.s_pipe[7]_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.divider.s_pipe[6](21) I1=divider.divider.s_pipe[6](22) I2=divider.divider.s_pipe[7]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[7]_ff_CQZ_2_D_LUT4_O_I1 O=divider.divider.s_pipe[7]_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt ff CQZ=divider.divider.s_pipe[8](24) D=divider.divider.s_pipe[8]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[8](23) D=divider.divider.s_pipe[8]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[8](14) D=divider.divider.s_pipe[8]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](13) I2=divider.divider.d_pipe[7](14) I3=divider.divider.s_pipe[8]_ff_CQZ_10_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](24) I2=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=divider.divider.s_pipe[8](13) D=divider.divider.s_pipe[8]_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](12) I2=divider.divider.d_pipe[7](13) I3=divider.divider.s_pipe[8]_ff_CQZ_11_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[7](12) I2=divider.divider.s_pipe[7](11) I3=divider.divider.s_pipe[7](24) O=divider.divider.s_pipe[8]_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=divider.divider.s_pipe[8](12) D=divider.divider.s_pipe[8]_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](11) I3=divider.divider.d_pipe[7](12) O=divider.divider.s_pipe[8]_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[8](11) D=divider.divider.s_pipe[7](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[8](10) D=divider.divider.s_pipe[7](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[8](9) D=divider.divider.s_pipe[7](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[8](8) D=divider.divider.s_pipe[7](7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[7](21) I2=divider.divider.s_pipe[8]_ff_CQZ_1_D_LUT4_O_I2 I3=divider.divider.s_pipe[7](22) O=divider.divider.s_pipe[8]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I2=divider.divider.s_pipe[8]_ff_CQZ_2_D_LUT4_O_I1 I3=divider.divider.s_pipe[7](21) O=divider.divider.s_pipe[8]_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=divider.divider.s_pipe[8](22) D=divider.divider.s_pipe[8]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I1=divider.divider.s_pipe[8]_ff_CQZ_2_D_LUT4_O_I1 I2=divider.divider.s_pipe[8]_ff_CQZ_D_LUT4_O_I0 I3=divider.divider.s_pipe[7](21) O=divider.divider.s_pipe[8]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](20) I3=divider.divider.s_pipe[7](19) O=divider.divider.s_pipe[8]_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=divider.divider.s_pipe[8](21) D=divider.divider.s_pipe[8]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](20) I3=divider.divider.s_pipe[8]_ff_CQZ_3_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[7](24) I1=divider.divider.s_pipe[8]_ff_CQZ_4_D_LUT4_O_I0 I2=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[7](19) O=divider.divider.s_pipe[8]_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt ff CQZ=divider.divider.s_pipe[8](20) D=divider.divider.s_pipe[8]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_4_D_LUT4_O_I0 I1=divider.divider.s_pipe[7](24) I2=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[7](19) O=divider.divider.s_pipe[8]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.d_pipe[7](19) I1=divider.divider.s_pipe[7](18) I2=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[8]_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[8](19) D=divider.divider.s_pipe[8]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I1 I2=divider.divider.s_pipe[7](24) I3=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110010100011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](17) I3=divider.divider.d_pipe[7](18) O=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](17) I3=divider.divider.d_pipe[7](18) O=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I2=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_I3 O=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](24) I2=divider.divider.s_pipe[7](18) I3=divider.divider.d_pipe[7](19) O=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](18) I3=divider.divider.d_pipe[7](19) O=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[8](18) D=divider.divider.s_pipe[8]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_6_D_LUT4_O_I0 I1=divider.divider.s_pipe[8]_ff_CQZ_6_D_LUT4_O_I1 I2=divider.divider.s_pipe[7](24) I3=divider.divider.s_pipe[8]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](16) I2=divider.divider.d_pipe[7](17) I3=divider.divider.s_pipe[8]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_6_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](16) I2=divider.divider.d_pipe[7](17) I3=divider.divider.s_pipe[8]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 O=divider.divider.s_pipe[8]_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I1=divider.divider.d_pipe[7](17) I2=divider.divider.s_pipe[7](16) I3=divider.divider.s_pipe[8]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 I1=divider.divider.d_pipe[7](17) I2=divider.divider.s_pipe[7](16) I3=divider.divider.s_pipe[8]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](17) I3=divider.divider.d_pipe[7](18) O=divider.divider.s_pipe[8]_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[8](17) D=divider.divider.s_pipe[8]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](16) I2=divider.divider.d_pipe[7](17) I3=divider.divider.s_pipe[8]_ff_CQZ_7_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](24) I2=divider.divider.s_pipe[8]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[8]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=divider.divider.d_pipe[7](16) I1=divider.divider.s_pipe[7](15) I2=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[8]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=divider.divider.d_pipe[7](16) I1=divider.divider.s_pipe[7](15) I2=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 O=divider.divider.s_pipe[8]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[8](16) D=divider.divider.s_pipe[8]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I0 I1=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I1 I2=divider.divider.d_pipe[7](16) I3=divider.divider.s_pipe[7](15) O=divider.divider.s_pipe[8]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](24) I2=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](14) I3=divider.divider.d_pipe[7](15) O=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](24) I2=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](14) I3=divider.divider.d_pipe[7](15) O=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=divider.divider.s_pipe[8](15) D=divider.divider.s_pipe[8]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I0 I1=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I1 I2=divider.divider.s_pipe[7](24) I3=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](13) I2=divider.divider.d_pipe[7](14) I3=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=divider.divider.d_pipe[7](13) I1=divider.divider.s_pipe[7](12) I2=divider.divider.s_pipe[7](11) I3=divider.divider.d_pipe[7](12) O=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[7](13) I2=divider.divider.d_pipe[7](14) I3=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.d_pipe[7](13) I1=divider.divider.s_pipe[7](12) I2=divider.divider.s_pipe[7](11) I3=divider.divider.d_pipe[7](12) O=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 I1=divider.divider.d_pipe[7](14) I2=divider.divider.s_pipe[7](13) I3=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.d_pipe[7](14) I2=divider.divider.s_pipe[7](13) I3=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[8]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](14) I3=divider.divider.d_pipe[7](15) O=divider.divider.s_pipe[8]_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[8]_ff_CQZ_D_LUT4_O_I1 I2=divider.divider.s_pipe[8]_ff_CQZ_D_LUT4_O_I2 I3=divider.divider.s_pipe[7](23) O=divider.divider.s_pipe[8]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.s_pipe[8]_ff_CQZ_4_D_LUT4_O_I0 I1=divider.divider.s_pipe[7](19) I2=divider.divider.s_pipe[7](20) I3=divider.divider.s_pipe[7](24) O=divider.divider.s_pipe[8]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[7](22) I3=divider.divider.s_pipe[7](21) O=divider.divider.s_pipe[8]_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.divider.s_pipe[7](21) I1=divider.divider.s_pipe[7](22) I2=divider.divider.s_pipe[8]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[8]_ff_CQZ_2_D_LUT4_O_I1 O=divider.divider.s_pipe[8]_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt ff CQZ=divider.divider.s_pipe[9](24) D=divider.divider.s_pipe[9]_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[9](23) D=divider.divider.s_pipe[9]_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[9](14) D=divider.divider.s_pipe[9]_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](13) I2=divider.divider.d_pipe[8](14) I3=divider.divider.s_pipe[9]_ff_CQZ_10_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](24) I2=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=divider.divider.s_pipe[9](13) D=divider.divider.s_pipe[9]_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](12) I2=divider.divider.d_pipe[8](13) I3=divider.divider.s_pipe[9]_ff_CQZ_11_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.d_pipe[8](12) I2=divider.divider.s_pipe[8](11) I3=divider.divider.s_pipe[8](24) O=divider.divider.s_pipe[9]_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=divider.divider.s_pipe[9](12) D=divider.divider.s_pipe[9]_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](11) I3=divider.divider.d_pipe[8](12) O=divider.divider.s_pipe[9]_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.s_pipe[9](11) D=divider.divider.s_pipe[8](10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[9](10) D=divider.divider.s_pipe[8](9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[9](9) D=divider.divider.s_pipe[8](8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[8](21) I2=divider.divider.s_pipe[9]_ff_CQZ_1_D_LUT4_O_I2 I3=divider.divider.s_pipe[8](22) O=divider.divider.s_pipe[9]_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I2=divider.divider.s_pipe[9]_ff_CQZ_2_D_LUT4_O_I1 I3=divider.divider.s_pipe[8](21) O=divider.divider.s_pipe[9]_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=divider.divider.s_pipe[9](22) D=divider.divider.s_pipe[9]_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I1=divider.divider.s_pipe[9]_ff_CQZ_2_D_LUT4_O_I1 I2=divider.divider.s_pipe[9]_ff_CQZ_D_LUT4_O_I0 I3=divider.divider.s_pipe[8](21) O=divider.divider.s_pipe[9]_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](20) I3=divider.divider.s_pipe[8](19) O=divider.divider.s_pipe[9]_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=divider.divider.s_pipe[9](21) D=divider.divider.s_pipe[9]_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](20) I3=divider.divider.s_pipe[9]_ff_CQZ_3_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[8](24) I1=divider.divider.s_pipe[9]_ff_CQZ_4_D_LUT4_O_I0 I2=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[8](19) O=divider.divider.s_pipe[9]_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt ff CQZ=divider.divider.s_pipe[9](20) D=divider.divider.s_pipe[9]_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_4_D_LUT4_O_I0 I1=divider.divider.s_pipe[8](24) I2=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[8](19) O=divider.divider.s_pipe[9]_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.d_pipe[8](19) I1=divider.divider.s_pipe[8](18) I2=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[9]_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[9](19) D=divider.divider.s_pipe[9]_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I0 I1=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I1 I2=divider.divider.s_pipe[8](24) I3=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110010100011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](17) I3=divider.divider.d_pipe[8](18) O=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](17) I3=divider.divider.d_pipe[8](18) O=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I2=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3 I3=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_I3 O=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](24) I2=divider.divider.s_pipe[8](18) I3=divider.divider.d_pipe[8](19) O=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](18) I3=divider.divider.d_pipe[8](19) O=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[9](18) D=divider.divider.s_pipe[9]_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_6_D_LUT4_O_I0 I1=divider.divider.s_pipe[9]_ff_CQZ_6_D_LUT4_O_I1 I2=divider.divider.s_pipe[8](24) I3=divider.divider.s_pipe[9]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](16) I2=divider.divider.d_pipe[8](17) I3=divider.divider.s_pipe[9]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_6_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](16) I2=divider.divider.d_pipe[8](17) I3=divider.divider.s_pipe[9]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 O=divider.divider.s_pipe[9]_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I1=divider.divider.d_pipe[8](17) I2=divider.divider.s_pipe[8](16) I3=divider.divider.s_pipe[9]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 I1=divider.divider.d_pipe[8](17) I2=divider.divider.s_pipe[8](16) I3=divider.divider.s_pipe[9]_ff_CQZ_6_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](17) I3=divider.divider.d_pipe[8](18) O=divider.divider.s_pipe[9]_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.divider.s_pipe[9](17) D=divider.divider.s_pipe[9]_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](16) I2=divider.divider.d_pipe[8](17) I3=divider.divider.s_pipe[9]_ff_CQZ_7_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](24) I2=divider.divider.s_pipe[9]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=divider.divider.s_pipe[9]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=divider.divider.d_pipe[8](16) I1=divider.divider.s_pipe[8](15) I2=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 I3=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 O=divider.divider.s_pipe[9]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=divider.divider.d_pipe[8](16) I1=divider.divider.s_pipe[8](15) I2=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 I3=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 O=divider.divider.s_pipe[9]_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt ff CQZ=divider.divider.s_pipe[9](16) D=divider.divider.s_pipe[9]_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I0 I1=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I1 I2=divider.divider.d_pipe[8](16) I3=divider.divider.s_pipe[8](15) O=divider.divider.s_pipe[9]_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](24) I2=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 I3=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](14) I3=divider.divider.d_pipe[8](15) O=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](24) I2=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 I3=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](14) I3=divider.divider.d_pipe[8](15) O=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=divider.divider.s_pipe[9](15) D=divider.divider.s_pipe[9]_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_uu.v:153.2-156.60|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:125.2-134.3|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I0 I1=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I1 I2=divider.divider.s_pipe[8](24) I3=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001101011100 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](13) I2=divider.divider.d_pipe[8](14) I3=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=divider.divider.d_pipe[8](13) I1=divider.divider.s_pipe[8](12) I2=divider.divider.s_pipe[8](11) I3=divider.divider.d_pipe[8](12) O=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[8](13) I2=divider.divider.d_pipe[8](14) I3=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.divider.d_pipe[8](13) I1=divider.divider.s_pipe[8](12) I2=divider.divider.s_pipe[8](11) I3=divider.divider.d_pipe[8](12) O=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I0_LUT4_O_I3 I1=divider.divider.d_pipe[8](14) I2=divider.divider.s_pipe[8](13) I3=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I3 I1=divider.divider.d_pipe[8](14) I2=divider.divider.s_pipe[8](13) I3=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I3 O=divider.divider.s_pipe[9]_ff_CQZ_8_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](14) I3=divider.divider.d_pipe[8](15) O=divider.divider.s_pipe[9]_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_D_LUT4_O_I0 I1=divider.divider.s_pipe[9]_ff_CQZ_D_LUT4_O_I1 I2=divider.divider.s_pipe[9]_ff_CQZ_D_LUT4_O_I2 I3=divider.divider.s_pipe[8](23) O=divider.divider.s_pipe[9]_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111000 +.subckt LUT4 I0=divider.divider.s_pipe[9]_ff_CQZ_4_D_LUT4_O_I0 I1=divider.divider.s_pipe[8](19) I2=divider.divider.s_pipe[8](20) I3=divider.divider.s_pipe[8](24) O=divider.divider.s_pipe[9]_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[8](22) I3=divider.divider.s_pipe[8](21) O=divider.divider.s_pipe[9]_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=divider.divider.s_pipe[8](21) I1=divider.divider.s_pipe[8](22) I2=divider.divider.s_pipe[9]_ff_CQZ_5_D_LUT4_O_I3_LUT4_I2_O I3=divider.divider.s_pipe[9]_ff_CQZ_2_D_LUT4_O_I1 O=divider.divider.s_pipe[9]_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=divider.divider.d(7) I1=divider.divider.s_pipe[0](18) I2=divider.id_LUT4_I1_O I3=divider.id_LUT4_I3_1_O O=divider.id_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=divider.divider.d(1) I1=divider.divider.s_pipe[0](12) I2=divider.divider.s_pipe[0](11) I3=divider.divider.d(0) O=divider.id_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=divider.id_LUT4_I2_2_O I1=divider.divider.d(5) I2=divider.divider.s_pipe[0](16) I3=divider.id_LUT4_I3_2_O O=divider.id_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=divider.divider.s_pipe[0](11) I1=divider.divider.d(0) I2=divider.divider.d(1) I3=divider.divider.s_pipe[0](12) O=divider.divider.s_pipe[1]_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=divider.id_LUT4_I1_O I1=divider.id_LUT4_I3_1_O I2=divider.divider.d(7) I3=divider.divider.s_pipe[0](18) O=divider.divider.s_pipe[1]_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=divider.id_LUT4_I2_2_O I1=divider.divider.s_pipe[0](16) I2=divider.divider.d(5) I3=divider.id_LUT4_I3_2_O O=divider.divider.s_pipe[1]_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[0](15) I2=divider.divider.d(4) I3=divider.id_LUT4_I2_4_O O=divider.id_LUT4_I2_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[0](16) I2=divider.divider.d(5) I3=divider.id_LUT4_I2_2_O O=divider.divider.s_pipe[1]_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[0](14) I2=divider.divider.d(3) I3=divider.id_LUT4_I2_6_O O=divider.id_LUT4_I2_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[0](15) I2=divider.divider.d(4) I3=divider.id_LUT4_I2_4_O O=divider.divider.s_pipe[1]_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[0](13) I2=divider.divider.d(2) I3=divider.id_LUT4_I0_1_O O=divider.id_LUT4_I2_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[0](14) I2=divider.divider.d(3) I3=divider.id_LUT4_I2_6_O O=divider.divider.s_pipe[1]_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=divider.d(10) I1=divider.divider.s_pipe[0](13) I2=divider.divider.d(2) I3=divider.id_LUT4_I0_1_O O=divider.divider.s_pipe[1]_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[0](11) I3=divider.divider.d(0) O=divider.divider.s_pipe[1]_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[0](17) I3=divider.divider.d(6) O=divider.id_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.s_pipe[0](17) I3=divider.divider.d(6) O=divider.id_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=divider.divider.d(7) D=divider.d(7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:100.2-102.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d(6) D=divider.d(6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:100.2-102.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d(5) D=divider.d(5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:100.2-102.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d(4) D=divider.d(4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:100.2-102.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d(3) D=divider.d(3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:100.2-102.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d(2) D=divider.d(2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:100.2-102.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d(1) D=divider.d(1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:100.2-102.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.d(0) D=divider.d(0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:100.2-102.17|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](23) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](22) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](13) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](12) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](11) D=divider.iz_ff_CQZ_12_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.iz_ff_CQZ_13_D_LUT4_O_I3 I2=divider.z(11) I3=divider.z(10) O=divider.iz_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=divider.divider.s_pipe[0](10) D=divider.iz_ff_CQZ_13_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.z(10) I2=divider.z(11) I3=divider.iz_ff_CQZ_13_D_LUT4_O_I3 O=divider.iz_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=divider.z(7) I1=divider.z(8) I2=divider.z(9) I3=divider.iz_ff_CQZ_16_D_LUT4_O_I3 O=divider.iz_ff_CQZ_13_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=divider.divider.s_pipe[0](9) D=divider.iz_ff_CQZ_14_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.z(9) I3=divider.iz_ff_CQZ_14_D_LUT4_O_I3 O=divider.iz_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=divider.z(8) I1=divider.z(7) I2=divider.iz_ff_CQZ_16_D_LUT4_O_I3 I3=divider.z(11) O=divider.iz_ff_CQZ_14_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt ff CQZ=divider.divider.s_pipe[0](8) D=divider.iz_ff_CQZ_15_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.iz_ff_CQZ_16_D_LUT4_O_I3 I1=divider.z(7) I2=divider.z(11) I3=divider.z(8) O=divider.iz_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111010000 +.subckt ff CQZ=divider.divider.s_pipe[0](7) D=divider.iz_ff_CQZ_16_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.z(7) I2=divider.z(11) I3=divider.iz_ff_CQZ_16_D_LUT4_O_I3 O=divider.iz_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=divider.z(4) I1=divider.z(5) I2=divider.z(6) I3=divider.iz_ff_CQZ_19_D_LUT4_O_I3 O=divider.iz_ff_CQZ_16_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=divider.divider.s_pipe[0](6) D=divider.iz_ff_CQZ_17_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.z(6) I3=divider.iz_ff_CQZ_17_D_LUT4_O_I3 O=divider.iz_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=divider.z(5) I1=divider.z(4) I2=divider.iz_ff_CQZ_19_D_LUT4_O_I3 I3=divider.z(11) O=divider.iz_ff_CQZ_17_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt ff CQZ=divider.divider.s_pipe[0](5) D=divider.iz_ff_CQZ_18_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.iz_ff_CQZ_19_D_LUT4_O_I3 I1=divider.z(4) I2=divider.z(11) I3=divider.z(5) O=divider.iz_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111010000 +.subckt ff CQZ=divider.divider.s_pipe[0](4) D=divider.iz_ff_CQZ_19_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.z(4) I2=divider.z(11) I3=divider.iz_ff_CQZ_19_D_LUT4_O_I3 O=divider.iz_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=divider.z(1) I1=divider.z(2) I2=divider.z(3) I3=divider.z(0) O=divider.iz_ff_CQZ_19_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=divider.divider.s_pipe[0](21) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](3) D=divider.iz_ff_CQZ_20_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.z(3) I3=divider.iz_ff_CQZ_20_D_LUT4_O_I3 O=divider.iz_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=divider.z(2) I1=divider.z(0) I2=divider.z(1) I3=divider.z(11) O=divider.iz_ff_CQZ_20_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt ff CQZ=divider.divider.s_pipe[0](2) D=divider.iz_ff_CQZ_21_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.z(1) I1=divider.z(0) I2=divider.z(11) I3=divider.z(2) O=divider.iz_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111100000 +.subckt ff CQZ=divider.divider.s_pipe[0](1) D=divider.iz_ff_CQZ_22_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.z(1) I2=divider.z(0) I3=divider.z(11) O=divider.iz_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt ff CQZ=divider.divider.s_pipe[0](0) D=divider.z(0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](20) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](19) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](18) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](17) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](16) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](15) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.divider.s_pipe[0](14) D=divider.d(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:105.2-110.20|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.q(12) D=divider.q_ff_CQZ_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.q(11) D=divider.q_ff_CQZ_1_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.q(2) D=divider.q_ff_CQZ_10_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.divider.q(1) I1=divider.divider.q(0) I2=divider.spipe(13) I3=divider.divider.q(2) O=divider.q_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111100000 +.subckt ff CQZ=divider.q(1) D=divider.q_ff_CQZ_11_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.q(1) I2=divider.divider.q(0) I3=divider.spipe(13) O=divider.q_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt ff CQZ=divider.q(0) D=divider.divider.q(0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.q(11) I3=divider.q_ff_CQZ_D_LUT4_O_I3 O=divider.q_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=divider.q(10) D=divider.q_ff_CQZ_2_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.q_ff_CQZ_3_D_LUT4_O_I3 I1=divider.divider.q(9) I2=divider.spipe(13) I3=divider.divider.q(10) O=divider.q_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111010000 +.subckt ff CQZ=divider.q(9) D=divider.q_ff_CQZ_3_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.q(9) I3=divider.q_ff_CQZ_3_D_LUT4_O_I3 O=divider.q_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=divider.divider.q(8) I1=divider.divider.q(7) I2=divider.q_ff_CQZ_5_D_LUT4_O_I3 I3=divider.spipe(13) O=divider.q_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011111111 +.subckt ff CQZ=divider.q(8) D=divider.q_ff_CQZ_4_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.q_ff_CQZ_5_D_LUT4_O_I3 I1=divider.divider.q(7) I2=divider.spipe(13) I3=divider.divider.q(8) O=divider.q_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111010000 +.subckt ff CQZ=divider.q(7) D=divider.q_ff_CQZ_5_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.q(7) I2=divider.spipe(13) I3=divider.q_ff_CQZ_5_D_LUT4_O_I3 O=divider.q_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=divider.divider.q(4) I1=divider.divider.q(5) I2=divider.divider.q(6) I3=divider.q_ff_CQZ_8_D_LUT4_O_I3 O=divider.q_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=divider.q(6) D=divider.q_ff_CQZ_6_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.q(6) I3=divider.q_ff_CQZ_6_D_LUT4_O_I3 O=divider.q_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=divider.divider.q(5) I1=divider.divider.q(4) I2=divider.q_ff_CQZ_8_D_LUT4_O_I3 I3=divider.spipe(13) O=divider.q_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt ff CQZ=divider.q(5) D=divider.q_ff_CQZ_7_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.q_ff_CQZ_8_D_LUT4_O_I3 I1=divider.divider.q(4) I2=divider.spipe(13) I3=divider.divider.q(5) O=divider.q_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111010000 +.subckt ff CQZ=divider.q(4) D=divider.q_ff_CQZ_8_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.divider.q(4) I2=divider.spipe(13) I3=divider.q_ff_CQZ_8_D_LUT4_O_I3 O=divider.q_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=divider.divider.q(1) I1=divider.divider.q(2) I2=divider.divider.q(3) I3=divider.divider.q(0) O=divider.q_ff_CQZ_8_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=divider.q(3) D=divider.q_ff_CQZ_9_D QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:137.2-148.9|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.divider.q(3) I3=divider.q_ff_CQZ_9_D_LUT4_O_I3 O=divider.q_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=divider.divider.q(2) I1=divider.divider.q(0) I2=divider.divider.q(1) I3=divider.spipe(13) O=divider.q_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.spipe(13) I2=divider.divider.q(11) I3=divider.q_ff_CQZ_D_LUT4_O_I3 O=divider.q_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=divider.divider.q(10) I1=divider.divider.q(9) I2=divider.q_ff_CQZ_3_D_LUT4_O_I3 I3=divider.spipe(13) O=divider.q_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011111111 +.subckt ff CQZ=divider.spipe(13) D=divider.spipe(12) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(12) D=divider.spipe(11) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(3) D=divider.spipe(2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(2) D=divider.spipe(1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(1) D=divider.spipe(0) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(0) D=divider.z(11) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(11) D=divider.spipe(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(10) D=divider.spipe(9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(9) D=divider.spipe(8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(8) D=divider.spipe(7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(7) D=divider.spipe(6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(6) D=divider.spipe(5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(5) D=divider.spipe(4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=divider.spipe(4) D=divider.spipe(3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:108.2-117.3|/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/div_su.v:114.2-121.7|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=dep(15) D=dep(14) QCK=divider.clk QEN=divider.divider.ena QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:137.2-146.10|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt LUT4 I0=dstrb_LUT4_I3_I2 I1=$iopadmap$qnt_cnt(4) I2=$iopadmap$dstrb I3=$iopadmap$qnt_cnt(5) O=dstrb_LUT4_I3_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=$iopadmap$dstrb I3=dstrb_LUT4_I2_1_I3 O=dstrb_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$qnt_cnt(0) I1=$iopadmap$qnt_cnt(1) I2=$iopadmap$qnt_cnt(2) I3=$iopadmap$qnt_cnt(3) O=dstrb_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=$iopadmap$qnt_cnt(0) I1=$iopadmap$qnt_cnt(1) I2=$iopadmap$dstrb I3=$iopadmap$qnt_cnt(2) O=dstrb_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=$iopadmap$dstrb I3=$iopadmap$qnt_cnt(0) O=dstrb_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=$iopadmap$dstrb I3=divider.divider.ena O=qnt_cnt_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=divider.d(10) I1=$iopadmap$qnt_cnt(4) I2=dstrb_LUT4_I3_I2 I3=$iopadmap$dstrb O=dstrb_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=divider.d(10) I1=$iopadmap$qnt_cnt(1) I2=$iopadmap$qnt_cnt(0) I3=$iopadmap$dstrb O=dstrb_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=$iopadmap$qnt_cnt(0) I1=$iopadmap$qnt_cnt(1) I2=$iopadmap$qnt_cnt(2) I3=$iopadmap$qnt_cnt(3) O=dstrb_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=$iopadmap$qnt_cnt(5) D=dstrb_LUT4_I3_O(5) QCK=divider.clk QEN=qnt_cnt_ff_CQZ_QEN QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:94.2-100.36|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=$iopadmap$qnt_cnt(4) D=dstrb_LUT4_I3_O(4) QCK=divider.clk QEN=qnt_cnt_ff_CQZ_QEN QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:94.2-100.36|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=$iopadmap$qnt_cnt(3) D=dstrb_LUT4_I3_O(3) QCK=divider.clk QEN=qnt_cnt_ff_CQZ_QEN QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:94.2-100.36|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=$iopadmap$qnt_cnt(2) D=dstrb_LUT4_I3_O(2) QCK=divider.clk QEN=qnt_cnt_ff_CQZ_QEN QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:94.2-100.36|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=$iopadmap$qnt_cnt(1) D=dstrb_LUT4_I3_O(1) QCK=divider.clk QEN=qnt_cnt_ff_CQZ_QEN QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:94.2-100.36|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=$iopadmap$qnt_cnt(0) D=dstrb_LUT4_I3_O(0) QCK=divider.clk QEN=qnt_cnt_ff_CQZ_QEN QRT=rst_LUT4_I3_O QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:94.2-100.36|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:132.8-132.82" +.subckt ff CQZ=rq(11) D=rq_ff_CQZ_D(11) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=rq(10) D=rq_ff_CQZ_D(10) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=rq(1) D=rq_ff_CQZ_D(1) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=rq(9) D=rq_ff_CQZ_D(9) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=rq(8) D=rq_ff_CQZ_D(8) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=rq(7) D=rq_ff_CQZ_D(7) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=rq(6) D=rq_ff_CQZ_D(6) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=rq(5) D=rq_ff_CQZ_D(5) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=rq(4) D=rq_ff_CQZ_D(4) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=rq(3) D=rq_ff_CQZ_D(3) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=rq(2) D=rq_ff_CQZ_D(2) QCK=divider.clk QEN=divider.divider.ena QRT=divider.d(10) QST=divider.d(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/jpeg_qnr/rtl/jpeg_qnr.v:120.2-128.21|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=divider.q(12) I1=rq_ff_CQZ_D_LUT4_O_I1 I2=rq_ff_CQZ_D_LUT4_O_I2 I3=divider.q(11) O=rq_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=rq_ff_CQZ_D_LUT4_O_8_I3_LUT4_I3_O I1=rq_ff_CQZ_D_LUT4_O_I2 I2=divider.q(9) I3=divider.q(10) O=rq_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=divider.d(10) I1=divider.q(1) I2=divider.q(0) I3=divider.q(12) O=rq_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=divider.d(10) I1=divider.q(9) I2=rq_ff_CQZ_D_LUT4_O_I2 I3=rq_ff_CQZ_D_LUT4_O_8_I3_LUT4_I3_O O=rq_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.q(8) I3=rq_ff_CQZ_D_LUT4_O_3_I3 O=rq_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=rq_ff_CQZ_D_LUT4_O_8_I3_LUT4_I3_O I1=divider.q(5) I2=divider.q(6) I3=divider.q(7) O=rq_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=rq_ff_CQZ_D_LUT4_O_8_I3_LUT4_I3_O I1=divider.q(5) I2=divider.q(6) I3=divider.q(7) O=rq_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=divider.d(10) I1=divider.q(6) I2=divider.q(5) I3=rq_ff_CQZ_D_LUT4_O_8_I3_LUT4_I3_O O=rq_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.q(5) I3=rq_ff_CQZ_D_LUT4_O_8_I3_LUT4_I3_O O=rq_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=divider.d(10) I1=divider.q(4) I2=divider.q(3) I3=rq_ff_CQZ_D_LUT4_O_8_I3 O=rq_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.q(3) I3=rq_ff_CQZ_D_LUT4_O_8_I3 O=rq_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=divider.d(10) I1=divider.q(4) I2=divider.q(3) I3=rq_ff_CQZ_D_LUT4_O_8_I3 O=rq_ff_CQZ_D_LUT4_O_8_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=divider.q(12) I1=divider.q(1) I2=divider.q(2) I3=divider.q(0) O=rq_ff_CQZ_D_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=divider.q(12) I1=divider.q(1) I2=divider.q(0) I3=divider.q(2) O=rq_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=rq_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=divider.q(4) I2=divider.q(9) I3=divider.q(10) O=rq_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=divider.q(3) I1=divider.q(2) I2=divider.q(1) I3=divider.q(0) O=rq_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=divider.q(5) I1=divider.q(6) I2=divider.q(7) I3=divider.q(8) O=rq_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=divider.d(10) I1=divider.d(10) I2=divider.d(10) I3=$iopadmap$rst O=rst_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.end diff --git a/BENCHMARK/jpeg_qnr/rtl/div_su.v b/BENCHMARK/jpeg_qnr/rtl/div_su.v new file mode 100644 index 00000000..93c0d625 --- /dev/null +++ b/BENCHMARK/jpeg_qnr/rtl/div_su.v @@ -0,0 +1,157 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// Non-restoring signed by unsigned divider //// +//// Uses the non-restoring unsigned by unsigned divider //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2002 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: div_su.v,v 1.3 2002-10-31 12:52:54 rherveille Exp $ +// +// $Date: 2002-10-31 12:52:54 $ +// $Revision: 1.3 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ +// Revision 1.2 2002/10/23 09:07:03 rherveille +// Improved many files. +// Fixed some bugs in Run-Length-Encoder. +// Removed dependency on ud_cnt and ro_cnt. +// Started (Motion)JPEG hardware encoder project. +// + +//synopsys translate_off +`include "timescale.v" +//synopsys translate_on + +module div_su(clk, ena, z, d, q, s, div0, ovf); + + // + // parameters + // + parameter z_width = 16; + parameter d_width = z_width /2; + + // + // inputs & outputs + // + input clk; // system clock + input ena; // clock enable + + input [z_width-1:0] z; // divident + input [d_width-1:0] d; // divisor + output [d_width :0] q; // quotient + output [d_width-1:0] s; // remainder + output div0; + output ovf; + + reg [d_width :0] q; + reg [d_width-1:0] s; + reg div0; + reg ovf; + + // + // variables + // + reg [z_width -1:0] iz; + reg [d_width -1:0] id; + reg [d_width +1:0] spipe; + + wire [d_width -1:0] iq, is; + wire idiv0, iovf; + + // + // module body + // + + // delay d + always @(posedge clk) + if (ena) + id <= #1 d; + + // check z, take abs value + always @(posedge clk) + if (ena) + if (z[z_width-1]) + iz <= #1 ~z +1'h1; + else + iz <= #1 z; + + // generate spipe (sign bit pipe) + integer n; + always @(posedge clk) + if(ena) + begin + spipe[0] <= #1 z[z_width-1]; + + for(n=1; n <= d_width+1; n=n+1) + spipe[n] <= #1 spipe[n-1]; + end + + // hookup non-restoring divider + div_uu #(z_width, d_width) + divider ( + .clk(clk), + .ena(ena), + .z(iz), + .d(id), + .q(iq), + .s(is), + .div0(idiv0), + .ovf(iovf) + ); + + // correct divider results if 'd' was negative + always @(posedge clk) + if(ena) + if(spipe[d_width+1]) + begin + q <= #1 (~iq) + 1'h1; + s <= #1 (~is) + 1'h1; + end + else + begin + q <= #1 {1'b0, iq}; + s <= #1 {1'b0, is}; + end + + // delay flags same as results + always @(posedge clk) + if(ena) + begin + div0 <= #1 idiv0; + ovf <= #1 iovf; + end +endmodule diff --git a/BENCHMARK/jpeg_qnr/rtl/div_uu.v b/BENCHMARK/jpeg_qnr/rtl/div_uu.v new file mode 100644 index 00000000..1ee72c36 --- /dev/null +++ b/BENCHMARK/jpeg_qnr/rtl/div_uu.v @@ -0,0 +1,202 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// Non-restoring unsinged divider //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2002 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: div_uu.v,v 1.3 2002-10-31 12:52:55 rherveille Exp $ +// +// $Date: 2002-10-31 12:52:55 $ +// $Revision: 1.3 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ +// Revision 1.2 2002/10/23 09:07:03 rherveille +// Improved many files. +// Fixed some bugs in Run-Length-Encoder. +// Removed dependency on ud_cnt and ro_cnt. +// Started (Motion)JPEG hardware encoder project. +// + +//synopsys translate_off +`include "timescale.v" +//synopsys translate_on + +module div_uu(clk, ena, z, d, q, s, div0, ovf); + + // + // parameters + // + parameter z_width = 16; + parameter d_width = z_width /2; + + // + // inputs & outputs + // + input clk; // system clock + input ena; // clock enable + + input [z_width -1:0] z; // divident + input [d_width -1:0] d; // divisor + output [d_width -1:0] q; // quotient + reg [d_width-1:0] q; + output [d_width -1:0] s; // remainder + reg [d_width-1:0] s; + output div0; + reg div0; + output ovf; + reg ovf; + + // + // functions + // + function [z_width:0] gen_s; + input [z_width:0] si; + input [z_width:0] di; + begin + if(si[z_width]) + gen_s = {si[z_width-1:0], 1'b0} + di; + else + gen_s = {si[z_width-1:0], 1'b0} - di; + end + endfunction + + function [d_width-1:0] gen_q; + input [d_width-1:0] qi; + input [z_width:0] si; + begin + gen_q = {qi[d_width-2:0], ~si[z_width]}; + end + endfunction + + function [d_width-1:0] assign_s; + input [z_width:0] si; + input [z_width:0] di; + reg [z_width:0] tmp; + begin + if(si[z_width]) + tmp = si + di; + else + tmp = si; + + assign_s = tmp[z_width-1:z_width-4]; + end + endfunction + + // + // variables + // + reg [d_width-1:0] q_pipe [d_width-1:0]; + reg [z_width:0] s_pipe [d_width:0]; + reg [z_width:0] d_pipe [d_width:0]; + + reg [d_width:0] div0_pipe, ovf_pipe; + // + // perform parameter checks + // + // synopsys translate_off + initial + begin + if(d_width !== z_width / 2) + $display("div.v parameter error (d_width != z_width/2)."); + end + // synopsys translate_on + + integer n0, n1, n2, n3; + + // generate divisor (d) pipe + always @(d) + d_pipe[0] <= {1'b0, d, {(z_width-d_width){1'b0}} }; + + always @(posedge clk) + if(ena) + for(n0=1; n0 <= d_width; n0=n0+1) + d_pipe[n0] <= #1 d_pipe[n0-1]; + + // generate internal remainder pipe + always @(z) + s_pipe[0] <= z; + + always @(posedge clk) + if(ena) + for(n1=1; n1 <= d_width; n1=n1+1) + s_pipe[n1] <= #1 gen_s(s_pipe[n1-1], d_pipe[n1-1]); + + // generate quotient pipe + always @(posedge clk) + q_pipe[0] <= #1 0; + + always @(posedge clk) + if(ena) + for(n2=1; n2 < d_width; n2=n2+1) + q_pipe[n2] <= #1 gen_q(q_pipe[n2-1], s_pipe[n2]); + + + // flags (divide_by_zero, overflow) + always @(z or d) + begin + ovf_pipe[0] <= !(z[z_width-1:d_width] < d); + div0_pipe[0] <= ~|d; + end + + always @(posedge clk) + if(ena) + for(n3=1; n3 <= d_width; n3=n3+1) + begin + ovf_pipe[n3] <= #1 ovf_pipe[n3-1]; + div0_pipe[n3] <= #1 div0_pipe[n3-1]; + end + + // assign outputs + always @(posedge clk) + if(ena) + ovf <= #1 ovf_pipe[d_width]; + + always @(posedge clk) + if(ena) + div0 <= #1 div0_pipe[d_width]; + + always @(posedge clk) + if(ena) + q <= #1 gen_q(q_pipe[d_width-1], s_pipe[d_width]); + + always @(posedge clk) + if(ena) + s <= #1 assign_s(s_pipe[d_width], d_pipe[d_width]); +endmodule + + + diff --git a/BENCHMARK/jpeg_qnr/rtl/jpeg_qnr.v b/BENCHMARK/jpeg_qnr/rtl/jpeg_qnr.v new file mode 100644 index 00000000..f7f92009 --- /dev/null +++ b/BENCHMARK/jpeg_qnr/rtl/jpeg_qnr.v @@ -0,0 +1,149 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// JPEG Quantization & Rounding Core //// +//// //// +//// Author: Richard Herveille //// +//// richard@asics.ws //// +//// www.asics.ws //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2002 Richard Herveille //// +//// richard@asics.ws //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +// CVS Log +// +// $Id: jpeg_qnr.v,v 1.3 2002-10-31 12:52:55 rherveille Exp $ +// +// $Date: 2002-10-31 12:52:55 $ +// $Revision: 1.3 $ +// $Author: rherveille $ +// $Locker: $ +// $State: Exp $ +// +// Change History: +// $Log: not supported by cvs2svn $ +// Revision 1.2 2002/10/23 09:07:03 rherveille +// Improved many files. +// Fixed some bugs in Run-Length-Encoder. +// Removed dependency on ud_cnt and ro_cnt. +// Started (Motion)JPEG hardware encoder project. +// + +//synopsys translate_off +`include "timescale.v" +//synopsys translate_on + +module jpeg_qnr(clk, ena, rst, dstrb, din, qnt_val, qnt_cnt, dout, douten); + + // + // parameters + // + parameter d_width = 12; + parameter z_width = 2 * d_width; + + // + // inputs & outputs + // + input clk; // system clock + input ena; // clock enable + input rst; // asynchronous active low reset + + input dstrb; // present dstrb 1clk cycle before din + input [d_width-1:0] din; // data input + input [ 7:0] qnt_val; // quantization value + + output [ 5:0] qnt_cnt; // sample number (get quantization value qnt_cnt) + output [10:0] dout; // data output + output douten; + + // + // variables + // + wire [z_width-1:0] iz; // intermediate divident value + wire [d_width-1:0] id; // intermediate dividor value + wire [d_width :0] iq; // intermediate result divider + reg [d_width :0] rq; // rounded q-value + reg [d_width+3:0] dep;// data enable pipeline + + // generate sample counter + reg [5:0] qnt_cnt; + wire dcnt = &qnt_cnt; + + always @(posedge clk or negedge rst) + if (~rst) + qnt_cnt <= #1 6'h0; + else if (dstrb) + qnt_cnt <= #1 6'h0; + else if (ena) + qnt_cnt <= #1 qnt_cnt + 6'h1; + + // generate intermediate dividor/divident values + assign id = { {(d_width - 8){1'b0}}, qnt_val}; + assign iz = { {(z_width - d_width){din[d_width-1]}}, din}; + + // hookup division unit + div_su #(z_width) + divider ( + .clk(clk), + .ena(ena), + .z(iz), + .d(id), + .q(iq), + .s(), + .div0(), + .ovf() + ); + + // round result to the nearest integer + always @(posedge clk) + if (ena) + if (iq[0]) + if (iq[d_width]) + rq <= #1 iq - 1'h1; + else + rq <= #1 iq + 1'h1; + else + rq <= #1 iq; + + // assign dout signal + assign dout = rq[d_width -1: d_width-11]; + + + // generate data-out enable signal + // This is a pipeline, data is not dependant on sample-count + integer n; + always @(posedge clk or negedge rst) + if (!rst) + dep <= #1 0; + else if(ena) + begin + dep[0] <= #1 dstrb; + + for (n=1; n <= d_width +3; n = n +1) + dep[n] <= #1 dep[n-1]; + end + + assign douten = dep[d_width +3]; +endmodule diff --git a/BENCHMARK/multi_enc_decx2x4/multi_enc_decx2x4_yosys.blif b/BENCHMARK/multi_enc_decx2x4/multi_enc_decx2x4_yosys.blif new file mode 100644 index 00000000..53eb701b --- /dev/null +++ b/BENCHMARK/multi_enc_decx2x4/multi_enc_decx2x4_yosys.blif @@ -0,0 +1,22985 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model multi_enc_decx2x4 +.inputs clock datain(0) datain(1) datain(2) datain(3) datain(4) datain(5) datain(6) datain(7) datain(8) datain(9) datain(10) datain(11) datain(12) datain(13) datain(14) datain(15) datain(16) datain(17) datain(18) datain(19) datain(20) datain(21) datain(22) datain(23) datain(24) datain(25) datain(26) datain(27) datain(28) datain(29) datain(30) datain(31) datain(32) datain(33) datain(34) datain(35) datain(36) datain(37) datain(38) datain(39) datain(40) datain(41) datain(42) datain(43) datain(44) datain(45) datain(46) datain(47) datain(48) datain(49) datain(50) datain(51) datain(52) datain(53) datain(54) datain(55) datain(56) datain(57) datain(58) datain(59) datain(60) datain(61) datain(62) datain(63) datain(64) datain(65) datain(66) datain(67) datain(68) datain(69) datain(70) datain(71) datain(72) datain(73) datain(74) datain(75) datain(76) datain(77) datain(78) datain(79) datain(80) datain(81) datain(82) datain(83) datain(84) datain(85) datain(86) datain(87) datain(88) datain(89) datain(90) datain(91) datain(92) datain(93) datain(94) datain(95) datain(96) datain(97) datain(98) datain(99) datain(100) datain(101) datain(102) datain(103) datain(104) datain(105) datain(106) datain(107) datain(108) datain(109) datain(110) datain(111) datain(112) datain(113) datain(114) datain(115) datain(116) datain(117) datain(118) datain(119) datain(120) datain(121) datain(122) datain(123) datain(124) datain(125) datain(126) datain(127) datain1(0) datain1(1) datain1(2) datain1(3) datain1(4) datain1(5) datain1(6) datain1(7) datain1(8) datain1(9) datain1(10) datain1(11) datain1(12) datain1(13) datain1(14) datain1(15) datain1(16) datain1(17) datain1(18) datain1(19) datain1(20) datain1(21) datain1(22) datain1(23) datain1(24) datain1(25) datain1(26) datain1(27) datain1(28) datain1(29) datain1(30) datain1(31) datain1(32) datain1(33) datain1(34) datain1(35) datain1(36) datain1(37) datain1(38) datain1(39) datain1(40) datain1(41) datain1(42) datain1(43) datain1(44) datain1(45) datain1(46) datain1(47) datain1(48) datain1(49) datain1(50) datain1(51) datain1(52) datain1(53) datain1(54) datain1(55) datain1(56) datain1(57) datain1(58) datain1(59) datain1(60) datain1(61) datain1(62) datain1(63) datain1(64) datain1(65) datain1(66) datain1(67) datain1(68) datain1(69) datain1(70) datain1(71) datain1(72) datain1(73) datain1(74) datain1(75) datain1(76) datain1(77) datain1(78) datain1(79) datain1(80) datain1(81) datain1(82) datain1(83) datain1(84) datain1(85) datain1(86) datain1(87) datain1(88) datain1(89) datain1(90) datain1(91) datain1(92) datain1(93) datain1(94) datain1(95) datain1(96) datain1(97) datain1(98) datain1(99) datain1(100) datain1(101) datain1(102) datain1(103) datain1(104) datain1(105) datain1(106) datain1(107) datain1(108) datain1(109) datain1(110) datain1(111) datain1(112) datain1(113) datain1(114) datain1(115) datain1(116) datain1(117) datain1(118) datain1(119) datain1(120) datain1(121) datain1(122) datain1(123) datain1(124) datain1(125) datain1(126) datain1(127) datain1_0(0) datain1_0(1) datain1_0(2) datain1_0(3) datain1_0(4) datain1_0(5) datain1_0(6) datain1_0(7) datain1_0(8) datain1_0(9) datain1_0(10) datain1_0(11) datain1_0(12) datain1_0(13) datain1_0(14) datain1_0(15) datain1_0(16) datain1_0(17) datain1_0(18) datain1_0(19) datain1_0(20) datain1_0(21) datain1_0(22) datain1_0(23) datain1_0(24) datain1_0(25) datain1_0(26) datain1_0(27) datain1_0(28) datain1_0(29) datain1_0(30) datain1_0(31) datain1_0(32) datain1_0(33) datain1_0(34) datain1_0(35) datain1_0(36) datain1_0(37) datain1_0(38) datain1_0(39) datain1_0(40) datain1_0(41) datain1_0(42) datain1_0(43) datain1_0(44) datain1_0(45) datain1_0(46) datain1_0(47) datain1_0(48) datain1_0(49) datain1_0(50) datain1_0(51) datain1_0(52) datain1_0(53) datain1_0(54) datain1_0(55) datain1_0(56) datain1_0(57) datain1_0(58) datain1_0(59) datain1_0(60) datain1_0(61) datain1_0(62) datain1_0(63) datain1_0(64) datain1_0(65) datain1_0(66) datain1_0(67) datain1_0(68) datain1_0(69) datain1_0(70) datain1_0(71) datain1_0(72) datain1_0(73) datain1_0(74) datain1_0(75) datain1_0(76) datain1_0(77) datain1_0(78) datain1_0(79) datain1_0(80) datain1_0(81) datain1_0(82) datain1_0(83) datain1_0(84) datain1_0(85) datain1_0(86) datain1_0(87) datain1_0(88) datain1_0(89) datain1_0(90) datain1_0(91) datain1_0(92) datain1_0(93) datain1_0(94) datain1_0(95) datain1_0(96) datain1_0(97) datain1_0(98) datain1_0(99) datain1_0(100) datain1_0(101) datain1_0(102) datain1_0(103) datain1_0(104) datain1_0(105) datain1_0(106) datain1_0(107) datain1_0(108) datain1_0(109) datain1_0(110) datain1_0(111) datain1_0(112) datain1_0(113) datain1_0(114) datain1_0(115) datain1_0(116) datain1_0(117) datain1_0(118) datain1_0(119) datain1_0(120) datain1_0(121) datain1_0(122) datain1_0(123) datain1_0(124) datain1_0(125) datain1_0(126) datain1_0(127) datain_0(0) datain_0(1) datain_0(2) datain_0(3) datain_0(4) datain_0(5) datain_0(6) datain_0(7) datain_0(8) datain_0(9) datain_0(10) datain_0(11) datain_0(12) datain_0(13) datain_0(14) datain_0(15) datain_0(16) datain_0(17) datain_0(18) datain_0(19) datain_0(20) datain_0(21) datain_0(22) datain_0(23) datain_0(24) datain_0(25) datain_0(26) datain_0(27) datain_0(28) datain_0(29) datain_0(30) datain_0(31) datain_0(32) datain_0(33) datain_0(34) datain_0(35) datain_0(36) datain_0(37) datain_0(38) datain_0(39) datain_0(40) datain_0(41) datain_0(42) datain_0(43) datain_0(44) datain_0(45) datain_0(46) datain_0(47) datain_0(48) datain_0(49) datain_0(50) datain_0(51) datain_0(52) datain_0(53) datain_0(54) datain_0(55) datain_0(56) datain_0(57) datain_0(58) datain_0(59) datain_0(60) datain_0(61) datain_0(62) datain_0(63) datain_0(64) datain_0(65) datain_0(66) datain_0(67) datain_0(68) datain_0(69) datain_0(70) datain_0(71) datain_0(72) datain_0(73) datain_0(74) datain_0(75) datain_0(76) datain_0(77) datain_0(78) datain_0(79) datain_0(80) datain_0(81) datain_0(82) datain_0(83) datain_0(84) datain_0(85) datain_0(86) datain_0(87) datain_0(88) datain_0(89) datain_0(90) datain_0(91) datain_0(92) datain_0(93) datain_0(94) datain_0(95) datain_0(96) datain_0(97) datain_0(98) datain_0(99) datain_0(100) datain_0(101) datain_0(102) datain_0(103) datain_0(104) datain_0(105) datain_0(106) datain_0(107) datain_0(108) datain_0(109) datain_0(110) datain_0(111) datain_0(112) datain_0(113) datain_0(114) datain_0(115) datain_0(116) datain_0(117) datain_0(118) datain_0(119) datain_0(120) datain_0(121) datain_0(122) datain_0(123) datain_0(124) datain_0(125) datain_0(126) datain_0(127) reset +.outputs dataout(0) dataout(1) dataout(2) dataout(3) dataout(4) dataout(5) dataout(6) dataout(7) dataout(8) dataout(9) dataout(10) dataout(11) dataout(12) dataout(13) dataout(14) dataout(15) dataout(16) dataout(17) dataout(18) dataout(19) dataout(20) dataout(21) dataout(22) dataout(23) dataout(24) dataout(25) dataout(26) dataout(27) dataout(28) dataout(29) dataout(30) dataout(31) dataout(32) dataout(33) dataout(34) dataout(35) dataout(36) dataout(37) dataout(38) dataout(39) dataout(40) dataout(41) dataout(42) dataout(43) dataout(44) dataout(45) dataout(46) dataout(47) dataout(48) dataout(49) dataout(50) dataout(51) dataout(52) dataout(53) dataout(54) dataout(55) dataout(56) dataout(57) dataout(58) dataout(59) dataout(60) dataout(61) dataout(62) dataout(63) dataout(64) dataout(65) dataout(66) dataout(67) dataout(68) dataout(69) dataout(70) dataout(71) dataout(72) dataout(73) dataout(74) dataout(75) dataout(76) dataout(77) dataout(78) dataout(79) dataout(80) dataout(81) dataout(82) dataout(83) dataout(84) dataout(85) dataout(86) dataout(87) dataout(88) dataout(89) dataout(90) dataout(91) dataout(92) dataout(93) dataout(94) dataout(95) dataout(96) dataout(97) dataout(98) dataout(99) dataout(100) dataout(101) dataout(102) dataout(103) dataout(104) dataout(105) dataout(106) dataout(107) dataout(108) dataout(109) dataout(110) dataout(111) dataout(112) dataout(113) dataout(114) dataout(115) dataout(116) dataout(117) dataout(118) dataout(119) dataout(120) dataout(121) dataout(122) dataout(123) dataout(124) dataout(125) dataout(126) dataout(127) dataout1(0) dataout1(1) dataout1(2) dataout1(3) dataout1(4) dataout1(5) dataout1(6) dataout1(7) dataout1(8) dataout1(9) dataout1(10) dataout1(11) dataout1(12) dataout1(13) dataout1(14) dataout1(15) dataout1(16) dataout1(17) dataout1(18) dataout1(19) dataout1(20) dataout1(21) dataout1(22) dataout1(23) dataout1(24) dataout1(25) dataout1(26) dataout1(27) dataout1(28) dataout1(29) dataout1(30) dataout1(31) dataout1(32) dataout1(33) dataout1(34) dataout1(35) dataout1(36) dataout1(37) dataout1(38) dataout1(39) dataout1(40) dataout1(41) dataout1(42) dataout1(43) dataout1(44) dataout1(45) dataout1(46) dataout1(47) dataout1(48) dataout1(49) dataout1(50) dataout1(51) dataout1(52) dataout1(53) dataout1(54) dataout1(55) dataout1(56) dataout1(57) dataout1(58) dataout1(59) dataout1(60) dataout1(61) dataout1(62) dataout1(63) dataout1(64) dataout1(65) dataout1(66) dataout1(67) dataout1(68) dataout1(69) dataout1(70) dataout1(71) dataout1(72) dataout1(73) dataout1(74) dataout1(75) dataout1(76) dataout1(77) dataout1(78) dataout1(79) dataout1(80) dataout1(81) dataout1(82) dataout1(83) dataout1(84) dataout1(85) dataout1(86) dataout1(87) dataout1(88) dataout1(89) dataout1(90) dataout1(91) dataout1(92) dataout1(93) dataout1(94) dataout1(95) dataout1(96) dataout1(97) dataout1(98) dataout1(99) dataout1(100) dataout1(101) dataout1(102) dataout1(103) dataout1(104) dataout1(105) dataout1(106) dataout1(107) dataout1(108) dataout1(109) dataout1(110) dataout1(111) dataout1(112) dataout1(113) dataout1(114) dataout1(115) dataout1(116) dataout1(117) dataout1(118) dataout1(119) dataout1(120) dataout1(121) dataout1(122) dataout1(123) dataout1(124) dataout1(125) dataout1(126) dataout1(127) dataout1_0(0) dataout1_0(1) dataout1_0(2) dataout1_0(3) dataout1_0(4) dataout1_0(5) dataout1_0(6) dataout1_0(7) dataout1_0(8) dataout1_0(9) dataout1_0(10) dataout1_0(11) dataout1_0(12) dataout1_0(13) dataout1_0(14) dataout1_0(15) dataout1_0(16) dataout1_0(17) dataout1_0(18) dataout1_0(19) dataout1_0(20) dataout1_0(21) dataout1_0(22) dataout1_0(23) dataout1_0(24) dataout1_0(25) dataout1_0(26) dataout1_0(27) dataout1_0(28) dataout1_0(29) dataout1_0(30) dataout1_0(31) dataout1_0(32) dataout1_0(33) dataout1_0(34) dataout1_0(35) dataout1_0(36) dataout1_0(37) dataout1_0(38) dataout1_0(39) dataout1_0(40) dataout1_0(41) dataout1_0(42) dataout1_0(43) dataout1_0(44) dataout1_0(45) dataout1_0(46) dataout1_0(47) dataout1_0(48) dataout1_0(49) dataout1_0(50) dataout1_0(51) dataout1_0(52) dataout1_0(53) dataout1_0(54) dataout1_0(55) dataout1_0(56) dataout1_0(57) dataout1_0(58) dataout1_0(59) dataout1_0(60) dataout1_0(61) dataout1_0(62) dataout1_0(63) dataout1_0(64) dataout1_0(65) dataout1_0(66) dataout1_0(67) dataout1_0(68) dataout1_0(69) dataout1_0(70) dataout1_0(71) dataout1_0(72) dataout1_0(73) dataout1_0(74) dataout1_0(75) dataout1_0(76) dataout1_0(77) dataout1_0(78) dataout1_0(79) dataout1_0(80) dataout1_0(81) dataout1_0(82) dataout1_0(83) dataout1_0(84) dataout1_0(85) dataout1_0(86) dataout1_0(87) dataout1_0(88) dataout1_0(89) dataout1_0(90) dataout1_0(91) dataout1_0(92) dataout1_0(93) dataout1_0(94) dataout1_0(95) dataout1_0(96) dataout1_0(97) dataout1_0(98) dataout1_0(99) dataout1_0(100) dataout1_0(101) dataout1_0(102) dataout1_0(103) dataout1_0(104) dataout1_0(105) dataout1_0(106) dataout1_0(107) dataout1_0(108) dataout1_0(109) dataout1_0(110) dataout1_0(111) dataout1_0(112) dataout1_0(113) dataout1_0(114) dataout1_0(115) dataout1_0(116) dataout1_0(117) dataout1_0(118) dataout1_0(119) dataout1_0(120) dataout1_0(121) dataout1_0(122) dataout1_0(123) dataout1_0(124) dataout1_0(125) dataout1_0(126) dataout1_0(127) dataout_0(0) dataout_0(1) dataout_0(2) dataout_0(3) dataout_0(4) dataout_0(5) dataout_0(6) dataout_0(7) dataout_0(8) dataout_0(9) dataout_0(10) dataout_0(11) dataout_0(12) dataout_0(13) dataout_0(14) dataout_0(15) dataout_0(16) dataout_0(17) dataout_0(18) dataout_0(19) dataout_0(20) dataout_0(21) dataout_0(22) dataout_0(23) dataout_0(24) dataout_0(25) dataout_0(26) dataout_0(27) dataout_0(28) dataout_0(29) dataout_0(30) dataout_0(31) dataout_0(32) dataout_0(33) dataout_0(34) dataout_0(35) dataout_0(36) dataout_0(37) dataout_0(38) dataout_0(39) dataout_0(40) dataout_0(41) dataout_0(42) dataout_0(43) dataout_0(44) dataout_0(45) dataout_0(46) dataout_0(47) dataout_0(48) dataout_0(49) dataout_0(50) dataout_0(51) dataout_0(52) dataout_0(53) dataout_0(54) dataout_0(55) dataout_0(56) dataout_0(57) dataout_0(58) dataout_0(59) dataout_0(60) dataout_0(61) dataout_0(62) dataout_0(63) dataout_0(64) dataout_0(65) dataout_0(66) dataout_0(67) dataout_0(68) dataout_0(69) dataout_0(70) dataout_0(71) dataout_0(72) dataout_0(73) dataout_0(74) dataout_0(75) dataout_0(76) dataout_0(77) dataout_0(78) dataout_0(79) dataout_0(80) dataout_0(81) dataout_0(82) dataout_0(83) dataout_0(84) dataout_0(85) dataout_0(86) dataout_0(87) dataout_0(88) dataout_0(89) dataout_0(90) dataout_0(91) dataout_0(92) dataout_0(93) dataout_0(94) dataout_0(95) dataout_0(96) dataout_0(97) dataout_0(98) dataout_0(99) dataout_0(100) dataout_0(101) dataout_0(102) dataout_0(103) dataout_0(104) dataout_0(105) dataout_0(106) dataout_0(107) dataout_0(108) dataout_0(109) dataout_0(110) dataout_0(111) dataout_0(112) dataout_0(113) dataout_0(114) dataout_0(115) dataout_0(116) dataout_0(117) dataout_0(118) dataout_0(119) dataout_0(120) dataout_0(121) dataout_0(122) dataout_0(123) dataout_0(124) dataout_0(125) dataout_0(126) dataout_0(127) +.names $false +.names $true +1 +.names $undef +.subckt logic_1 a=$auto$hilomap.cc:39:hilomap_worker$237633 +.subckt logic_0 a=dataout1_0_net_0(108) +.subckt in_buff A=clock Q=top_0.clock +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(0) Q=top_0.datain(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(0) Q=top_0.datain1(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(0) Q=top_1.datain1(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(1) Q=top_1.datain1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(10) Q=top_1.datain1(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(100) Q=top_1.datain1(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(101) Q=top_1.datain1(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(102) Q=top_1.datain1(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(103) Q=top_1.datain1(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(104) Q=top_1.datain1(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(105) Q=top_1.datain1(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(106) Q=top_1.datain1(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(107) Q=top_1.datain1(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(108) Q=top_1.datain1(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(109) Q=top_1.datain1(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(11) Q=top_1.datain1(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(110) Q=top_1.datain1(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(111) Q=top_1.datain1(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(112) Q=top_1.datain1(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(113) Q=top_1.datain1(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(114) Q=top_1.datain1(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(115) Q=top_1.datain1(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(116) Q=top_1.datain1(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(117) Q=top_1.datain1(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(118) Q=top_1.datain1(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(119) Q=top_1.datain1(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(12) Q=top_1.datain1(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(120) Q=top_1.datain1(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(121) Q=top_1.datain1(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(122) Q=top_1.datain1(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(123) Q=top_1.datain1(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(124) Q=top_1.datain1(124) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(125) Q=top_1.datain1(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(126) Q=top_1.datain1(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(127) Q=top_1.datain1(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(13) Q=top_1.datain1(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(14) Q=top_1.datain1(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(15) Q=top_1.datain1(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(16) Q=top_1.datain1(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(17) Q=top_1.datain1(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(18) Q=top_1.datain1(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(19) Q=top_1.datain1(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(2) Q=top_1.datain1(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(20) Q=top_1.datain1(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(21) Q=top_1.datain1(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(22) Q=top_1.datain1(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(23) Q=top_1.datain1(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(24) Q=top_1.datain1(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(25) Q=top_1.datain1(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(26) Q=top_1.datain1(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(27) Q=top_1.datain1(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(28) Q=top_1.datain1(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(29) Q=top_1.datain1(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(3) Q=top_1.datain1(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(30) Q=top_1.datain1(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(31) Q=top_1.datain1(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(32) Q=top_1.datain1(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(33) Q=top_1.datain1(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(34) Q=top_1.datain1(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(35) Q=top_1.datain1(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(36) Q=top_1.datain1(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(37) Q=top_1.datain1(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(38) Q=top_1.datain1(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(39) Q=top_1.datain1(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(4) Q=top_1.datain1(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(40) Q=top_1.datain1(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(41) Q=top_1.datain1(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(42) Q=top_1.datain1(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(43) Q=top_1.datain1(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(44) Q=top_1.datain1(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(45) Q=top_1.datain1(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(46) Q=top_1.datain1(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(47) Q=top_1.datain1(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(48) Q=top_1.datain1(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(49) Q=top_1.datain1(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(5) Q=top_1.datain1(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(50) Q=top_1.datain1(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(51) Q=top_1.datain1(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(52) Q=top_1.datain1(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(53) Q=top_1.datain1(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(54) Q=top_1.datain1(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(55) Q=top_1.datain1(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(56) Q=top_1.datain1(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(57) Q=top_1.datain1(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(58) Q=top_1.datain1(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(59) Q=top_1.datain1(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(6) Q=top_1.datain1(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(60) Q=top_1.datain1(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(61) Q=top_1.datain1(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(62) Q=top_1.datain1(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(63) Q=top_1.datain1(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(64) Q=top_1.datain1(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(65) Q=top_1.datain1(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(66) Q=top_1.datain1(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(67) Q=top_1.datain1(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(68) Q=top_1.datain1(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(69) Q=top_1.datain1(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(7) Q=top_1.datain1(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(70) Q=top_1.datain1(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(71) Q=top_1.datain1(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(72) Q=top_1.datain1(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(73) Q=top_1.datain1(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(74) Q=top_1.datain1(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(75) Q=top_1.datain1(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(76) Q=top_1.datain1(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(77) Q=top_1.datain1(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(78) Q=top_1.datain1(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(79) Q=top_1.datain1(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(8) Q=top_1.datain1(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(80) Q=top_1.datain1(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(81) Q=top_1.datain1(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(82) Q=top_1.datain1(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(83) Q=top_1.datain1(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(84) Q=top_1.datain1(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(85) Q=top_1.datain1(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(86) Q=top_1.datain1(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(87) Q=top_1.datain1(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(88) Q=top_1.datain1(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(89) Q=top_1.datain1(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(9) Q=top_1.datain1(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(90) Q=top_1.datain1(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(91) Q=top_1.datain1(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(92) Q=top_1.datain1(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(93) Q=top_1.datain1(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(94) Q=top_1.datain1(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(95) Q=top_1.datain1(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(96) Q=top_1.datain1(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(97) Q=top_1.datain1(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(98) Q=top_1.datain1(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1_0(99) Q=top_1.datain1(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(1) Q=top_0.datain1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(10) Q=top_0.datain1(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(100) Q=top_0.datain1(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(101) Q=top_0.datain1(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(102) Q=top_0.datain1(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(103) Q=top_0.datain1(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(104) Q=top_0.datain1(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(105) Q=top_0.datain1(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(106) Q=top_0.datain1(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(107) Q=top_0.datain1(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(108) Q=top_0.datain1(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(109) Q=top_0.datain1(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(11) Q=top_0.datain1(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(110) Q=top_0.datain1(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(111) Q=top_0.datain1(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(112) Q=top_0.datain1(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(113) Q=top_0.datain1(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(114) Q=top_0.datain1(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(115) Q=top_0.datain1(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(116) Q=top_0.datain1(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(117) Q=top_0.datain1(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(118) Q=top_0.datain1(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(119) Q=top_0.datain1(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(12) Q=top_0.datain1(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(120) Q=top_0.datain1(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(121) Q=top_0.datain1(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(122) Q=top_0.datain1(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(123) Q=top_0.datain1(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(124) Q=top_0.datain1(124) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(125) Q=top_0.datain1(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(126) Q=top_0.datain1(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(127) Q=top_0.datain1(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(13) Q=top_0.datain1(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(14) Q=top_0.datain1(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(15) Q=top_0.datain1(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(16) Q=top_0.datain1(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(17) Q=top_0.datain1(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(18) Q=top_0.datain1(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(19) Q=top_0.datain1(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(2) Q=top_0.datain1(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(20) Q=top_0.datain1(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(21) Q=top_0.datain1(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(22) Q=top_0.datain1(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(23) Q=top_0.datain1(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(24) Q=top_0.datain1(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(25) Q=top_0.datain1(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(26) Q=top_0.datain1(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(27) Q=top_0.datain1(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(28) Q=top_0.datain1(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(29) Q=top_0.datain1(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(3) Q=top_0.datain1(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(30) Q=top_0.datain1(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(31) Q=top_0.datain1(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(32) Q=top_0.datain1(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(33) Q=top_0.datain1(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(34) Q=top_0.datain1(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(35) Q=top_0.datain1(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(36) Q=top_0.datain1(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(37) Q=top_0.datain1(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(38) Q=top_0.datain1(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(39) Q=top_0.datain1(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(4) Q=top_0.datain1(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(40) Q=top_0.datain1(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(41) Q=top_0.datain1(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(42) Q=top_0.datain1(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(43) Q=top_0.datain1(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(44) Q=top_0.datain1(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(45) Q=top_0.datain1(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(46) Q=top_0.datain1(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(47) Q=top_0.datain1(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(48) Q=top_0.datain1(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(49) Q=top_0.datain1(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(5) Q=top_0.datain1(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(50) Q=top_0.datain1(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(51) Q=top_0.datain1(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(52) Q=top_0.datain1(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(53) Q=top_0.datain1(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(54) Q=top_0.datain1(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(55) Q=top_0.datain1(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(56) Q=top_0.datain1(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(57) Q=top_0.datain1(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(58) Q=top_0.datain1(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(59) Q=top_0.datain1(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(6) Q=top_0.datain1(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(60) Q=top_0.datain1(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(61) Q=top_0.datain1(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(62) Q=top_0.datain1(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(63) Q=top_0.datain1(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(64) Q=top_0.datain1(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(65) Q=top_0.datain1(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(66) Q=top_0.datain1(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(67) Q=top_0.datain1(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(68) Q=top_0.datain1(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(69) Q=top_0.datain1(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(7) Q=top_0.datain1(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(70) Q=top_0.datain1(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(71) Q=top_0.datain1(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(72) Q=top_0.datain1(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(73) Q=top_0.datain1(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(74) Q=top_0.datain1(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(75) Q=top_0.datain1(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(76) Q=top_0.datain1(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(77) Q=top_0.datain1(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(78) Q=top_0.datain1(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(79) Q=top_0.datain1(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(8) Q=top_0.datain1(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(80) Q=top_0.datain1(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(81) Q=top_0.datain1(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(82) Q=top_0.datain1(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(83) Q=top_0.datain1(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(84) Q=top_0.datain1(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(85) Q=top_0.datain1(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(86) Q=top_0.datain1(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(87) Q=top_0.datain1(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(88) Q=top_0.datain1(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(89) Q=top_0.datain1(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(9) Q=top_0.datain1(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(90) Q=top_0.datain1(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(91) Q=top_0.datain1(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(92) Q=top_0.datain1(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(93) Q=top_0.datain1(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(94) Q=top_0.datain1(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(95) Q=top_0.datain1(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(96) Q=top_0.datain1(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(97) Q=top_0.datain1(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(98) Q=top_0.datain1(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain1(99) Q=top_0.datain1(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(0) Q=top_1.datain(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(1) Q=top_1.datain(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(10) Q=top_1.datain(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(100) Q=top_1.datain(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(101) Q=top_1.datain(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(102) Q=top_1.datain(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(103) Q=top_1.datain(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(104) Q=top_1.datain(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(105) Q=top_1.datain(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(106) Q=top_1.datain(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(107) Q=top_1.datain(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(108) Q=top_1.datain(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(109) Q=top_1.datain(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(11) Q=top_1.datain(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(110) Q=top_1.datain(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(111) Q=top_1.datain(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(112) Q=top_1.datain(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(113) Q=top_1.datain(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(114) Q=top_1.datain(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(115) Q=top_1.datain(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(116) Q=top_1.datain(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(117) Q=top_1.datain(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(118) Q=top_1.datain(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(119) Q=top_1.datain(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(12) Q=top_1.datain(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(120) Q=top_1.datain(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(121) Q=top_1.datain(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(122) Q=top_1.datain(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(123) Q=top_1.datain(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(124) Q=top_1.datain(124) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(125) Q=top_1.datain(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(126) Q=top_1.datain(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(127) Q=top_1.datain(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(13) Q=top_1.datain(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(14) Q=top_1.datain(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(15) Q=top_1.datain(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(16) Q=top_1.datain(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(17) Q=top_1.datain(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(18) Q=top_1.datain(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(19) Q=top_1.datain(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(2) Q=top_1.datain(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(20) Q=top_1.datain(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(21) Q=top_1.datain(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(22) Q=top_1.datain(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(23) Q=top_1.datain(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(24) Q=top_1.datain(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(25) Q=top_1.datain(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(26) Q=top_1.datain(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(27) Q=top_1.datain(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(28) Q=top_1.datain(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(29) Q=top_1.datain(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(3) Q=top_1.datain(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(30) Q=top_1.datain(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(31) Q=top_1.datain(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(32) Q=top_1.datain(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(33) Q=top_1.datain(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(34) Q=top_1.datain(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(35) Q=top_1.datain(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(36) Q=top_1.datain(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(37) Q=top_1.datain(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(38) Q=top_1.datain(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(39) Q=top_1.datain(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(4) Q=top_1.datain(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(40) Q=top_1.datain(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(41) Q=top_1.datain(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(42) Q=top_1.datain(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(43) Q=top_1.datain(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(44) Q=top_1.datain(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(45) Q=top_1.datain(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(46) Q=top_1.datain(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(47) Q=top_1.datain(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(48) Q=top_1.datain(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(49) Q=top_1.datain(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(5) Q=top_1.datain(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(50) Q=top_1.datain(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(51) Q=top_1.datain(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(52) Q=top_1.datain(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(53) Q=top_1.datain(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(54) Q=top_1.datain(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(55) Q=top_1.datain(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(56) Q=top_1.datain(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(57) Q=top_1.datain(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(58) Q=top_1.datain(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(59) Q=top_1.datain(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(6) Q=top_1.datain(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(60) Q=top_1.datain(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(61) Q=top_1.datain(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(62) Q=top_1.datain(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(63) Q=top_1.datain(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(64) Q=top_1.datain(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(65) Q=top_1.datain(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(66) Q=top_1.datain(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(67) Q=top_1.datain(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(68) Q=top_1.datain(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(69) Q=top_1.datain(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(7) Q=top_1.datain(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(70) Q=top_1.datain(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(71) Q=top_1.datain(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(72) Q=top_1.datain(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(73) Q=top_1.datain(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(74) Q=top_1.datain(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(75) Q=top_1.datain(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(76) Q=top_1.datain(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(77) Q=top_1.datain(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(78) Q=top_1.datain(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(79) Q=top_1.datain(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(8) Q=top_1.datain(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(80) Q=top_1.datain(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(81) Q=top_1.datain(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(82) Q=top_1.datain(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(83) Q=top_1.datain(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(84) Q=top_1.datain(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(85) Q=top_1.datain(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(86) Q=top_1.datain(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(87) Q=top_1.datain(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(88) Q=top_1.datain(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(89) Q=top_1.datain(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(9) Q=top_1.datain(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(90) Q=top_1.datain(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(91) Q=top_1.datain(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(92) Q=top_1.datain(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(93) Q=top_1.datain(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(94) Q=top_1.datain(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(95) Q=top_1.datain(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(96) Q=top_1.datain(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(97) Q=top_1.datain(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(98) Q=top_1.datain(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain_0(99) Q=top_1.datain(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(1) Q=top_0.datain(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(10) Q=top_0.datain(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(100) Q=top_0.datain(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(101) Q=top_0.datain(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(102) Q=top_0.datain(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(103) Q=top_0.datain(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(104) Q=top_0.datain(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(105) Q=top_0.datain(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(106) Q=top_0.datain(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(107) Q=top_0.datain(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(108) Q=top_0.datain(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(109) Q=top_0.datain(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(11) Q=top_0.datain(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(110) Q=top_0.datain(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(111) Q=top_0.datain(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(112) Q=top_0.datain(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(113) Q=top_0.datain(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(114) Q=top_0.datain(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(115) Q=top_0.datain(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(116) Q=top_0.datain(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(117) Q=top_0.datain(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(118) Q=top_0.datain(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(119) Q=top_0.datain(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(12) Q=top_0.datain(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(120) Q=top_0.datain(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(121) Q=top_0.datain(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(122) Q=top_0.datain(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(123) Q=top_0.datain(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(124) Q=top_0.datain(124) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(125) Q=top_0.datain(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(126) Q=top_0.datain(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(127) Q=top_0.datain(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(13) Q=top_0.datain(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(14) Q=top_0.datain(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(15) Q=top_0.datain(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(16) Q=top_0.datain(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(17) Q=top_0.datain(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(18) Q=top_0.datain(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(19) Q=top_0.datain(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(2) Q=top_0.datain(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(20) Q=top_0.datain(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(21) Q=top_0.datain(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(22) Q=top_0.datain(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(23) Q=top_0.datain(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(24) Q=top_0.datain(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(25) Q=top_0.datain(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(26) Q=top_0.datain(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(27) Q=top_0.datain(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(28) Q=top_0.datain(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(29) Q=top_0.datain(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(3) Q=top_0.datain(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(30) Q=top_0.datain(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(31) Q=top_0.datain(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(32) Q=top_0.datain(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(33) Q=top_0.datain(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(34) Q=top_0.datain(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(35) Q=top_0.datain(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(36) Q=top_0.datain(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(37) Q=top_0.datain(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(38) Q=top_0.datain(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(39) Q=top_0.datain(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(4) Q=top_0.datain(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(40) Q=top_0.datain(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(41) Q=top_0.datain(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(42) Q=top_0.datain(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(43) Q=top_0.datain(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(44) Q=top_0.datain(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(45) Q=top_0.datain(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(46) Q=top_0.datain(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(47) Q=top_0.datain(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(48) Q=top_0.datain(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(49) Q=top_0.datain(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(5) Q=top_0.datain(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(50) Q=top_0.datain(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(51) Q=top_0.datain(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(52) Q=top_0.datain(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(53) Q=top_0.datain(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(54) Q=top_0.datain(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(55) Q=top_0.datain(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(56) Q=top_0.datain(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(57) Q=top_0.datain(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(58) Q=top_0.datain(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(59) Q=top_0.datain(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(6) Q=top_0.datain(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(60) Q=top_0.datain(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(61) Q=top_0.datain(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(62) Q=top_0.datain(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(63) Q=top_0.datain(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(64) Q=top_0.datain(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(65) Q=top_0.datain(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(66) Q=top_0.datain(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(67) Q=top_0.datain(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(68) Q=top_0.datain(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(69) Q=top_0.datain(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(7) Q=top_0.datain(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(70) Q=top_0.datain(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(71) Q=top_0.datain(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(72) Q=top_0.datain(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(73) Q=top_0.datain(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(74) Q=top_0.datain(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(75) Q=top_0.datain(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(76) Q=top_0.datain(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(77) Q=top_0.datain(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(78) Q=top_0.datain(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(79) Q=top_0.datain(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(8) Q=top_0.datain(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(80) Q=top_0.datain(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(81) Q=top_0.datain(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(82) Q=top_0.datain(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(83) Q=top_0.datain(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(84) Q=top_0.datain(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(85) Q=top_0.datain(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(86) Q=top_0.datain(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(87) Q=top_0.datain(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(88) Q=top_0.datain(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(89) Q=top_0.datain(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(9) Q=top_0.datain(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(90) Q=top_0.datain(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(91) Q=top_0.datain(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(92) Q=top_0.datain(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(93) Q=top_0.datain(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(94) Q=top_0.datain(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(95) Q=top_0.datain(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(96) Q=top_0.datain(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(97) Q=top_0.datain(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(98) Q=top_0.datain(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=datain(99) Q=top_0.datain(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=dataout_net_0(0) Q=dataout(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(0) Q=dataout1(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(0) Q=dataout1_0(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(1) Q=dataout1_0(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(10) Q=dataout1_0(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(100) Q=dataout1_0(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(101) Q=dataout1_0(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(102) Q=dataout1_0(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(103) Q=dataout1_0(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(104) Q=dataout1_0(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(105) Q=dataout1_0(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(106) Q=dataout1_0(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(107) Q=dataout1_0(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(109) Q=dataout1_0(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(11) Q=dataout1_0(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(110) Q=dataout1_0(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(111) Q=dataout1_0(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(112) Q=dataout1_0(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(113) Q=dataout1_0(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(114) Q=dataout1_0(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(115) Q=dataout1_0(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(116) Q=dataout1_0(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(117) Q=dataout1_0(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(118) Q=dataout1_0(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(119) Q=dataout1_0(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1_0(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(120) Q=dataout1_0(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(121) Q=dataout1_0(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(122) Q=dataout1_0(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(123) Q=dataout1_0(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1_0(124) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(125) Q=dataout1_0(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(126) Q=dataout1_0(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(127) Q=dataout1_0(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(13) Q=dataout1_0(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(14) Q=dataout1_0(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(15) Q=dataout1_0(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(16) Q=dataout1_0(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(17) Q=dataout1_0(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(18) Q=dataout1_0(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(19) Q=dataout1_0(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(2) Q=dataout1_0(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(20) Q=dataout1_0(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(21) Q=dataout1_0(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(22) Q=dataout1_0(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(23) Q=dataout1_0(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(24) Q=dataout1_0(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(25) Q=dataout1_0(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(26) Q=dataout1_0(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(27) Q=dataout1_0(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1_0(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(29) Q=dataout1_0(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(3) Q=dataout1_0(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(30) Q=dataout1_0(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(31) Q=dataout1_0(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(32) Q=dataout1_0(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(33) Q=dataout1_0(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(34) Q=dataout1_0(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(35) Q=dataout1_0(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(36) Q=dataout1_0(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(37) Q=dataout1_0(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(38) Q=dataout1_0(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(39) Q=dataout1_0(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(4) Q=dataout1_0(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(40) Q=dataout1_0(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(41) Q=dataout1_0(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(42) Q=dataout1_0(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(43) Q=dataout1_0(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1_0(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(45) Q=dataout1_0(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(46) Q=dataout1_0(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(47) Q=dataout1_0(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(48) Q=dataout1_0(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(49) Q=dataout1_0(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(5) Q=dataout1_0(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(50) Q=dataout1_0(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(51) Q=dataout1_0(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(52) Q=dataout1_0(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(53) Q=dataout1_0(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(54) Q=dataout1_0(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(55) Q=dataout1_0(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(56) Q=dataout1_0(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(57) Q=dataout1_0(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(58) Q=dataout1_0(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(59) Q=dataout1_0(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(6) Q=dataout1_0(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1_0(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(61) Q=dataout1_0(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(62) Q=dataout1_0(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(63) Q=dataout1_0(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(64) Q=dataout1_0(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(65) Q=dataout1_0(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(66) Q=dataout1_0(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(67) Q=dataout1_0(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(68) Q=dataout1_0(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(69) Q=dataout1_0(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(7) Q=dataout1_0(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(70) Q=dataout1_0(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(71) Q=dataout1_0(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(72) Q=dataout1_0(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(73) Q=dataout1_0(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(74) Q=dataout1_0(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(75) Q=dataout1_0(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1_0(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(77) Q=dataout1_0(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(78) Q=dataout1_0(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(79) Q=dataout1_0(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(8) Q=dataout1_0(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(80) Q=dataout1_0(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(81) Q=dataout1_0(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(82) Q=dataout1_0(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(83) Q=dataout1_0(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(84) Q=dataout1_0(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(85) Q=dataout1_0(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(86) Q=dataout1_0(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(87) Q=dataout1_0(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(88) Q=dataout1_0(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(89) Q=dataout1_0(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(9) Q=dataout1_0(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(90) Q=dataout1_0(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(91) Q=dataout1_0(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1_0(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(93) Q=dataout1_0(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(94) Q=dataout1_0(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(95) Q=dataout1_0(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(96) Q=dataout1_0(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(97) Q=dataout1_0(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(98) Q=dataout1_0(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(99) Q=dataout1_0(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(1) Q=dataout1(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(10) Q=dataout1(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(100) Q=dataout1(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(101) Q=dataout1(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(102) Q=dataout1(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(103) Q=dataout1(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(104) Q=dataout1(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(105) Q=dataout1(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(106) Q=dataout1(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(107) Q=dataout1(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(109) Q=dataout1(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(11) Q=dataout1(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(110) Q=dataout1(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(111) Q=dataout1(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(112) Q=dataout1(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(113) Q=dataout1(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(114) Q=dataout1(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(115) Q=dataout1(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(116) Q=dataout1(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(117) Q=dataout1(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(118) Q=dataout1(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(119) Q=dataout1(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(120) Q=dataout1(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(121) Q=dataout1(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(122) Q=dataout1(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(123) Q=dataout1(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1(124) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(125) Q=dataout1(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(126) Q=dataout1(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(127) Q=dataout1(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(13) Q=dataout1(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(14) Q=dataout1(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(15) Q=dataout1(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(16) Q=dataout1(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(17) Q=dataout1(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(18) Q=dataout1(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(19) Q=dataout1(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(2) Q=dataout1(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(20) Q=dataout1(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(21) Q=dataout1(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(22) Q=dataout1(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(23) Q=dataout1(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(24) Q=dataout1(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(25) Q=dataout1(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(26) Q=dataout1(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(27) Q=dataout1(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(29) Q=dataout1(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(3) Q=dataout1(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(30) Q=dataout1(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(31) Q=dataout1(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(32) Q=dataout1(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(33) Q=dataout1(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(34) Q=dataout1(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(35) Q=dataout1(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(36) Q=dataout1(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(37) Q=dataout1(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(38) Q=dataout1(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(39) Q=dataout1(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(4) Q=dataout1(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(40) Q=dataout1(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(41) Q=dataout1(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(42) Q=dataout1(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(43) Q=dataout1(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(45) Q=dataout1(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(46) Q=dataout1(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(47) Q=dataout1(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(48) Q=dataout1(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(49) Q=dataout1(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(5) Q=dataout1(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(50) Q=dataout1(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(51) Q=dataout1(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(52) Q=dataout1(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(53) Q=dataout1(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(54) Q=dataout1(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(55) Q=dataout1(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(56) Q=dataout1(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(57) Q=dataout1(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(58) Q=dataout1(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(59) Q=dataout1(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(6) Q=dataout1(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(61) Q=dataout1(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(62) Q=dataout1(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(63) Q=dataout1(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(64) Q=dataout1(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(65) Q=dataout1(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(66) Q=dataout1(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(67) Q=dataout1(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(68) Q=dataout1(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(69) Q=dataout1(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(7) Q=dataout1(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(70) Q=dataout1(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(71) Q=dataout1(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(72) Q=dataout1(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(73) Q=dataout1(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(74) Q=dataout1(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(75) Q=dataout1(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(77) Q=dataout1(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(78) Q=dataout1(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(79) Q=dataout1(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(8) Q=dataout1(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(80) Q=dataout1(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(81) Q=dataout1(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(82) Q=dataout1(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(83) Q=dataout1(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(84) Q=dataout1(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(85) Q=dataout1(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(86) Q=dataout1(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(87) Q=dataout1(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(88) Q=dataout1(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(89) Q=dataout1(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(9) Q=dataout1(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(90) Q=dataout1(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(91) Q=dataout1(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout1(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(93) Q=dataout1(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(94) Q=dataout1(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(95) Q=dataout1(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(96) Q=dataout1(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(97) Q=dataout1(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(98) Q=dataout1(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_net_0(99) Q=dataout1(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(0) Q=dataout_0(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(1) Q=dataout_0(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(10) Q=dataout_0(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(100) Q=dataout_0(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(101) Q=dataout_0(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(102) Q=dataout_0(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(103) Q=dataout_0(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(104) Q=dataout_0(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(105) Q=dataout_0(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(106) Q=dataout_0(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(107) Q=dataout_0(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(109) Q=dataout_0(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(11) Q=dataout_0(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(110) Q=dataout_0(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(111) Q=dataout_0(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(112) Q=dataout_0(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(113) Q=dataout_0(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(114) Q=dataout_0(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(115) Q=dataout_0(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(116) Q=dataout_0(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(117) Q=dataout_0(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(118) Q=dataout_0(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(119) Q=dataout_0(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout_0(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(120) Q=dataout_0(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(121) Q=dataout_0(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(122) Q=dataout_0(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(123) Q=dataout_0(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout_0(124) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(125) Q=dataout_0(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(126) Q=dataout_0(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(127) Q=dataout_0(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(13) Q=dataout_0(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(14) Q=dataout_0(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(15) Q=dataout_0(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(16) Q=dataout_0(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(17) Q=dataout_0(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(18) Q=dataout_0(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(19) Q=dataout_0(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(2) Q=dataout_0(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(20) Q=dataout_0(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(21) Q=dataout_0(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(22) Q=dataout_0(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(23) Q=dataout_0(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(24) Q=dataout_0(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(25) Q=dataout_0(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(26) Q=dataout_0(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(27) Q=dataout_0(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout_0(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(29) Q=dataout_0(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(3) Q=dataout_0(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(30) Q=dataout_0(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(31) Q=dataout_0(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(32) Q=dataout_0(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(33) Q=dataout_0(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(34) Q=dataout_0(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(35) Q=dataout_0(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(36) Q=dataout_0(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(37) Q=dataout_0(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(38) Q=dataout_0(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(39) Q=dataout_0(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(4) Q=dataout_0(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(40) Q=dataout_0(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(41) Q=dataout_0(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(42) Q=dataout_0(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(43) Q=dataout_0(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout_0(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(45) Q=dataout_0(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(46) Q=dataout_0(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(47) Q=dataout_0(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(48) Q=dataout_0(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(49) Q=dataout_0(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(5) Q=dataout_0(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(50) Q=dataout_0(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(51) Q=dataout_0(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(52) Q=dataout_0(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(53) Q=dataout_0(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(54) Q=dataout_0(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(55) Q=dataout_0(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(56) Q=dataout_0(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(57) Q=dataout_0(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(58) Q=dataout_0(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(59) Q=dataout_0(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(6) Q=dataout_0(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout_0(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(61) Q=dataout_0(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(62) Q=dataout_0(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(63) Q=dataout_0(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(64) Q=dataout_0(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(65) Q=dataout_0(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(66) Q=dataout_0(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(67) Q=dataout_0(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(68) Q=dataout_0(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(69) Q=dataout_0(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(7) Q=dataout_0(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(70) Q=dataout_0(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(71) Q=dataout_0(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(72) Q=dataout_0(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(73) Q=dataout_0(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(74) Q=dataout_0(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(75) Q=dataout_0(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout_0(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(77) Q=dataout_0(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(78) Q=dataout_0(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(79) Q=dataout_0(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(8) Q=dataout_0(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(80) Q=dataout_0(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(81) Q=dataout_0(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(82) Q=dataout_0(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(83) Q=dataout_0(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(84) Q=dataout_0(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(85) Q=dataout_0(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(86) Q=dataout_0(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(87) Q=dataout_0(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(88) Q=dataout_0(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(89) Q=dataout_0(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(9) Q=dataout_0(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(90) Q=dataout_0(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(91) Q=dataout_0(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout_0(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(93) Q=dataout_0(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(94) Q=dataout_0(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(95) Q=dataout_0(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(96) Q=dataout_0(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(97) Q=dataout_0(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(98) Q=dataout_0(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_0_net_0(99) Q=dataout_0(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(1) Q=dataout(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(10) Q=dataout(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(100) Q=dataout(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(101) Q=dataout(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(102) Q=dataout(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(103) Q=dataout(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(104) Q=dataout(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(105) Q=dataout(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(106) Q=dataout(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(107) Q=dataout(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(109) Q=dataout(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(11) Q=dataout(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(110) Q=dataout(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(111) Q=dataout(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(112) Q=dataout(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(113) Q=dataout(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(114) Q=dataout(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(115) Q=dataout(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(116) Q=dataout(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(117) Q=dataout(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(118) Q=dataout(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(119) Q=dataout(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(120) Q=dataout(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(121) Q=dataout(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(122) Q=dataout(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(123) Q=dataout(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout(124) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(125) Q=dataout(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(126) Q=dataout(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(127) Q=dataout(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(13) Q=dataout(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(14) Q=dataout(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(15) Q=dataout(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(16) Q=dataout(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(17) Q=dataout(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(18) Q=dataout(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(19) Q=dataout(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(2) Q=dataout(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(20) Q=dataout(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(21) Q=dataout(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(22) Q=dataout(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(23) Q=dataout(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(24) Q=dataout(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(25) Q=dataout(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(26) Q=dataout(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(27) Q=dataout(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(29) Q=dataout(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(3) Q=dataout(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(30) Q=dataout(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(31) Q=dataout(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(32) Q=dataout(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(33) Q=dataout(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(34) Q=dataout(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(35) Q=dataout(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(36) Q=dataout(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(37) Q=dataout(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(38) Q=dataout(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(39) Q=dataout(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(4) Q=dataout(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(40) Q=dataout(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(41) Q=dataout(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(42) Q=dataout(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(43) Q=dataout(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout(44) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(45) Q=dataout(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(46) Q=dataout(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(47) Q=dataout(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(48) Q=dataout(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(49) Q=dataout(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(5) Q=dataout(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(50) Q=dataout(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(51) Q=dataout(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(52) Q=dataout(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(53) Q=dataout(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(54) Q=dataout(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(55) Q=dataout(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(56) Q=dataout(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(57) Q=dataout(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(58) Q=dataout(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(59) Q=dataout(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(6) Q=dataout(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout(60) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(61) Q=dataout(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(62) Q=dataout(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(63) Q=dataout(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(64) Q=dataout(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(65) Q=dataout(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(66) Q=dataout(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(67) Q=dataout(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(68) Q=dataout(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(69) Q=dataout(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(7) Q=dataout(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(70) Q=dataout(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(71) Q=dataout(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(72) Q=dataout(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(73) Q=dataout(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(74) Q=dataout(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(75) Q=dataout(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout(76) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(77) Q=dataout(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(78) Q=dataout(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(79) Q=dataout(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(8) Q=dataout(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(80) Q=dataout(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(81) Q=dataout(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(82) Q=dataout(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(83) Q=dataout(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(84) Q=dataout(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(85) Q=dataout(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(86) Q=dataout(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(87) Q=dataout(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(88) Q=dataout(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(89) Q=dataout(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(9) Q=dataout(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(90) Q=dataout(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(91) Q=dataout(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout1_0_net_0(108) Q=dataout(92) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(93) Q=dataout(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(94) Q=dataout(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(95) Q=dataout(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(96) Q=dataout(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(97) Q=dataout(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(98) Q=dataout(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=dataout_net_0(99) Q=dataout(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=reset Q=top_0.reset +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_LUT4_O_I1 I2=dataout1_0_LUT4_O_I2 I3=dataout1_0_LUT4_O_I3 O=dataout1_0_net_0(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I2 I3=dataout1_0_LUT4_O_3_I2 O=dataout1_0_net_0(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_67_I3 O=dataout1_0_net_0(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I3 I3=dataout1_0_LUT4_O_75_I3 O=dataout1_0_net_0(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_70_I3 O=dataout1_0_net_0(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_95_I3 O=dataout1_0_net_0(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_9_I3 O=dataout1_0_net_0(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_6_I2 O=dataout1_0_net_0(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_91_I3 O=dataout1_0_net_0(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_9_I3 O=dataout1_0_net_0(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_70_I3 O=dataout1_0_net_0(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_75_I3 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_7_I3 I3=dataout1_0_LUT4_O_70_I3 O=dataout1_0_net_0(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_98_I2 O=dataout1_0_net_0(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_91_I3 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_6_I2 O=dataout1_0_net_0(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_98_I2 I3=dataout1_0_LUT4_O_99_I3 O=dataout1_0_net_0(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_89_I2 O=dataout1_0_net_0(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_98_I2 I3=dataout1_0_LUT4_O_8_I3 O=dataout1_0_net_0(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_4_I3 I3=dataout1_0_LUT4_O_70_I3 O=dataout1_0_net_0(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_4_I3 I3=dataout1_0_LUT4_O_67_I3 O=dataout1_0_net_0(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I3 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_93_I3 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_98_I2 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_91_I3 O=dataout1_0_net_0(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_24_I2 I3=dataout1_0_LUT4_O_4_I3 O=dataout1_0_net_0(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_61_I2 I3=dataout1_0_LUT4_O_9_I2 O=dataout1_0_net_0(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_24_I2 I3=dataout1_0_LUT4_O_8_I3 O=dataout1_0_net_0(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_61_I2 I3=dataout1_0_LUT4_O_3_I2 O=dataout1_0_net_0(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_61_I2 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_61_I2 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_24_I2 I3=dataout1_0_LUT4_O_99_I3 O=dataout1_0_net_0(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_6_I2 O=dataout1_0_net_0(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_24_I2 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_24_I2 I3=dataout1_0_LUT4_O_3_I2 O=dataout1_0_net_0(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_24_I2 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_61_I2 I3=dataout1_0_LUT4_O_4_I3 O=dataout1_0_net_0(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_24_I2 I3=dataout1_0_LUT4_O_9_I2 O=dataout1_0_net_0(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(1) I1=top_0.data_encout1(3) I2=top_0.data_encout1(0) I3=top_0.data_encout1(2) O=dataout1_0_LUT4_O_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_61_I2 I3=dataout1_0_LUT4_O_8_I3 O=dataout1_0_net_0(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_61_I2 I3=dataout1_0_LUT4_O_99_I3 O=dataout1_0_net_0(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_91_I3 I3=dataout1_0_LUT4_O_8_I3 O=dataout1_0_net_0(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_89_I2 I3=dataout1_0_LUT4_O_8_I3 O=dataout1_0_net_0(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_7_I2 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_7_I2 O=dataout1_0_net_0(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_6_I2 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I3 I3=dataout1_0_LUT4_O_8_I3 O=dataout1_0_net_0(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I3 I3=dataout1_0_LUT4_O_95_I3 O=dataout1_0_net_0(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_67_I3 I3=dataout1_0_LUT4_O_8_I3 O=dataout1_0_net_0(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_91_I3 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_93_I3 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_91_I3 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_95_I3 O=dataout1_0_net_0(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_67_I3 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I2 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1(4) I2=top_0.data_encout1(6) I3=top_0.data_encout1(5) O=dataout1_0_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I2 I3=dataout1_0_LUT4_O_4_I3 O=dataout1_0_net_0(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I3 I3=dataout1_0_LUT4_O_4_I3 O=dataout1_0_net_0(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_87_I2 O=dataout1_0_net_0(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_6_I2 I3=dataout1_0_LUT4_O_4_I3 O=dataout1_0_net_0(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_4_I3 I3=dataout1_0_LUT4_O_87_I2 O=dataout1_0_net_0(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_89_I2 I3=dataout1_0_LUT4_O_4_I3 O=dataout1_0_net_0(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_6_I2 I3=dataout1_0_LUT4_O_8_I3 O=dataout1_0_net_0(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_89_I2 O=dataout1_0_net_0(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_94_I3 I3=dataout1_0_LUT4_O_87_I2 O=dataout1_0_net_0(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_70_I3 O=dataout1_0_net_0(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_67_I3 O=dataout1_0_net_0(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1(5) I2=top_0.data_encout1(6) I3=top_0.data_encout1(4) O=dataout1_0_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I2 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_75_I3 O=dataout1_0_net_0(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_4_I3 I3=dataout1_0_LUT4_O_75_I3 O=dataout1_0_net_0(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_67_I3 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I3 I3=dataout1_0_LUT4_O_93_I3 O=dataout1_0_net_0(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_95_I3 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_94_I3 I3=dataout1_0_LUT4_O_70_I3 O=dataout1_0_net_0(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_75_I3 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_87_I2 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_70_I3 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_67_I3 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_6_I2 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_91_I3 I3=dataout1_0_LUT4_O_4_I3 O=dataout1_0_net_0(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_61_I2 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(1) I1=top_0.data_encout1(3) I2=top_0.data_encout1(0) I3=top_0.data_encout1(2) O=dataout1_0_LUT4_O_61_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I3 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I3 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_93_I3 O=dataout1_0_net_0(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_7_I2 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_98_I2 I3=dataout1_0_LUT4_O_4_I3 O=dataout1_0_net_0(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_67_I3 O=dataout1_0_net_0(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(0) I1=top_0.data_encout1(2) I2=top_0.data_encout1(1) I3=top_0.data_encout1(3) O=dataout1_0_LUT4_O_67_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I3 I3=dataout1_0_LUT4_O_87_I2 O=dataout1_0_net_0(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_93_I3 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(1) I1=top_0.data_encout1(0) I2=top_0.data_encout1(2) I3=top_0.data_encout1(3) O=dataout1_0_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_7_I2 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I3 I3=dataout1_0_LUT4_O_70_I3 O=dataout1_0_net_0(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(0) I1=top_0.data_encout1(3) I2=top_0.data_encout1(1) I3=top_0.data_encout1(2) O=dataout1_0_LUT4_O_70_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_95_I3 O=dataout1_0_net_0(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_94_I3 I3=dataout1_0_LUT4_O_75_I3 O=dataout1_0_net_0(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_89_I2 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_75_I3 O=dataout1_0_net_0(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_75_I3 O=dataout1_0_net_0(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(1) I1=top_0.data_encout1(3) I2=top_0.data_encout1(2) I3=top_0.data_encout1(0) O=dataout1_0_LUT4_O_75_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_98_I2 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_89_I2 O=dataout1_0_net_0(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_87_I2 O=dataout1_0_net_0(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_95_I3 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(1) I1=top_0.data_encout1(3) I2=top_0.data_encout1(0) I3=top_0.data_encout1(2) O=dataout1_0_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1(4) I2=top_0.data_encout1(6) I3=top_0.data_encout1(5) O=dataout1_0_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I2 I3=dataout1_0_LUT4_O_8_I3 O=dataout1_0_net_0(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I2 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_98_I2 I3=dataout1_0_LUT4_O_3_I2 O=dataout1_0_net_0(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_89_I2 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_87_I2 O=dataout1_0_net_0(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_95_I3 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_4_I3 I3=dataout1_0_LUT4_O_93_I3 O=dataout1_0_net_0(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_7_I2 O=dataout1_0_net_0(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_87_I2 I3=dataout1_0_LUT4_O_87_I3 O=dataout1_0_net_0(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(1) I1=top_0.data_encout1(3) I2=top_0.data_encout1(0) I3=top_0.data_encout1(2) O=dataout1_0_LUT4_O_87_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1(4) I2=top_0.data_encout1(6) I3=top_0.data_encout1(5) O=dataout1_0_LUT4_O_87_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_8_I2 O=dataout1_0_net_0(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_89_I2 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(3) I1=top_0.data_encout1(0) I2=top_0.data_encout1(2) I3=top_0.data_encout1(1) O=dataout1_0_LUT4_O_89_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout1(1) I1=top_0.data_encout1(3) I2=top_0.data_encout1(0) I3=top_0.data_encout1(2) O=dataout1_0_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1(6) I2=top_0.data_encout1(4) I3=top_0.data_encout1(5) O=dataout1_0_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_9_I3 O=dataout1_0_net_0(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_7_I2 I3=dataout1_0_LUT4_O_4_I3 O=dataout1_0_net_0(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_91_I3 O=dataout1_0_net_0(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(3) I1=top_0.data_encout1(0) I2=top_0.data_encout1(1) I3=top_0.data_encout1(2) O=dataout1_0_LUT4_O_91_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_3_I2 I3=dataout1_0_LUT4_O_93_I3 O=dataout1_0_net_0(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_99_I3 I3=dataout1_0_LUT4_O_93_I3 O=dataout1_0_net_0(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(3) I1=top_0.data_encout1(2) I2=top_0.data_encout1(0) I3=top_0.data_encout1(1) O=dataout1_0_LUT4_O_93_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_6_I2 I3=dataout1_0_LUT4_O_94_I3 O=dataout1_0_net_0(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1(5) I2=top_0.data_encout1(4) I3=top_0.data_encout1(6) O=dataout1_0_LUT4_O_94_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_4_I3 I3=dataout1_0_LUT4_O_95_I3 O=dataout1_0_net_0(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(1) I1=top_0.data_encout1(2) I2=top_0.data_encout1(0) I3=top_0.data_encout1(3) O=dataout1_0_LUT4_O_95_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_9_I2 I3=dataout1_0_LUT4_O_7_I2 O=dataout1_0_net_0(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_7_I2 I3=dataout1_0_LUT4_O_8_I3 O=dataout1_0_net_0(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_98_I2 I3=dataout1_0_LUT4_O_7_I3 O=dataout1_0_net_0(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1(3) I1=top_0.data_encout1(1) I2=top_0.data_encout1(0) I3=top_0.data_encout1(2) O=dataout1_0_LUT4_O_98_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_0_LUT4_O_8_I2 I3=dataout1_0_LUT4_O_99_I3 O=dataout1_0_net_0(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1(4) I2=top_0.data_encout1(5) I3=top_0.data_encout1(6) O=dataout1_0_LUT4_O_99_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1(4) I2=top_0.data_encout1(6) I3=top_0.data_encout1(5) O=dataout1_0_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1(2) I1=top_0.data_encout1(3) I2=top_0.data_encout1(0) I3=top_0.data_encout1(1) O=dataout1_0_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_LUT4_O_I1_LUT4_O_I1 I2=dataout1_0_LUT4_O_I1_LUT4_O_I2 I3=dataout1_0_LUT4_O_I1_LUT4_O_I3 O=dataout1_0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(8) I1=dataout1_0_net_0(5) I2=dataout1_0_net_0(66) I3=dataout1_0_net_0(70) O=dataout1_0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(86) I1=dataout1_0_net_0(74) I2=dataout1_0_net_0(73) I3=dataout1_0_net_0(75) O=dataout1_0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=dataout1_0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=dataout1_0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=dataout1_0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(42) I1=dataout1_0_net_0(57) I2=dataout1_0_net_0(38) I3=dataout1_0_net_0(35) O=dataout1_0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(104) I1=dataout1_0_net_0(127) I2=dataout1_0_net_0(107) I3=dataout1_0_net_0(45) O=dataout1_0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(114) I1=dataout1_0_net_0(72) I2=dataout1_0_net_0(98) I3=dataout1_0_net_0(111) O=dataout1_0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_LUT4_O_I2_LUT4_O_I1 I2=dataout1_0_LUT4_O_I2_LUT4_O_I2 I3=dataout1_0_net_0(80) O=dataout1_0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(112) I1=dataout1_0_net_0(48) I2=dataout1_0_net_0(64) I3=dataout1_0_net_0(96) O=dataout1_0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_LUT4_O_9_I2 I1=dataout1_0_LUT4_O_94_I3 I2=dataout1_0_LUT4_O_24_I2 I3=dataout1_0_LUT4_O_61_I2 O=dataout1_0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=top_0.data_encout1(1) I1=dataout1_0_LUT4_O_I3_LUT4_O_I1 I2=dataout1_0_LUT4_O_I3_LUT4_O_I2 I3=dataout1_0_LUT4_O_I3_LUT4_O_I3 O=dataout1_0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_LUT4_O_8_I2 I1=top_0.data_encout1(6) I2=dataout1_0_LUT4_O_6_I2 I3=top_0.data_encout1(0) O=dataout1_0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(25) I1=dataout1_0_net_0(65) I2=dataout1_0_net_0(61) I3=dataout1_0_net_0(101) O=dataout1_0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(69) I1=dataout1_0_net_0(21) I2=dataout1_0_net_0(105) I3=dataout1_0_net_0(40) O=dataout1_0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_2.data_encout1(0) I1=dataout1_LUT4_O_I1 I2=dataout1_LUT4_O_I2 I3=dataout1_LUT4_O_I3 O=dataout1_net_0(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_2_I3 I3=dataout1_LUT4_O_8_I2 O=dataout1_net_0(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_96_I2 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_98_I2 I3=dataout1_LUT4_O_85_I3 O=dataout1_net_0(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_I2 I3=dataout1_LUT4_O_9_I2 O=dataout1_net_0(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I2 I3=dataout1_LUT4_O_7_I2 O=dataout1_net_0(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_I2 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_83_I3 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_I2 I3=dataout1_LUT4_O_85_I3 O=dataout1_net_0(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_2_I3 I3=dataout1_LUT4_O_83_I3 O=dataout1_net_0(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_96_I2 I3=dataout1_LUT4_O_85_I3 O=dataout1_net_0(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_4_I3 I3=dataout1_LUT4_O_75_I3 O=dataout1_net_0(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_96_I2 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_93_I2 I3=dataout1_LUT4_O_9_I2 O=dataout1_net_0(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_97_I3 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_85_I3 I3=dataout1_LUT4_O_75_I3 O=dataout1_net_0(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_93_I2 I3=dataout1_LUT4_O_2_I3 O=dataout1_net_0(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_73_I2 I3=dataout1_LUT4_O_7_I3 O=dataout1_net_0(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I2 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_73_I2 I3=dataout1_LUT4_O_2_I3 O=dataout1_net_0(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_75_I3 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_93_I2 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_93_I2 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_4_I3 I3=dataout1_LUT4_O_9_I3 O=dataout1_net_0(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_2_I3 I3=dataout1_LUT4_O_96_I2 O=dataout1_net_0(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_8_I2 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_75_I3 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_89_I2 I3=dataout1_LUT4_O_4_I3 O=dataout1_net_0(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_4_I3 I3=dataout1_LUT4_O_97_I3 O=dataout1_net_0(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_8_I2 I3=dataout1_LUT4_O_85_I3 O=dataout1_net_0(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_83_I3 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_95_I2 I3=dataout1_LUT4_O_75_I3 O=dataout1_net_0(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_6_I2 I3=dataout1_LUT4_O_2_I3 O=dataout1_net_0(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I3 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_6_I3 I3=dataout1_LUT4_O_I1 O=dataout1_net_0(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_8_I3 I3=dataout1_LUT4_O_I1 O=dataout1_net_0(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_4_I3 I3=dataout1_LUT4_O_I1 O=dataout1_net_0(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_73_I2 I3=dataout1_LUT4_O_4_I3 O=dataout1_net_0(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_2_I3 I3=dataout1_LUT4_O_89_I2 O=dataout1_net_0(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_73_I2 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_73_I2 I3=dataout1_LUT4_O_85_I3 O=dataout1_net_0(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_85_I3 I3=dataout1_LUT4_O_83_I3 O=dataout1_net_0(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I3 I3=dataout1_LUT4_O_75_I3 O=dataout1_net_0(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1(5) I2=top_2.data_encout1(6) I3=top_2.data_encout1(4) O=dataout1_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_6_I2 I3=dataout1_LUT4_O_7_I3 O=dataout1_net_0(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I3 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_4_I3 I3=dataout1_LUT4_O_83_I3 O=dataout1_net_0(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_97_I3 I3=dataout1_LUT4_O_85_I3 O=dataout1_net_0(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_89_I2 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_93_I2 I3=dataout1_LUT4_O_7_I3 O=dataout1_net_0(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_85_I3 I3=dataout1_LUT4_O_9_I3 O=dataout1_net_0(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_73_I2 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_I2 I3=dataout1_LUT4_O_4_I3 O=dataout1_net_0(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_83_I3 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_I2 I3=dataout1_LUT4_O_2_I3 O=dataout1_net_0(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_6_I2 I3=dataout1_LUT4_O_4_I3 O=dataout1_net_0(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_2_I3 I3=dataout1_LUT4_O_7_I2 O=dataout1_net_0(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I2 I3=dataout1_LUT4_O_96_I2 O=dataout1_net_0(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I3 I3=dataout1_LUT4_O_89_I2 O=dataout1_net_0(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_4_I3 I3=dataout1_LUT4_O_8_I2 O=dataout1_net_0(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_2_I3 I3=dataout1_LUT4_O_9_I3 O=dataout1_net_0(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_85_I3 I3=dataout1_LUT4_O_I1 O=dataout1_net_0(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I3 I3=dataout1_LUT4_O_9_I3 O=dataout1_net_0(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_2_I3 I3=dataout1_LUT4_O_75_I3 O=dataout1_net_0(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_I2 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_2_I3 I3=dataout1_LUT4_O_97_I3 O=dataout1_net_0(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1(6) I2=top_2.data_encout1(5) I3=top_2.data_encout1(4) O=dataout1_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_8_I2 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I2 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I2 I3=dataout1_LUT4_O_I1 O=dataout1_net_0(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_97_I3 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I2 I3=dataout1_LUT4_O_85_I3 O=dataout1_net_0(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_6_I2 I3=dataout1_LUT4_O_85_I3 O=dataout1_net_0(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_64_I2 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_6_I2 I3=dataout1_LUT4_O_9_I2 O=dataout1_net_0(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_64_I2 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_64_I2 I3=dataout1_LUT4_O_9_I2 O=dataout1_net_0(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_6_I2 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_6_I2 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_6_I2 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_64_I2 I3=dataout1_LUT4_O_7_I3 O=dataout1_net_0(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_64_I2 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_64_I2 I3=dataout1_LUT4_O_2_I3 O=dataout1_net_0(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_64_I2 I3=dataout1_LUT4_O_4_I3 O=dataout1_net_0(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(1) I1=top_2.data_encout1(2) I2=top_2.data_encout1(3) I3=top_2.data_encout1(0) O=dataout1_LUT4_O_64_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_96_I2 I3=dataout1_LUT4_O_4_I3 O=dataout1_net_0(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I2 I3=dataout1_LUT4_O_4_I3 O=dataout1_net_0(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I3 I3=dataout1_LUT4_O_97_I3 O=dataout1_net_0(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_95_I2 I3=dataout1_LUT4_O_9_I3 O=dataout1_net_0(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_I2 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(1) I1=top_2.data_encout1(2) I2=top_2.data_encout1(3) I3=top_2.data_encout1(0) O=dataout1_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1(5) I2=top_2.data_encout1(4) I3=top_2.data_encout1(6) O=dataout1_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I2 I3=dataout1_LUT4_O_7_I3 O=dataout1_net_0(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I2 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_93_I2 I3=dataout1_LUT4_O_4_I3 O=dataout1_net_0(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_73_I2 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_73_I2 I3=dataout1_LUT4_O_9_I2 O=dataout1_net_0(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(2) I1=top_2.data_encout1(3) I2=top_2.data_encout1(1) I3=top_2.data_encout1(0) O=dataout1_LUT4_O_73_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_89_I2 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I2 I3=dataout1_LUT4_O_75_I3 O=dataout1_net_0(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(0) I1=top_2.data_encout1(2) I2=top_2.data_encout1(3) I3=top_2.data_encout1(1) O=dataout1_LUT4_O_75_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_98_I2 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_98_I2 I3=dataout1_LUT4_O_4_I3 O=dataout1_net_0(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_98_I2 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_2_I3 I3=dataout1_LUT4_O_I1 O=dataout1_net_0(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(1) I1=top_2.data_encout1(2) I2=top_2.data_encout1(3) I3=top_2.data_encout1(0) O=dataout1_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1(6) I2=top_2.data_encout1(4) I3=top_2.data_encout1(5) O=dataout1_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_8_I2 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_98_I2 I3=dataout1_LUT4_O_7_I3 O=dataout1_net_0(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I3 I3=dataout1_LUT4_O_83_I3 O=dataout1_net_0(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_89_I2 I3=dataout1_LUT4_O_85_I3 O=dataout1_net_0(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I2 I3=dataout1_LUT4_O_83_I3 O=dataout1_net_0(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(3) I1=top_2.data_encout1(0) I2=top_2.data_encout1(1) I3=top_2.data_encout1(2) O=dataout1_LUT4_O_83_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_96_I2 I3=dataout1_LUT4_O_7_I3 O=dataout1_net_0(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_93_I2 I3=dataout1_LUT4_O_85_I3 O=dataout1_net_0(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1(5) I2=top_2.data_encout1(4) I3=top_2.data_encout1(6) O=dataout1_LUT4_O_85_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_98_I2 I3=dataout1_LUT4_O_2_I3 O=dataout1_net_0(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_97_I3 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I2 I3=dataout1_LUT4_O_89_I2 O=dataout1_net_0(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_89_I2 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(1) I1=top_2.data_encout1(2) I2=top_2.data_encout1(3) I3=top_2.data_encout1(0) O=dataout1_LUT4_O_89_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_2.data_encout1(1) I1=top_2.data_encout1(2) I2=top_2.data_encout1(3) I3=top_2.data_encout1(0) O=dataout1_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1(5) I2=top_2.data_encout1(4) I3=top_2.data_encout1(6) O=dataout1_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I2 I3=dataout1_LUT4_O_9_I3 O=dataout1_net_0(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_I2 I3=dataout1_LUT4_O_7_I3 O=dataout1_net_0(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_98_I2 I3=dataout1_LUT4_O_6_I3 O=dataout1_net_0(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I2 I3=dataout1_LUT4_O_8_I2 O=dataout1_net_0(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_93_I2 I3=dataout1_LUT4_O_95_I2 O=dataout1_net_0(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(2) I1=top_2.data_encout1(1) I2=top_2.data_encout1(3) I3=top_2.data_encout1(0) O=dataout1_LUT4_O_93_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I3 I3=dataout1_LUT4_O_8_I2 O=dataout1_net_0(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_95_I2 I3=dataout1_LUT4_O_I1 O=dataout1_net_0(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1(5) I2=top_2.data_encout1(4) I3=top_2.data_encout1(6) O=dataout1_LUT4_O_95_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_96_I2 I3=dataout1_LUT4_O_8_I3 O=dataout1_net_0(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(3) I1=top_2.data_encout1(2) I2=top_2.data_encout1(1) I3=top_2.data_encout1(0) O=dataout1_LUT4_O_96_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_9_I2 I3=dataout1_LUT4_O_97_I3 O=dataout1_net_0(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(2) I1=top_2.data_encout1(3) I2=top_2.data_encout1(0) I3=top_2.data_encout1(1) O=dataout1_LUT4_O_97_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_98_I2 I3=dataout1_LUT4_O_9_I2 O=dataout1_net_0(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1(2) I1=top_2.data_encout1(0) I2=top_2.data_encout1(3) I3=top_2.data_encout1(1) O=dataout1_LUT4_O_98_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout1_LUT4_O_7_I3 I3=dataout1_LUT4_O_I1 O=dataout1_net_0(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1(4) I2=top_2.data_encout1(5) I3=top_2.data_encout1(6) O=dataout1_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_2.data_encout1(1) I1=top_2.data_encout1(3) I2=top_2.data_encout1(2) I3=top_2.data_encout1(0) O=dataout1_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_2.data_encout1(1) I1=top_2.data_encout1(3) I2=top_2.data_encout1(0) I3=top_2.data_encout1(2) O=dataout1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_2.data_encout1(1) I1=top_2.data_encout1(2) I2=top_2.data_encout1(0) I3=top_2.data_encout1(3) O=dataout1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_2.data_encout1(1) I1=dataout1_LUT4_O_I3_LUT4_O_I1 I2=dataout1_LUT4_O_I3_LUT4_O_I2 I3=dataout1_LUT4_O_I3_LUT4_O_I3 O=dataout1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_net_0(112) I2=dataout1_net_0(96) I3=dataout1_net_0(64) O=dataout1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_net_0(80) I1=dataout1_net_0(49) I2=dataout1_net_0(113) I3=dataout1_net_0(16) O=dataout1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_net_0(32) I1=dataout1_net_0(17) I2=dataout1_net_0(48) I3=dataout1_net_0(1) O=dataout1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_0_LUT4_O_I2 I3=top_1.data_encout(1) O=dataout_0_net_0(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout_0_LUT4_O_1_I0 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_85_I2 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_85_I2 O=dataout_0_net_0(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_86_I2 O=dataout_0_net_0(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_87_I2 O=dataout_0_net_0(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_88_I2 O=dataout_0_net_0(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_89_I2 O=dataout_0_net_0(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_90_I2 O=dataout_0_net_0(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_1_I0 O=dataout_0_net_0(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_2_I0 O=dataout_0_net_0(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_3_I0 O=dataout_0_net_0(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_4_I0 O=dataout_0_net_0(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout_0_LUT4_O_86_I2 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_5_I0 O=dataout_0_net_0(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_6_I0 O=dataout_0_net_0(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_7_I0 O=dataout_0_net_0(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_8_I0 O=dataout_0_net_0(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_9_I0 O=dataout_0_net_0(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_85_I2 O=dataout_0_net_0(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_86_I2 O=dataout_0_net_0(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_87_I2 O=dataout_0_net_0(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_88_I2 O=dataout_0_net_0(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=top_1.data_encout(5) I3=dataout_0_LUT4_O_89_I2 O=dataout_0_net_0(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout_0_LUT4_O_87_I2 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_88_I2 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_89_I2 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_90_I2 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_1_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_2_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_3_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_4_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(1) I1=top_1.data_encout(3) I2=top_1.data_encout(0) I3=top_1.data_encout(2) O=dataout_0_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_2_I0 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_5_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_6_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_7_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_8_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_9_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_85_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_86_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_87_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_88_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_89_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(0) I1=top_1.data_encout(3) I2=top_1.data_encout(1) I3=top_1.data_encout(2) O=dataout_0_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_3_I0 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(6) I2=dataout_0_LUT4_O_90_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_1_I0 O=dataout_0_net_0(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_2_I0 O=dataout_0_net_0(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_3_I0 O=dataout_0_net_0(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_4_I0 O=dataout_0_net_0(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_5_I0 O=dataout_0_net_0(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_6_I0 O=dataout_0_net_0(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_7_I0 O=dataout_0_net_0(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_8_I0 O=dataout_0_net_0(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_9_I0 O=dataout_0_net_0(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(1) I1=top_1.data_encout(3) I2=top_1.data_encout(0) I3=top_1.data_encout(2) O=dataout_0_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_4_I0 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_85_I2 O=dataout_0_net_0(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_86_I2 O=dataout_0_net_0(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_87_I2 O=dataout_0_net_0(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_88_I2 O=dataout_0_net_0(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_89_I2 O=dataout_0_net_0(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(5) I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_90_I2 O=dataout_0_net_0(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_1_I0 I3=top_1.data_encout(6) O=dataout_0_net_0(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_2_I0 I3=top_1.data_encout(6) O=dataout_0_net_0(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_3_I0 I3=top_1.data_encout(6) O=dataout_0_net_0(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_4_I0 I3=top_1.data_encout(6) O=dataout_0_net_0(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(2) I1=top_1.data_encout(3) I2=top_1.data_encout(0) I3=top_1.data_encout(1) O=dataout_0_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_5_I0 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_5_I0 I3=top_1.data_encout(6) O=dataout_0_net_0(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_6_I0 I3=top_1.data_encout(6) O=dataout_0_net_0(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_7_I0 I3=top_1.data_encout(6) O=dataout_0_net_0(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_8_I0 I3=top_1.data_encout(6) O=dataout_0_net_0(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_9_I0 I3=top_1.data_encout(6) O=dataout_0_net_0(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_85_I2 I3=top_1.data_encout(6) O=dataout_0_net_0(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_86_I2 I3=top_1.data_encout(6) O=dataout_0_net_0(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_87_I2 I3=top_1.data_encout(6) O=dataout_0_net_0(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_88_I2 I3=top_1.data_encout(6) O=dataout_0_net_0(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_89_I2 I3=top_1.data_encout(6) O=dataout_0_net_0(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(0) I1=top_1.data_encout(2) I2=top_1.data_encout(1) I3=top_1.data_encout(3) O=dataout_0_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_6_I0 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(4) I1=top_1.data_encout(5) I2=dataout_0_LUT4_O_90_I2 I3=top_1.data_encout(6) O=dataout_0_net_0(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_1_I0 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_2_I0 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_3_I0 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_4_I0 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_5_I0 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_6_I0 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_7_I0 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_8_I0 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_9_I0 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(1) I1=top_1.data_encout(2) I2=top_1.data_encout(0) I3=top_1.data_encout(3) O=dataout_0_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_7_I0 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_85_I2 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_86_I2 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_87_I2 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_88_I2 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_89_I2 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=dataout_0_LUT4_O_90_I2 I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_1_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_2_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_3_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_4_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(1) I1=top_1.data_encout(0) I2=top_1.data_encout(2) I3=top_1.data_encout(3) O=dataout_0_LUT4_O_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout_0_LUT4_O_8_I0 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_5_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_6_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_7_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_8_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_9_I0 I3=top_1.data_encout(5) O=dataout_0_net_0(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_85_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(1) I1=top_1.data_encout(3) I2=top_1.data_encout(0) I3=top_1.data_encout(2) O=dataout_0_LUT4_O_85_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_86_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(1) I1=top_1.data_encout(3) I2=top_1.data_encout(0) I3=top_1.data_encout(2) O=dataout_0_LUT4_O_86_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_87_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(3) I1=top_1.data_encout(2) I2=top_1.data_encout(0) I3=top_1.data_encout(1) O=dataout_0_LUT4_O_87_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_88_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(3) I1=top_1.data_encout(0) I2=top_1.data_encout(2) I3=top_1.data_encout(1) O=dataout_0_LUT4_O_88_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_89_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(1) I1=top_1.data_encout(3) I2=top_1.data_encout(2) I3=top_1.data_encout(0) O=dataout_0_LUT4_O_89_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout(3) I1=top_1.data_encout(1) I2=top_1.data_encout(0) I3=top_1.data_encout(2) O=dataout_0_LUT4_O_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_9_I0 I1=top_1.data_encout(6) I2=top_1.data_encout(4) I3=top_1.data_encout(5) O=dataout_0_net_0(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(4) I2=dataout_0_LUT4_O_90_I2 I3=top_1.data_encout(5) O=dataout_0_net_0(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(1) I1=top_1.data_encout(3) I2=top_1.data_encout(0) I3=top_1.data_encout(2) O=dataout_0_LUT4_O_90_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_1_I0 O=dataout_0_net_0(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_2_I0 O=dataout_0_net_0(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_3_I0 O=dataout_0_net_0(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_4_I0 O=dataout_0_net_0(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_5_I0 O=dataout_0_net_0(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_6_I0 O=dataout_0_net_0(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_7_I0 O=dataout_0_net_0(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_8_I0 O=dataout_0_net_0(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(6) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=dataout_0_LUT4_O_9_I0 O=dataout_0_net_0(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout(3) I1=top_1.data_encout(0) I2=top_1.data_encout(1) I3=top_1.data_encout(2) O=dataout_0_LUT4_O_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout_0_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout(0) I2=top_1.data_encout(3) I3=top_1.data_encout(2) O=dataout_0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000000000010 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout(5) I2=top_1.data_encout(4) I3=top_1.data_encout(6) O=dataout_0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_3_I2 O=dataout_net_0(49) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_7_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(123) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_57_I2 I3=dataout_LUT4_O_5_I2 O=dataout_net_0(56) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_99_I2 I3=dataout_LUT4_O_98_I3 O=dataout_net_0(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_99_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(96) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(66) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_97_I3 I3=dataout_LUT4_O_6_I3 O=dataout_net_0(70) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_98_I3 I3=dataout_LUT4_O_4_I2 O=dataout_net_0(95) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I3 I3=dataout_LUT4_O_80_I3 O=dataout_net_0(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_3_I2 I3=dataout_LUT4_O_81_I3 O=dataout_net_0(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_97_I3 I3=dataout_LUT4_O_5_I3 O=dataout_net_0(78) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_93_I2 I3=dataout_LUT4_O_98_I3 O=dataout_net_0(83) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_3_I3 I3=dataout_LUT4_O_6_I3 O=dataout_net_0(118) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_4_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(111) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_4_I2 O=dataout_net_0(63) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I2 I3=dataout_LUT4_O_81_I3 O=dataout_net_0(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_81_I3 I3=dataout_LUT4_O_6_I3 O=dataout_net_0(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_89_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(106) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_9_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(100) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_7_I2 I3=dataout_LUT4_O_81_I3 O=dataout_net_0(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_8_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_81_I3 I3=dataout_LUT4_O_80_I3 O=dataout_net_0(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout_LUT4_O_119_I0 I1=dataout_LUT4_O_119_I1 I2=dataout_LUT4_O_119_I2 I3=dataout_LUT4_O_119_I3 O=dataout_net_0(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_LUT4_O_119_I0_LUT4_O_I0 I1=dataout_LUT4_O_119_I0_LUT4_O_I1 I2=dataout_LUT4_O_119_I0_LUT4_O_I2 I3=dataout_LUT4_O_119_I0_LUT4_O_I3 O=dataout_LUT4_O_119_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_net_0(21) I1=dataout_net_0(106) I2=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I2 I3=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3 O=dataout_LUT4_O_119_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout_LUT4_O_I3 I1=dataout_LUT4_O_81_I3 I2=dataout_LUT4_O_6_I3 I3=dataout_net_0(57) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_net_0(96) I1=dataout_net_0(80) I2=dataout_net_0(56) I3=dataout_net_0(48) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(34) I1=dataout_net_0(115) I2=dataout_net_0(84) I3=dataout_net_0(75) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_LUT4_O_80_I3 I1=dataout_LUT4_O_7_I2 I2=dataout_LUT4_O_81_I3 I3=dataout_net_0(100) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout_LUT4_O_I2 I1=dataout_LUT4_O_3_I2 I2=dataout_LUT4_O_81_I3 I3=dataout_net_0(78) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_net_0(105) I1=dataout_net_0(74) I2=dataout_net_0(51) I3=dataout_net_0(67) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(125) I1=dataout_net_0(99) I2=dataout_net_0(86) I3=dataout_net_0(81) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(94) I1=dataout_net_0(13) I2=dataout_net_0(55) I3=dataout_net_0(103) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(50) I1=dataout_net_0(5) I2=dataout_net_0(93) I3=dataout_net_0(127) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_net_0(68) I1=dataout_net_0(27) I2=dataout_net_0(37) I3=dataout_net_0(59) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(9) I1=dataout_net_0(17) I2=dataout_net_0(29) I3=dataout_net_0(25) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(89) I1=dataout_net_0(10) I2=dataout_net_0(98) I3=dataout_net_0(54) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(58) I1=dataout_net_0(121) I2=dataout_net_0(19) I3=dataout_net_0(31) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(63) I1=dataout_net_0(111) I2=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout_LUT4_O_I2 I1=dataout_LUT4_O_93_I2 I2=dataout_LUT4_O_98_I3 I3=dataout_net_0(65) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout_net_0(23) I1=dataout_net_0(95) I2=dataout_net_0(70) I3=dataout_net_0(66) O=dataout_LUT4_O_119_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout_net_0(88) I2=dataout_net_0(120) I3=dataout_net_0(112) O=dataout_LUT4_O_119_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout_net_0(72) I1=dataout_net_0(104) I2=dataout_net_0(16) I3=dataout_net_0(64) O=dataout_LUT4_O_119_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(32) I1=dataout_net_0(24) I2=dataout_net_0(40) I3=dataout_net_0(8) O=dataout_LUT4_O_119_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_LUT4_O_119_I1_LUT4_O_I0 I1=dataout_LUT4_O_119_I1_LUT4_O_I1 I2=dataout_LUT4_O_119_I1_LUT4_O_I2 I3=dataout_LUT4_O_119_I1_LUT4_O_I3 O=dataout_LUT4_O_119_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_net_0(102) I1=dataout_net_0(110) I2=dataout_net_0(119) I3=dataout_net_0(39) O=dataout_LUT4_O_119_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(41) I1=dataout_net_0(14) I2=dataout_net_0(30) I3=dataout_net_0(79) O=dataout_LUT4_O_119_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(97) I1=dataout_net_0(126) I2=dataout_net_0(90) I3=dataout_net_0(91) O=dataout_LUT4_O_119_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(85) I1=dataout_net_0(109) I2=dataout_net_0(73) I3=dataout_net_0(117) O=dataout_LUT4_O_119_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_LUT4_O_119_I2_LUT4_O_I0 I1=dataout_LUT4_O_119_I2_LUT4_O_I1 I2=dataout_LUT4_O_119_I2_LUT4_O_I2 I3=dataout_LUT4_O_119_I2_LUT4_O_I3 O=dataout_LUT4_O_119_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_net_0(45) I1=dataout_net_0(42) I2=dataout_net_0(52) I3=dataout_net_0(20) O=dataout_LUT4_O_119_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(116) I1=dataout_net_0(114) I2=dataout_net_0(35) I3=dataout_net_0(61) O=dataout_LUT4_O_119_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(87) I1=dataout_net_0(53) I2=dataout_net_0(107) I3=dataout_net_0(26) O=dataout_LUT4_O_119_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(4) I1=dataout_net_0(3) I2=dataout_net_0(33) I3=dataout_net_0(15) O=dataout_LUT4_O_119_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_LUT4_O_119_I3_LUT4_O_I0 I1=dataout_LUT4_O_119_I3_LUT4_O_I1 I2=dataout_LUT4_O_119_I3_LUT4_O_I2 I3=dataout_LUT4_O_119_I3_LUT4_O_I3 O=dataout_LUT4_O_119_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout_net_0(122) I1=dataout_net_0(77) I2=dataout_net_0(71) I3=dataout_net_0(69) O=dataout_LUT4_O_119_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(118) I1=dataout_net_0(123) I2=dataout_net_0(36) I3=dataout_net_0(101) O=dataout_LUT4_O_119_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(43) I1=dataout_net_0(38) I2=dataout_net_0(62) I3=dataout_net_0(47) O=dataout_LUT4_O_119_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout_net_0(113) I1=dataout_net_0(46) I2=dataout_net_0(49) I3=dataout_net_0(18) O=dataout_LUT4_O_119_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_8_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(69) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_97_I3 I3=dataout_LUT4_O_80_I3 O=dataout_net_0(71) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_86_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(77) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_89_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(122) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_4_I2 I3=dataout_LUT4_O_81_I3 O=dataout_net_0(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_3_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_93_I2 I3=dataout_LUT4_O_81_I3 O=dataout_net_0(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_9_I2 I3=dataout_LUT4_O_81_I3 O=dataout_net_0(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_9_I3 I3=dataout_LUT4_O_5_I3 O=dataout_net_0(46) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_89_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_7_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(107) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_8_I2 O=dataout_net_0(53) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_98_I3 I3=dataout_LUT4_O_80_I3 O=dataout_net_0(87) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_86_I2 O=dataout_net_0(61) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_93_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(114) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_9_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(116) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_9_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_9_I2 O=dataout_net_0(52) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_3_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(113) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_89_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(42) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_86_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(45) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_8_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(117) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_97_I3 I3=dataout_LUT4_O_96_I3 O=dataout_net_0(73) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_86_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(109) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_8_I2 I3=dataout_LUT4_O_98_I3 O=dataout_net_0(85) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_7_I2 I3=dataout_LUT4_O_98_I3 O=dataout_net_0(91) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_89_I2 I3=dataout_LUT4_O_98_I3 O=dataout_net_0(90) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_3_I3 I3=dataout_LUT4_O_5_I3 O=dataout_net_0(126) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_3_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(97) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(2) I1=top_2.data_encout(1) I2=top_2.data_encout(3) I3=top_2.data_encout(0) O=dataout_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout(5) I2=top_2.data_encout(4) I3=top_2.data_encout(6) O=dataout_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_4_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(47) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_4_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(79) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I3 I3=dataout_LUT4_O_5_I3 O=dataout_net_0(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_81_I3 I3=dataout_LUT4_O_5_I3 O=dataout_net_0(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_96_I3 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(41) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_9_I3 I3=dataout_LUT4_O_80_I3 O=dataout_net_0(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_80_I3 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(119) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I3 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(110) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_6_I3 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(102) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_57_I2 I3=dataout_LUT4_O_81_I3 O=dataout_net_0(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_57_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(0) I1=top_2.data_encout(2) I2=top_2.data_encout(1) I3=top_2.data_encout(3) O=dataout_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_5_I3 O=dataout_net_0(62) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_57_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_99_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_99_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(64) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_99_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_57_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(104) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_57_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(72) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_57_I2 I3=dataout_LUT4_O_98_I3 O=dataout_net_0(88) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_57_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(120) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(0) I1=top_2.data_encout(2) I2=top_2.data_encout(1) I3=top_2.data_encout(3) O=dataout_LUT4_O_57_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_99_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(112) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_4_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout(5) I2=top_2.data_encout(4) I3=top_2.data_encout(6) O=dataout_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_2.data_encout(0) I1=top_2.data_encout(2) I2=top_2.data_encout(1) I3=top_2.data_encout(3) O=dataout_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_9_I3 I3=dataout_LUT4_O_6_I3 O=dataout_net_0(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_93_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_96_I3 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(121) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_89_I2 O=dataout_net_0(58) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_6_I3 O=dataout_net_0(54) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(98) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_89_I2 I3=dataout_LUT4_O_81_I3 O=dataout_net_0(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_98_I3 I3=dataout_LUT4_O_96_I3 O=dataout_net_0(89) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I3 I3=dataout_LUT4_O_96_I3 O=dataout_net_0(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_86_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_3_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(0) I1=top_2.data_encout(3) I2=top_2.data_encout(1) I3=top_2.data_encout(2) O=dataout_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_7_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(43) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_81_I3 I3=dataout_LUT4_O_96_I3 O=dataout_net_0(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_7_I2 O=dataout_net_0(59) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_8_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_7_I2 I3=dataout_LUT4_O_I3 O=dataout_net_0(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_9_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(68) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_4_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(127) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_86_I2 I3=dataout_LUT4_O_98_I3 O=dataout_net_0(93) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_8_I2 I3=dataout_LUT4_O_81_I3 O=dataout_net_0(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I2 I3=dataout_LUT4_O_5_I2 O=dataout_net_0(50) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_80_I3 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(103) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(2) I1=top_2.data_encout(0) I2=top_2.data_encout(1) I3=top_2.data_encout(3) O=dataout_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_8_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(101) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_80_I3 O=dataout_net_0(55) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(3) I1=top_2.data_encout(2) I2=top_2.data_encout(1) I3=top_2.data_encout(0) O=dataout_LUT4_O_80_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_86_I2 I3=dataout_LUT4_O_81_I3 O=dataout_net_0(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout(5) I2=top_2.data_encout(4) I3=top_2.data_encout(6) O=dataout_LUT4_O_81_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_98_I3 I3=dataout_LUT4_O_5_I3 O=dataout_net_0(94) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_98_I3 I3=dataout_LUT4_O_3_I2 O=dataout_net_0(81) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_98_I3 I3=dataout_LUT4_O_6_I3 O=dataout_net_0(86) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_93_I2 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(99) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_86_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(125) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(1) I1=top_2.data_encout(2) I2=top_2.data_encout(0) I3=top_2.data_encout(3) O=dataout_LUT4_O_86_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_93_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(67) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_93_I2 I3=dataout_LUT4_O_5_I2 O=dataout_net_0(51) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_89_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(74) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(0) I1=top_2.data_encout(2) I2=top_2.data_encout(1) I3=top_2.data_encout(3) O=dataout_LUT4_O_89_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_2.data_encout(1) I1=top_2.data_encout(3) I2=top_2.data_encout(0) I3=top_2.data_encout(2) O=dataout_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout(5) I2=top_2.data_encout(6) I3=top_2.data_encout(4) O=dataout_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_9_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_96_I3 I3=dataout_LUT4_O_8_I3 O=dataout_net_0(105) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_7_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(75) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_9_I2 I3=dataout_LUT4_O_98_I3 O=dataout_net_0(84) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_93_I2 I3=dataout_LUT4_O_3_I3 O=dataout_net_0(115) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(2) I1=top_2.data_encout(3) I2=top_2.data_encout(1) I3=top_2.data_encout(0) O=dataout_LUT4_O_93_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I2 I3=dataout_LUT4_O_9_I3 O=dataout_net_0(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I3 I3=dataout_LUT4_O_6_I3 O=dataout_net_0(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_5_I2 I3=dataout_LUT4_O_96_I3 O=dataout_net_0(57) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(2) I1=top_2.data_encout(1) I2=top_2.data_encout(0) I3=top_2.data_encout(3) O=dataout_LUT4_O_96_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_3_I2 I3=dataout_LUT4_O_97_I3 O=dataout_net_0(65) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout(6) I2=top_2.data_encout(5) I3=top_2.data_encout(4) O=dataout_LUT4_O_97_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_I2 I3=dataout_LUT4_O_98_I3 O=dataout_net_0(82) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout(6) I2=top_2.data_encout(4) I3=top_2.data_encout(5) O=dataout_LUT4_O_98_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=dataout_LUT4_O_99_I2 I3=dataout_LUT4_O_5_I2 O=dataout_net_0(48) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout(0) I1=top_2.data_encout(2) I2=top_2.data_encout(1) I3=top_2.data_encout(3) O=dataout_LUT4_O_99_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_2.data_encout(0) I1=top_2.data_encout(1) I2=top_2.data_encout(3) I3=top_2.data_encout(2) O=dataout_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout(5) I2=top_2.data_encout(4) I3=top_2.data_encout(6) O=dataout_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_2.data_encout(0) I1=top_2.data_encout(2) I2=top_2.data_encout(3) I3=top_2.data_encout(1) O=dataout_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout(4) I2=top_2.data_encout(5) I3=top_2.data_encout(6) O=dataout_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=top_0.U011.datain(127) D=top_0.data_encin1_ff_CQZ_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(126) D=top_0.data_encin1_ff_CQZ_1_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(117) D=top_0.data_encin1_ff_CQZ_10_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(27) D=top_0.data_encin1_ff_CQZ_100_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(27) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_100_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(26) D=top_0.data_encin1_ff_CQZ_101_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(26) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_101_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(25) D=top_0.data_encin1_ff_CQZ_102_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(25) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_102_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(24) D=top_0.data_encin1_ff_CQZ_103_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(24) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_103_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(23) D=top_0.data_encin1_ff_CQZ_104_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(23) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_104_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(22) D=top_0.data_encin1_ff_CQZ_105_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(22) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_105_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(21) D=top_0.data_encin1_ff_CQZ_106_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(21) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_106_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(20) D=top_0.data_encin1_ff_CQZ_107_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(20) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_107_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(19) D=top_0.data_encin1_ff_CQZ_108_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(19) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_108_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(18) D=top_0.data_encin1_ff_CQZ_109_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(18) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_109_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(117) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(116) D=top_0.data_encin1_ff_CQZ_11_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(17) D=top_0.data_encin1_ff_CQZ_110_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(17) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_110_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(16) D=top_0.data_encin1_ff_CQZ_111_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(16) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_111_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(15) D=top_0.data_encin1_ff_CQZ_112_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(15) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_112_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(14) D=top_0.data_encin1_ff_CQZ_113_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(14) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_113_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(13) D=top_0.data_encin1_ff_CQZ_114_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(13) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_114_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(12) D=top_0.data_encin1_ff_CQZ_115_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(12) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_115_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(11) D=top_0.data_encin1_ff_CQZ_116_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(11) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_116_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(10) D=top_0.data_encin1_ff_CQZ_117_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(10) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_117_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(9) D=top_0.data_encin1_ff_CQZ_118_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(9) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_118_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(8) D=top_0.data_encin1_ff_CQZ_119_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(8) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_119_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(116) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(115) D=top_0.data_encin1_ff_CQZ_12_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(7) D=top_0.data_encin1_ff_CQZ_120_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(7) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_120_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(6) D=top_0.data_encin1_ff_CQZ_121_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(6) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_121_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(5) D=top_0.data_encin1_ff_CQZ_122_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(5) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_122_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(4) D=top_0.data_encin1_ff_CQZ_123_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(4) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_123_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(3) D=top_0.data_encin1_ff_CQZ_124_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(3) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_124_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(2) D=top_0.data_encin1_ff_CQZ_125_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(2) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_125_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(1) D=top_0.data_encin1_ff_CQZ_126_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(1) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_126_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(0) D=top_0.data_encin1_ff_CQZ_127_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(0) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_127_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(115) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(114) D=top_0.data_encin1_ff_CQZ_13_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(114) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(113) D=top_0.data_encin1_ff_CQZ_14_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(113) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(112) D=top_0.data_encin1_ff_CQZ_15_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(112) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(111) D=top_0.data_encin1_ff_CQZ_16_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(111) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(110) D=top_0.data_encin1_ff_CQZ_17_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(110) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(109) D=top_0.data_encin1_ff_CQZ_18_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(109) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(108) D=top_0.data_encin1_ff_CQZ_19_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(108) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(126) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(125) D=top_0.data_encin1_ff_CQZ_2_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(107) D=top_0.data_encin1_ff_CQZ_20_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(107) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(106) D=top_0.data_encin1_ff_CQZ_21_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(106) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(105) D=top_0.data_encin1_ff_CQZ_22_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(105) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(104) D=top_0.data_encin1_ff_CQZ_23_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(104) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(103) D=top_0.data_encin1_ff_CQZ_24_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(103) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(102) D=top_0.data_encin1_ff_CQZ_25_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(102) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(101) D=top_0.data_encin1_ff_CQZ_26_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(101) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(100) D=top_0.data_encin1_ff_CQZ_27_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(100) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(99) D=top_0.data_encin1_ff_CQZ_28_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(99) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(98) D=top_0.data_encin1_ff_CQZ_29_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(98) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(125) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(124) D=top_0.data_encin1_ff_CQZ_3_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(97) D=top_0.data_encin1_ff_CQZ_30_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(97) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_30_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(96) D=top_0.data_encin1_ff_CQZ_31_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(96) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_31_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(95) D=top_0.data_encin1_ff_CQZ_32_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(95) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_32_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(94) D=top_0.data_encin1_ff_CQZ_33_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(94) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_33_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(93) D=top_0.data_encin1_ff_CQZ_34_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(93) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_34_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(92) D=top_0.data_encin1_ff_CQZ_35_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(92) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_35_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(91) D=top_0.data_encin1_ff_CQZ_36_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(91) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_36_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(90) D=top_0.data_encin1_ff_CQZ_37_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(90) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_37_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(89) D=top_0.data_encin1_ff_CQZ_38_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(89) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_38_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(88) D=top_0.data_encin1_ff_CQZ_39_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(88) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_39_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(124) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(123) D=top_0.data_encin1_ff_CQZ_4_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(87) D=top_0.data_encin1_ff_CQZ_40_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(87) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_40_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(86) D=top_0.data_encin1_ff_CQZ_41_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(86) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_41_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(85) D=top_0.data_encin1_ff_CQZ_42_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(85) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_42_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(84) D=top_0.data_encin1_ff_CQZ_43_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(84) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_43_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(83) D=top_0.data_encin1_ff_CQZ_44_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(83) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_44_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(82) D=top_0.data_encin1_ff_CQZ_45_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(82) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_45_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(81) D=top_0.data_encin1_ff_CQZ_46_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(81) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_46_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(80) D=top_0.data_encin1_ff_CQZ_47_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(80) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_47_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(79) D=top_0.data_encin1_ff_CQZ_48_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(79) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_48_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(78) D=top_0.data_encin1_ff_CQZ_49_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(78) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_49_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(123) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(122) D=top_0.data_encin1_ff_CQZ_5_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(77) D=top_0.data_encin1_ff_CQZ_50_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(77) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_50_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(76) D=top_0.data_encin1_ff_CQZ_51_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(76) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_51_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(75) D=top_0.data_encin1_ff_CQZ_52_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(75) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_52_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(74) D=top_0.data_encin1_ff_CQZ_53_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(74) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_53_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(73) D=top_0.data_encin1_ff_CQZ_54_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(73) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_54_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(72) D=top_0.data_encin1_ff_CQZ_55_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(72) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_55_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(71) D=top_0.data_encin1_ff_CQZ_56_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(71) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_56_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(70) D=top_0.data_encin1_ff_CQZ_57_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(70) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_57_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(69) D=top_0.data_encin1_ff_CQZ_58_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(69) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_58_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(68) D=top_0.data_encin1_ff_CQZ_59_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(68) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_59_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(122) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(121) D=top_0.data_encin1_ff_CQZ_6_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(67) D=top_0.data_encin1_ff_CQZ_60_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(67) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_60_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(66) D=top_0.data_encin1_ff_CQZ_61_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(66) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_61_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(65) D=top_0.data_encin1_ff_CQZ_62_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(65) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_62_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(64) D=top_0.data_encin1_ff_CQZ_63_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(64) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_63_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(63) D=top_0.data_encin1_ff_CQZ_64_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(63) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_64_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(62) D=top_0.data_encin1_ff_CQZ_65_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(62) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_65_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(61) D=top_0.data_encin1_ff_CQZ_66_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(61) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_66_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(60) D=top_0.data_encin1_ff_CQZ_67_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(60) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_67_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(59) D=top_0.data_encin1_ff_CQZ_68_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(59) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_68_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(58) D=top_0.data_encin1_ff_CQZ_69_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(58) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_69_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(121) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(120) D=top_0.data_encin1_ff_CQZ_7_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(57) D=top_0.data_encin1_ff_CQZ_70_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(57) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_70_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(56) D=top_0.data_encin1_ff_CQZ_71_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(56) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_71_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(55) D=top_0.data_encin1_ff_CQZ_72_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(55) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_72_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(54) D=top_0.data_encin1_ff_CQZ_73_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(54) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_73_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(53) D=top_0.data_encin1_ff_CQZ_74_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(53) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_74_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(52) D=top_0.data_encin1_ff_CQZ_75_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(52) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_75_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(51) D=top_0.data_encin1_ff_CQZ_76_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(51) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_76_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(50) D=top_0.data_encin1_ff_CQZ_77_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(50) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_77_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(49) D=top_0.data_encin1_ff_CQZ_78_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(49) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_78_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(48) D=top_0.data_encin1_ff_CQZ_79_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(48) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_79_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(120) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(119) D=top_0.data_encin1_ff_CQZ_8_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(47) D=top_0.data_encin1_ff_CQZ_80_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(47) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_80_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(46) D=top_0.data_encin1_ff_CQZ_81_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(46) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_81_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(45) D=top_0.data_encin1_ff_CQZ_82_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(45) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_82_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(44) D=top_0.data_encin1_ff_CQZ_83_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(44) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_83_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(43) D=top_0.data_encin1_ff_CQZ_84_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(43) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_84_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(42) D=top_0.data_encin1_ff_CQZ_85_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(42) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_85_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(41) D=top_0.data_encin1_ff_CQZ_86_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(41) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_86_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(40) D=top_0.data_encin1_ff_CQZ_87_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(40) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_87_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(39) D=top_0.data_encin1_ff_CQZ_88_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(39) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_88_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(38) D=top_0.data_encin1_ff_CQZ_89_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(38) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_89_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(119) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(118) D=top_0.data_encin1_ff_CQZ_9_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U011.datain(37) D=top_0.data_encin1_ff_CQZ_90_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(37) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_90_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(36) D=top_0.data_encin1_ff_CQZ_91_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(36) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_91_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(35) D=top_0.data_encin1_ff_CQZ_92_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(35) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_92_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(34) D=top_0.data_encin1_ff_CQZ_93_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(34) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_93_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(33) D=top_0.data_encin1_ff_CQZ_94_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(33) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_94_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(32) D=top_0.data_encin1_ff_CQZ_95_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(32) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_95_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(31) D=top_0.data_encin1_ff_CQZ_96_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(31) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_96_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(30) D=top_0.data_encin1_ff_CQZ_97_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(30) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_97_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(29) D=top_0.data_encin1_ff_CQZ_98_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(29) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_98_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U011.datain(28) D=top_0.data_encin1_ff_CQZ_99_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(28) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_99_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(118) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain1(127) I3=top_0.reset O=top_0.data_encin1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(127) D=top_0.data_encin_ff_CQZ_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(126) D=top_0.data_encin_ff_CQZ_1_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(117) D=top_0.data_encin_ff_CQZ_10_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(27) D=top_0.data_encin_ff_CQZ_100_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(27) I3=top_0.reset O=top_0.data_encin_ff_CQZ_100_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(26) D=top_0.data_encin_ff_CQZ_101_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(26) I3=top_0.reset O=top_0.data_encin_ff_CQZ_101_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(25) D=top_0.data_encin_ff_CQZ_102_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(25) I3=top_0.reset O=top_0.data_encin_ff_CQZ_102_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(24) D=top_0.data_encin_ff_CQZ_103_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(24) I3=top_0.reset O=top_0.data_encin_ff_CQZ_103_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(23) D=top_0.data_encin_ff_CQZ_104_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(23) I3=top_0.reset O=top_0.data_encin_ff_CQZ_104_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(22) D=top_0.data_encin_ff_CQZ_105_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(22) I3=top_0.reset O=top_0.data_encin_ff_CQZ_105_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(21) D=top_0.data_encin_ff_CQZ_106_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(21) I3=top_0.reset O=top_0.data_encin_ff_CQZ_106_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(20) D=top_0.data_encin_ff_CQZ_107_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(20) I3=top_0.reset O=top_0.data_encin_ff_CQZ_107_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(19) D=top_0.data_encin_ff_CQZ_108_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(19) I3=top_0.reset O=top_0.data_encin_ff_CQZ_108_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(18) D=top_0.data_encin_ff_CQZ_109_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(18) I3=top_0.reset O=top_0.data_encin_ff_CQZ_109_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(117) I3=top_0.reset O=top_0.data_encin_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(116) D=top_0.data_encin_ff_CQZ_11_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(17) D=top_0.data_encin_ff_CQZ_110_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(17) I3=top_0.reset O=top_0.data_encin_ff_CQZ_110_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(16) D=top_0.data_encin_ff_CQZ_111_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(16) I3=top_0.reset O=top_0.data_encin_ff_CQZ_111_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(15) D=top_0.data_encin_ff_CQZ_112_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(15) I3=top_0.reset O=top_0.data_encin_ff_CQZ_112_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(14) D=top_0.data_encin_ff_CQZ_113_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(14) I3=top_0.reset O=top_0.data_encin_ff_CQZ_113_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(13) D=top_0.data_encin_ff_CQZ_114_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(13) I3=top_0.reset O=top_0.data_encin_ff_CQZ_114_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(12) D=top_0.data_encin_ff_CQZ_115_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(12) I3=top_0.reset O=top_0.data_encin_ff_CQZ_115_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(11) D=top_0.data_encin_ff_CQZ_116_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(11) I3=top_0.reset O=top_0.data_encin_ff_CQZ_116_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(10) D=top_0.data_encin_ff_CQZ_117_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(10) I3=top_0.reset O=top_0.data_encin_ff_CQZ_117_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(9) D=top_0.data_encin_ff_CQZ_118_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(9) I3=top_0.reset O=top_0.data_encin_ff_CQZ_118_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(8) D=top_0.data_encin_ff_CQZ_119_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(8) I3=top_0.reset O=top_0.data_encin_ff_CQZ_119_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(116) I3=top_0.reset O=top_0.data_encin_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(115) D=top_0.data_encin_ff_CQZ_12_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(7) D=top_0.data_encin_ff_CQZ_120_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(7) I3=top_0.reset O=top_0.data_encin_ff_CQZ_120_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(6) D=top_0.data_encin_ff_CQZ_121_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(6) I3=top_0.reset O=top_0.data_encin_ff_CQZ_121_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(5) D=top_0.data_encin_ff_CQZ_122_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(5) I3=top_0.reset O=top_0.data_encin_ff_CQZ_122_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(4) D=top_0.data_encin_ff_CQZ_123_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(4) I3=top_0.reset O=top_0.data_encin_ff_CQZ_123_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(3) D=top_0.data_encin_ff_CQZ_124_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(3) I3=top_0.reset O=top_0.data_encin_ff_CQZ_124_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(2) D=top_0.data_encin_ff_CQZ_125_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(2) I3=top_0.reset O=top_0.data_encin_ff_CQZ_125_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(1) D=top_0.data_encin_ff_CQZ_126_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(1) I3=top_0.reset O=top_0.data_encin_ff_CQZ_126_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(0) D=top_0.data_encin_ff_CQZ_127_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(0) I3=top_0.reset O=top_0.data_encin_ff_CQZ_127_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(115) I3=top_0.reset O=top_0.data_encin_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(114) D=top_0.data_encin_ff_CQZ_13_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(114) I3=top_0.reset O=top_0.data_encin_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(113) D=top_0.data_encin_ff_CQZ_14_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(113) I3=top_0.reset O=top_0.data_encin_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(112) D=top_0.data_encin_ff_CQZ_15_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(112) I3=top_0.reset O=top_0.data_encin_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(111) D=top_0.data_encin_ff_CQZ_16_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(111) I3=top_0.reset O=top_0.data_encin_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(110) D=top_0.data_encin_ff_CQZ_17_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(110) I3=top_0.reset O=top_0.data_encin_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(109) D=top_0.data_encin_ff_CQZ_18_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(109) I3=top_0.reset O=top_0.data_encin_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(108) D=top_0.data_encin_ff_CQZ_19_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(108) I3=top_0.reset O=top_0.data_encin_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(126) I3=top_0.reset O=top_0.data_encin_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(125) D=top_0.data_encin_ff_CQZ_2_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(107) D=top_0.data_encin_ff_CQZ_20_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(107) I3=top_0.reset O=top_0.data_encin_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(106) D=top_0.data_encin_ff_CQZ_21_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(106) I3=top_0.reset O=top_0.data_encin_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(105) D=top_0.data_encin_ff_CQZ_22_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(105) I3=top_0.reset O=top_0.data_encin_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(104) D=top_0.data_encin_ff_CQZ_23_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(104) I3=top_0.reset O=top_0.data_encin_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(103) D=top_0.data_encin_ff_CQZ_24_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(103) I3=top_0.reset O=top_0.data_encin_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(102) D=top_0.data_encin_ff_CQZ_25_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(102) I3=top_0.reset O=top_0.data_encin_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(101) D=top_0.data_encin_ff_CQZ_26_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(101) I3=top_0.reset O=top_0.data_encin_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(100) D=top_0.data_encin_ff_CQZ_27_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(100) I3=top_0.reset O=top_0.data_encin_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(99) D=top_0.data_encin_ff_CQZ_28_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(99) I3=top_0.reset O=top_0.data_encin_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(98) D=top_0.data_encin_ff_CQZ_29_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(98) I3=top_0.reset O=top_0.data_encin_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(125) I3=top_0.reset O=top_0.data_encin_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(124) D=top_0.data_encin_ff_CQZ_3_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(97) D=top_0.data_encin_ff_CQZ_30_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(97) I3=top_0.reset O=top_0.data_encin_ff_CQZ_30_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(96) D=top_0.data_encin_ff_CQZ_31_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(96) I3=top_0.reset O=top_0.data_encin_ff_CQZ_31_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(95) D=top_0.data_encin_ff_CQZ_32_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(95) I3=top_0.reset O=top_0.data_encin_ff_CQZ_32_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(94) D=top_0.data_encin_ff_CQZ_33_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(94) I3=top_0.reset O=top_0.data_encin_ff_CQZ_33_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(93) D=top_0.data_encin_ff_CQZ_34_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(93) I3=top_0.reset O=top_0.data_encin_ff_CQZ_34_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(92) D=top_0.data_encin_ff_CQZ_35_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(92) I3=top_0.reset O=top_0.data_encin_ff_CQZ_35_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(91) D=top_0.data_encin_ff_CQZ_36_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(91) I3=top_0.reset O=top_0.data_encin_ff_CQZ_36_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(90) D=top_0.data_encin_ff_CQZ_37_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(90) I3=top_0.reset O=top_0.data_encin_ff_CQZ_37_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(89) D=top_0.data_encin_ff_CQZ_38_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(89) I3=top_0.reset O=top_0.data_encin_ff_CQZ_38_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(88) D=top_0.data_encin_ff_CQZ_39_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(88) I3=top_0.reset O=top_0.data_encin_ff_CQZ_39_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(124) I3=top_0.reset O=top_0.data_encin_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(123) D=top_0.data_encin_ff_CQZ_4_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(87) D=top_0.data_encin_ff_CQZ_40_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(87) I3=top_0.reset O=top_0.data_encin_ff_CQZ_40_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(86) D=top_0.data_encin_ff_CQZ_41_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(86) I3=top_0.reset O=top_0.data_encin_ff_CQZ_41_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(85) D=top_0.data_encin_ff_CQZ_42_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(85) I3=top_0.reset O=top_0.data_encin_ff_CQZ_42_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(84) D=top_0.data_encin_ff_CQZ_43_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(84) I3=top_0.reset O=top_0.data_encin_ff_CQZ_43_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(83) D=top_0.data_encin_ff_CQZ_44_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(83) I3=top_0.reset O=top_0.data_encin_ff_CQZ_44_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(82) D=top_0.data_encin_ff_CQZ_45_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(82) I3=top_0.reset O=top_0.data_encin_ff_CQZ_45_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(81) D=top_0.data_encin_ff_CQZ_46_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(81) I3=top_0.reset O=top_0.data_encin_ff_CQZ_46_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(80) D=top_0.data_encin_ff_CQZ_47_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(80) I3=top_0.reset O=top_0.data_encin_ff_CQZ_47_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(79) D=top_0.data_encin_ff_CQZ_48_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(79) I3=top_0.reset O=top_0.data_encin_ff_CQZ_48_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(78) D=top_0.data_encin_ff_CQZ_49_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(78) I3=top_0.reset O=top_0.data_encin_ff_CQZ_49_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(123) I3=top_0.reset O=top_0.data_encin_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(122) D=top_0.data_encin_ff_CQZ_5_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(77) D=top_0.data_encin_ff_CQZ_50_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(77) I3=top_0.reset O=top_0.data_encin_ff_CQZ_50_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(76) D=top_0.data_encin_ff_CQZ_51_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(76) I3=top_0.reset O=top_0.data_encin_ff_CQZ_51_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(75) D=top_0.data_encin_ff_CQZ_52_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(75) I3=top_0.reset O=top_0.data_encin_ff_CQZ_52_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(74) D=top_0.data_encin_ff_CQZ_53_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(74) I3=top_0.reset O=top_0.data_encin_ff_CQZ_53_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(73) D=top_0.data_encin_ff_CQZ_54_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(73) I3=top_0.reset O=top_0.data_encin_ff_CQZ_54_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(72) D=top_0.data_encin_ff_CQZ_55_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(72) I3=top_0.reset O=top_0.data_encin_ff_CQZ_55_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(71) D=top_0.data_encin_ff_CQZ_56_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(71) I3=top_0.reset O=top_0.data_encin_ff_CQZ_56_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(70) D=top_0.data_encin_ff_CQZ_57_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(70) I3=top_0.reset O=top_0.data_encin_ff_CQZ_57_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(69) D=top_0.data_encin_ff_CQZ_58_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(69) I3=top_0.reset O=top_0.data_encin_ff_CQZ_58_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(68) D=top_0.data_encin_ff_CQZ_59_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(68) I3=top_0.reset O=top_0.data_encin_ff_CQZ_59_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(122) I3=top_0.reset O=top_0.data_encin_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(121) D=top_0.data_encin_ff_CQZ_6_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(67) D=top_0.data_encin_ff_CQZ_60_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(67) I3=top_0.reset O=top_0.data_encin_ff_CQZ_60_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(66) D=top_0.data_encin_ff_CQZ_61_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(66) I3=top_0.reset O=top_0.data_encin_ff_CQZ_61_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(65) D=top_0.data_encin_ff_CQZ_62_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(65) I3=top_0.reset O=top_0.data_encin_ff_CQZ_62_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(64) D=top_0.data_encin_ff_CQZ_63_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(64) I3=top_0.reset O=top_0.data_encin_ff_CQZ_63_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(63) D=top_0.data_encin_ff_CQZ_64_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(63) I3=top_0.reset O=top_0.data_encin_ff_CQZ_64_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(62) D=top_0.data_encin_ff_CQZ_65_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(62) I3=top_0.reset O=top_0.data_encin_ff_CQZ_65_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(61) D=top_0.data_encin_ff_CQZ_66_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(61) I3=top_0.reset O=top_0.data_encin_ff_CQZ_66_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(60) D=top_0.data_encin_ff_CQZ_67_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(60) I3=top_0.reset O=top_0.data_encin_ff_CQZ_67_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(59) D=top_0.data_encin_ff_CQZ_68_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(59) I3=top_0.reset O=top_0.data_encin_ff_CQZ_68_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(58) D=top_0.data_encin_ff_CQZ_69_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(58) I3=top_0.reset O=top_0.data_encin_ff_CQZ_69_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(121) I3=top_0.reset O=top_0.data_encin_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(120) D=top_0.data_encin_ff_CQZ_7_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(57) D=top_0.data_encin_ff_CQZ_70_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(57) I3=top_0.reset O=top_0.data_encin_ff_CQZ_70_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(56) D=top_0.data_encin_ff_CQZ_71_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(56) I3=top_0.reset O=top_0.data_encin_ff_CQZ_71_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(55) D=top_0.data_encin_ff_CQZ_72_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(55) I3=top_0.reset O=top_0.data_encin_ff_CQZ_72_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(54) D=top_0.data_encin_ff_CQZ_73_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(54) I3=top_0.reset O=top_0.data_encin_ff_CQZ_73_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(53) D=top_0.data_encin_ff_CQZ_74_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(53) I3=top_0.reset O=top_0.data_encin_ff_CQZ_74_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(52) D=top_0.data_encin_ff_CQZ_75_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(52) I3=top_0.reset O=top_0.data_encin_ff_CQZ_75_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(51) D=top_0.data_encin_ff_CQZ_76_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(51) I3=top_0.reset O=top_0.data_encin_ff_CQZ_76_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(50) D=top_0.data_encin_ff_CQZ_77_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(50) I3=top_0.reset O=top_0.data_encin_ff_CQZ_77_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(49) D=top_0.data_encin_ff_CQZ_78_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(49) I3=top_0.reset O=top_0.data_encin_ff_CQZ_78_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(48) D=top_0.data_encin_ff_CQZ_79_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(48) I3=top_0.reset O=top_0.data_encin_ff_CQZ_79_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(120) I3=top_0.reset O=top_0.data_encin_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(119) D=top_0.data_encin_ff_CQZ_8_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(47) D=top_0.data_encin_ff_CQZ_80_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(47) I3=top_0.reset O=top_0.data_encin_ff_CQZ_80_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(46) D=top_0.data_encin_ff_CQZ_81_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(46) I3=top_0.reset O=top_0.data_encin_ff_CQZ_81_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(45) D=top_0.data_encin_ff_CQZ_82_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(45) I3=top_0.reset O=top_0.data_encin_ff_CQZ_82_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(44) D=top_0.data_encin_ff_CQZ_83_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(44) I3=top_0.reset O=top_0.data_encin_ff_CQZ_83_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(43) D=top_0.data_encin_ff_CQZ_84_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(43) I3=top_0.reset O=top_0.data_encin_ff_CQZ_84_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(42) D=top_0.data_encin_ff_CQZ_85_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(42) I3=top_0.reset O=top_0.data_encin_ff_CQZ_85_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(41) D=top_0.data_encin_ff_CQZ_86_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(41) I3=top_0.reset O=top_0.data_encin_ff_CQZ_86_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(40) D=top_0.data_encin_ff_CQZ_87_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(40) I3=top_0.reset O=top_0.data_encin_ff_CQZ_87_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(39) D=top_0.data_encin_ff_CQZ_88_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(39) I3=top_0.reset O=top_0.data_encin_ff_CQZ_88_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(38) D=top_0.data_encin_ff_CQZ_89_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(38) I3=top_0.reset O=top_0.data_encin_ff_CQZ_89_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(119) I3=top_0.reset O=top_0.data_encin_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(118) D=top_0.data_encin_ff_CQZ_9_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.U01.datain(37) D=top_0.data_encin_ff_CQZ_90_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(37) I3=top_0.reset O=top_0.data_encin_ff_CQZ_90_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(36) D=top_0.data_encin_ff_CQZ_91_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(36) I3=top_0.reset O=top_0.data_encin_ff_CQZ_91_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(35) D=top_0.data_encin_ff_CQZ_92_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(35) I3=top_0.reset O=top_0.data_encin_ff_CQZ_92_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(34) D=top_0.data_encin_ff_CQZ_93_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(34) I3=top_0.reset O=top_0.data_encin_ff_CQZ_93_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(33) D=top_0.data_encin_ff_CQZ_94_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(33) I3=top_0.reset O=top_0.data_encin_ff_CQZ_94_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(32) D=top_0.data_encin_ff_CQZ_95_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(32) I3=top_0.reset O=top_0.data_encin_ff_CQZ_95_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(31) D=top_0.data_encin_ff_CQZ_96_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(31) I3=top_0.reset O=top_0.data_encin_ff_CQZ_96_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(30) D=top_0.data_encin_ff_CQZ_97_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(30) I3=top_0.reset O=top_0.data_encin_ff_CQZ_97_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(29) D=top_0.data_encin_ff_CQZ_98_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(29) I3=top_0.reset O=top_0.data_encin_ff_CQZ_98_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.U01.datain(28) D=top_0.data_encin_ff_CQZ_99_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:74.5-83.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(28) I3=top_0.reset O=top_0.data_encin_ff_CQZ_99_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(118) I3=top_0.reset O=top_0.data_encin_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.datain(127) I3=top_0.reset O=top_0.data_encin_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_0.data_encout1(6) D=top_0.data_encout1_ff_CQZ_D(6) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout1(5) D=top_0.data_encout1_ff_CQZ_D(5) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout1(4) D=top_0.data_encout1_ff_CQZ_D(4) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout1(3) D=top_0.data_encout1_ff_CQZ_D(3) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout1(2) D=top_0.data_encout1_ff_CQZ_D(2) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout1(1) D=top_0.data_encout1_ff_CQZ_D(1) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout1(0) D=top_0.data_encout1_ff_CQZ_D(0) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3 O=top_0.data_encout1_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.reset I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U011.datain(82) I1=top_0.U011.datain(81) I2=top_0.U011.datain(80) I3=top_0.U011.datain(83) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.U011.datain(52) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(53) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(86) I1=top_0.reset I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=top_0.U011.datain(87) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(26) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(27) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=top_0.U011.datain(25) I3=top_0.U011.datain(24) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_0.U011.datain(30) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(31) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(30) I3=top_0.U011.datain(31) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(19) I1=top_0.U011.datain(18) I2=top_0.U011.datain(17) I3=top_0.U011.datain(16) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U011.datain(27) I1=top_0.U011.datain(24) I2=top_0.U011.datain(26) I3=top_0.U011.datain(25) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(29) I3=top_0.U011.datain(28) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.reset O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(91) I1=top_0.U011.datain(88) I2=top_0.U011.datain(90) I3=top_0.U011.datain(89) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U011.datain(92) I1=top_0.U011.datain(94) I2=top_0.U011.datain(93) I3=top_0.U011.datain(95) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3 O=top_0.data_encout1_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U011.datain(73) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.U011.datain(72) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(74) I3=top_0.U011.datain(75) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(79) I1=top_0.U011.datain(78) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(76) I3=top_0.U011.datain(77) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=top_0.U011.datain(9) I1=top_0.U011.datain(8) I2=top_0.U011.datain(11) I3=top_0.U011.datain(10) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010100 +.subckt LUT4 I0=top_0.U011.datain(12) I1=top_0.U011.datain(15) I2=top_0.U011.datain(14) I3=top_0.U011.datain(13) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(12) I3=top_0.U011.datain(13) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.U011.datain(29) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010111001111 +.subckt LUT4 I0=top_0.U011.datain(27) I1=top_0.U011.datain(26) I2=top_0.U011.datain(25) I3=top_0.U011.datain(24) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.U011.datain(28) I1=top_0.U011.datain(29) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(30) I3=top_0.U011.datain(31) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(28) I1=top_0.U011.datain(31) I2=top_0.U011.datain(30) I3=top_0.U011.datain(29) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.U011.datain(45) I3=top_0.U011.datain(44) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(43) I1=top_0.U011.datain(40) I2=top_0.U011.datain(42) I3=top_0.U011.datain(41) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(46) I3=top_0.U011.datain(47) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(76) I1=top_0.U011.datain(79) I2=top_0.U011.datain(77) I3=top_0.U011.datain(78) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.U011.datain(75) I1=top_0.U011.datain(72) I2=top_0.U011.datain(74) I3=top_0.U011.datain(73) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(111) I3=top_0.U011.datain(110) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(109) I3=top_0.U011.datain(108) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(107) I1=top_0.U011.datain(104) I2=top_0.U011.datain(106) I3=top_0.U011.datain(105) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U011.datain(103) I1=top_0.U011.datain(102) I2=top_0.U011.datain(101) I3=top_0.U011.datain(100) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(110) I3=top_0.U011.datain(111) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_0.U011.datain(31) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_0.U011.datain(30) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.reset O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(92) I1=top_0.U011.datain(95) I2=top_0.U011.datain(93) I3=top_0.U011.datain(94) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(76) I1=top_0.U011.datain(78) I2=top_0.U011.datain(77) I3=top_0.U011.datain(79) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(74) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.U011.datain(75) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=top_0.U011.datain(75) I3=top_0.U011.datain(74) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(73) I3=top_0.U011.datain(72) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(76) I1=top_0.U011.datain(79) I2=top_0.U011.datain(78) I3=top_0.U011.datain(77) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_0.U011.datain(27) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_0.U011.datain(26) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(42) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.U011.datain(43) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(41) I3=top_0.U011.datain(40) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(106) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=top_0.U011.datain(107) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3 O=top_0.data_encout1_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(68) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_0.U011.datain(69) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.U011.datain(67) I1=top_0.U011.datain(66) I2=top_0.U011.datain(65) I3=top_0.U011.datain(64) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(7) I1=top_0.U011.datain(6) I2=top_0.U011.datain(5) I3=top_0.U011.datain(4) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_0.U011.datain(21) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_0.U011.datain(20) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=top_0.U011.datain(22) I3=top_0.U011.datain(23) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D(6) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0 O=top_0.data_encout1_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=top_0.reset I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=top_0.U011.datain(19) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_0.U011.datain(18) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_0.U011.datain(7) I1=top_0.U011.datain(6) I2=top_0.U011.datain(5) I3=top_0.U011.datain(4) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U011.datain(3) I1=top_0.U011.datain(1) I2=top_0.U011.datain(0) I3=top_0.U011.datain(2) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(10) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=top_0.U011.datain(11) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(67) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.U011.datain(66) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(64) I3=top_0.U011.datain(65) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(87) I1=top_0.U011.datain(86) I2=top_0.U011.datain(85) I3=top_0.U011.datain(84) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(70) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.U011.datain(71) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=top_0.U011.datain(68) I3=top_0.U011.datain(69) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=top_0.U011.datain(86) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(87) I3=top_0.reset O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(86) I3=top_0.U011.datain(87) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(84) I3=top_0.U011.datain(85) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(83) I1=top_0.U011.datain(82) I2=top_0.U011.datain(81) I3=top_0.U011.datain(80) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.U011.datain(23) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_0.U011.datain(22) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(23) I3=top_0.U011.datain(22) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=top_0.U011.datain(20) I3=top_0.U011.datain(21) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=top_0.U011.datain(7) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I3=top_0.U011.datain(6) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(14) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=top_0.U011.datain(15) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3 O=top_0.data_encout1_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=top_0.U011.datain(89) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(88) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U011.datain(93) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(92) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U011.datain(92) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.U011.datain(93) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(94) I3=top_0.U011.datain(95) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(91) I3=top_0.U011.datain(90) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=top_0.U011.datain(89) I3=top_0.U011.datain(88) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(90) I3=top_0.U011.datain(91) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I2=top_0.reset I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(88) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.U011.datain(89) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(90) I3=top_0.U011.datain(91) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.U011.datain(92) I1=top_0.U011.datain(95) I2=top_0.U011.datain(94) I3=top_0.U011.datain(93) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U011.datain(83) I1=top_0.U011.datain(82) I2=top_0.U011.datain(81) I3=top_0.U011.datain(80) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011101001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(84) I3=top_0.U011.datain(85) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(86) I3=top_0.U011.datain(87) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(98) I3=top_0.U011.datain(99) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.U011.datain(96) I3=top_0.U011.datain(97) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(109) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=top_0.U011.datain(108) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.U011.datain(104) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.U011.datain(105) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(103) I1=top_0.U011.datain(102) I2=top_0.U011.datain(101) I3=top_0.U011.datain(100) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.U011.datain(102) I3=top_0.U011.datain(103) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_I2_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.reset O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_0.reset I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111111111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(112) I3=top_0.U011.datain(113) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=top_0.U011.datain(117) I1=top_0.U011.datain(116) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001111111111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3 O=top_0.data_encout1_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(23) I1=top_0.U011.datain(22) I2=top_0.U011.datain(21) I3=top_0.U011.datain(20) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(16) I3=top_0.U011.datain(17) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(19) I3=top_0.U011.datain(18) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=top_0.U011.datain(10) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(11) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(8) I1=top_0.U011.datain(9) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.U011.datain(1) I1=top_0.U011.datain(0) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_0.U011.datain(3) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.U011.datain(71) I3=top_0.U011.datain(70) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.U011.datain(15) I3=top_0.U011.datain(14) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(12) I1=top_0.U011.datain(13) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.U011.datain(8) I1=top_0.U011.datain(11) I2=top_0.U011.datain(10) I3=top_0.U011.datain(9) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U011.datain(6) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(7) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=top_0.U011.datain(4) I3=top_0.U011.datain(5) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I0_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=top_0.reset O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.U011.datain(28) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I3=top_0.U011.datain(29) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0_LUT4_I2_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I0_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(27) I1=top_0.U011.datain(24) I2=top_0.U011.datain(26) I3=top_0.U011.datain(25) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(77) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.U011.datain(76) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=top_0.U011.datain(78) I3=top_0.U011.datain(79) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(73) I3=top_0.U011.datain(72) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_0.U011.datain(3) I1=top_0.U011.datain(2) I2=top_0.U011.datain(1) I3=top_0.U011.datain(0) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U011.datain(7) I1=top_0.U011.datain(6) I2=top_0.U011.datain(4) I3=top_0.U011.datain(5) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(12) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.U011.datain(13) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=top_0.U011.datain(14) I3=top_0.U011.datain(15) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(21) I3=top_0.U011.datain(20) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D(6) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(84) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(85) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_I2_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=top_0.U011.datain(68) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(69) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(70) I3=top_0.U011.datain(71) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=top_0.U011.datain(64) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(65) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(64) I3=top_0.U011.datain(65) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(66) I3=top_0.U011.datain(67) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(71) I1=top_0.U011.datain(70) I2=top_0.U011.datain(69) I3=top_0.U011.datain(68) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(83) I1=top_0.U011.datain(82) I2=top_0.U011.datain(80) I3=top_0.U011.datain(81) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D(6) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(81) I1=top_0.U011.datain(80) I2=top_0.U011.datain(83) I3=top_0.U011.datain(82) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I0_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=top_0.U011.datain(19) I1=top_0.U011.datain(18) I2=top_0.U011.datain(17) I3=top_0.U011.datain(16) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(19) I1=top_0.U011.datain(18) I2=top_0.U011.datain(16) I3=top_0.U011.datain(17) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(8) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.U011.datain(9) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(10) I3=top_0.U011.datain(11) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(3) I1=top_0.U011.datain(0) I2=top_0.U011.datain(1) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=top_0.U011.datain(2) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(54) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=top_0.U011.datain(55) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.U011.datain(119) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_0.U011.datain(118) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(38) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=top_0.U011.datain(39) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.U011.datain(103) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=top_0.U011.datain(102) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(100) I3=top_0.U011.datain(101) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(99) I1=top_0.U011.datain(98) I2=top_0.U011.datain(97) I3=top_0.U011.datain(96) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(36) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=top_0.U011.datain(37) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(35) I1=top_0.U011.datain(33) I2=top_0.U011.datain(32) I3=top_0.U011.datain(34) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.U011.datain(99) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=top_0.U011.datain(98) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.U011.datain(48) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(49) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(48) I3=top_0.U011.datain(49) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(50) I3=top_0.U011.datain(51) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(55) I1=top_0.U011.datain(54) I2=top_0.U011.datain(53) I3=top_0.U011.datain(52) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(113) I3=top_0.U011.datain(112) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(114) I3=top_0.U011.datain(115) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(34) I3=top_0.U011.datain(35) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.U011.datain(33) I3=top_0.U011.datain(32) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.U011.datain(96) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.U011.datain(97) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(108) I1=top_0.U011.datain(111) I2=top_0.U011.datain(110) I3=top_0.U011.datain(109) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=top_0.U011.datain(98) I3=top_0.U011.datain(99) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(59) I1=top_0.U011.datain(56) I2=top_0.U011.datain(58) I3=top_0.U011.datain(57) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(50) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_0.U011.datain(51) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_0.U011.datain(43) I3=top_0.U011.datain(42) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(47) I3=top_0.U011.datain(46) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(125) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=top_0.U011.datain(124) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=top_0.U011.datain(58) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.U011.datain(59) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=top_0.U011.datain(58) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(62) I3=top_0.U011.datain(63) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(124) I1=top_0.U011.datain(127) I2=top_0.U011.datain(125) I3=top_0.U011.datain(126) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(38) I3=top_0.U011.datain(39) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(103) I1=top_0.U011.datain(102) I2=top_0.U011.datain(100) I3=top_0.U011.datain(101) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(37) I3=top_0.U011.datain(36) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(38) I3=top_0.U011.datain(39) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(44) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.U011.datain(45) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(46) I3=top_0.U011.datain(47) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_I0 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(56) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.U011.datain(57) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(61) I3=top_0.U011.datain(60) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.U011.datain(59) I1=top_0.U011.datain(63) I2=top_0.U011.datain(62) I3=top_0.U011.datain(58) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(41) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.U011.datain(40) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(42) I3=top_0.U011.datain(43) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(44) I1=top_0.U011.datain(47) I2=top_0.U011.datain(46) I3=top_0.U011.datain(45) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.U011.datain(50) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(51) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(48) I3=top_0.U011.datain(49) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(115) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(39) I3=top_0.U011.datain(38) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(36) I3=top_0.U011.datain(37) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(63) I3=top_0.U011.datain(62) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(124) I1=top_0.U011.datain(126) I2=top_0.U011.datain(125) I3=top_0.U011.datain(127) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(58) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.U011.datain(59) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(57) I3=top_0.U011.datain(56) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.U011.datain(60) I1=top_0.U011.datain(63) I2=top_0.U011.datain(62) I3=top_0.U011.datain(61) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(50) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(51) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(55) I3=top_0.U011.datain(54) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(52) I3=top_0.U011.datain(53) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(118) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.U011.datain(119) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(107) I3=top_0.U011.datain(106) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.U011.datain(105) I3=top_0.U011.datain(104) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(119) I1=top_0.U011.datain(118) I2=top_0.U011.datain(117) I3=top_0.U011.datain(116) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(114) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_0.U011.datain(115) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.U011.datain(97) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=top_0.U011.datain(96) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(102) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.U011.datain(103) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(66) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(67) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(98) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(99) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=top_0.U011.datain(96) I3=top_0.U011.datain(97) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(32) I3=top_0.U011.datain(33) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(34) I1=top_0.U011.datain(33) I2=top_0.U011.datain(32) I3=top_0.U011.datain(35) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.U011.datain(53) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_0.U011.datain(52) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(52) I3=top_0.U011.datain(53) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(54) I3=top_0.U011.datain(55) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(51) I1=top_0.U011.datain(50) I2=top_0.U011.datain(49) I3=top_0.U011.datain(48) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=top_0.U011.datain(116) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111111111 +.subckt LUT4 I0=top_0.U011.datain(119) I1=top_0.U011.datain(118) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001111111111111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(116) I3=top_0.U011.datain(117) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.U011.datain(116) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(117) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(115) I1=top_0.U011.datain(114) I2=top_0.U011.datain(113) I3=top_0.U011.datain(112) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(118) I3=top_0.U011.datain(119) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U011.datain(61) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.U011.datain(60) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(61) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=top_0.U011.datain(60) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U011.datain(57) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.U011.datain(56) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U011.datain(120) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=top_0.U011.datain(121) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U011.datain(122) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I3=top_0.U011.datain(123) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.U011.datain(123) I3=top_0.U011.datain(122) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=top_0.U011.datain(121) I3=top_0.U011.datain(120) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U011.datain(125) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.U011.datain(124) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.U011.datain(127) I3=top_0.U011.datain(126) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(123) I1=top_0.U011.datain(120) I2=top_0.U011.datain(122) I3=top_0.U011.datain(121) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U011.datain(121) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.U011.datain(120) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(122) I3=top_0.U011.datain(123) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.U011.datain(124) I1=top_0.U011.datain(126) I2=top_0.U011.datain(127) I3=top_0.U011.datain(125) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U011.datain(109) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.U011.datain(108) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.U011.datain(110) I3=top_0.U011.datain(111) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U011.datain(105) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.U011.datain(104) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(106) I3=top_0.U011.datain(107) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U011.datain(41) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.U011.datain(40) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.U011.datain(45) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U011.datain(44) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U011.datain(35) I1=top_0.U011.datain(34) I2=top_0.U011.datain(33) I3=top_0.U011.datain(32) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U011.datain(39) I1=top_0.U011.datain(38) I2=top_0.U011.datain(37) I3=top_0.U011.datain(36) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=top_0.U011.datain(115) I1=top_0.U011.datain(114) I2=top_0.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(112) I3=top_0.U011.datain(113) O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U011.datain(48) I3=top_0.data_encout1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=top_0.data_encout(6) D=top_0.data_encout_ff_CQZ_D(6) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout(5) D=top_0.data_encout_ff_CQZ_D(5) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout(4) D=top_0.data_encout_ff_CQZ_D(4) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout(3) D=top_0.data_encout_ff_CQZ_D(3) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout(2) D=top_0.data_encout_ff_CQZ_D(2) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout(1) D=top_0.data_encout_ff_CQZ_D(1) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_0.data_encout(0) D=top_0.data_encout_ff_CQZ_D(0) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3 O=top_0.data_encout_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.U01.datain(75) I3=top_0.U01.datain(74) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I1_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_0.U01.datain(71) I1=top_0.U01.datain(70) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(68) I3=top_0.U01.datain(69) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(77) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.U01.datain(76) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(79) I3=top_0.U01.datain(78) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I0_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=top_0.reset O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=top_0.U01.datain(14) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_0.U01.datain(15) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(13) I3=top_0.U01.datain(12) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.reset I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111111111 +.subckt LUT4 I0=top_0.U01.datain(12) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_0.U01.datain(13) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(15) I3=top_0.U01.datain(14) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=top_0.U01.datain(9) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(8) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_0.U01.datain(10) I3=top_0.U01.datain(11) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U01.datain(13) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1 I2=top_0.U01.datain(12) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(8) I1=top_0.U01.datain(10) I2=top_0.U01.datain(9) I3=top_0.U01.datain(11) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0_LUT4_I3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(11) I1=top_0.U01.datain(8) I2=top_0.U01.datain(9) I3=top_0.U01.datain(10) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(9) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.U01.datain(8) O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3 O=top_0.data_encout_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2 I3=top_0.reset O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100001011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(125) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=top_0.U01.datain(124) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I0_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(61) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.U01.datain(60) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=top_0.U01.datain(63) I3=top_0.U01.datain(62) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U01.datain(4) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I3_LUT4_O_I3 I2=top_0.U01.datain(5) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O I3=top_0.reset O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.U01.datain(18) I3=top_0.U01.datain(19) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0_LUT4_I3_I2 I2=top_0.U01.datain(16) I3=top_0.U01.datain(17) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0_LUT4_I3_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.U01.datain(19) I1=top_0.U01.datain(18) I2=top_0.U01.datain(17) I3=top_0.U01.datain(16) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=top_0.U01.datain(19) I1=top_0.U01.datain(18) I2=top_0.U01.datain(17) I3=top_0.U01.datain(16) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(23) I1=top_0.U01.datain(22) I2=top_0.U01.datain(21) I3=top_0.U01.datain(20) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010110 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(28) I1=top_0.U01.datain(31) I2=top_0.U01.datain(30) I3=top_0.U01.datain(29) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(27) I1=top_0.U01.datain(24) I2=top_0.U01.datain(26) I3=top_0.U01.datain(25) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0_LUT4_I3_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O I1=top_0.U01.datain(4) I2=top_0.U01.datain(5) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001110000000000 +.subckt LUT4 I0=top_0.U01.datain(7) I1=top_0.U01.datain(6) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.U01.datain(3) I1=top_0.U01.datain(2) I2=top_0.U01.datain(1) I3=top_0.U01.datain(0) O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3 O=top_0.data_encout_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=top_0.U01.datain(99) I3=top_0.U01.datain(98) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(35) I3=top_0.U01.datain(34) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.U01.datain(96) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(97) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(96) I3=top_0.U01.datain(97) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(98) I3=top_0.U01.datain(99) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(103) I1=top_0.U01.datain(102) I2=top_0.U01.datain(101) I3=top_0.U01.datain(100) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(34) I2=top_0.U01.datain(35) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_0.U01.datain(32) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(33) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(33) I1=top_0.U01.datain(32) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(34) I3=top_0.U01.datain(35) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_I0 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(39) I1=top_0.U01.datain(38) I2=top_0.U01.datain(37) I3=top_0.U01.datain(36) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(33) I1=top_0.U01.datain(32) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(37) I1=top_0.U01.datain(36) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_I0 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(43) I1=top_0.U01.datain(40) I2=top_0.U01.datain(42) I3=top_0.U01.datain(41) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.U01.datain(41) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_0.U01.datain(107) I2=top_0.U01.datain(106) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=top_0.U01.datain(106) I3=top_0.U01.datain(107) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=top_0.U01.datain(105) I3=top_0.U01.datain(104) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(96) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.U01.datain(115) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_0.U01.datain(114) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(114) I3=top_0.U01.datain(115) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(113) I3=top_0.U01.datain(112) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(119) I1=top_0.U01.datain(118) I2=top_0.U01.datain(116) I3=top_0.U01.datain(117) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(49) I3=top_0.U01.datain(48) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(50) I3=top_0.U01.datain(51) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_0.U01.datain(44) I1=top_0.U01.datain(47) I2=top_0.U01.datain(46) I3=top_0.U01.datain(45) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(40) I1=top_0.U01.datain(43) I2=top_0.U01.datain(42) I3=top_0.U01.datain(41) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(45) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.U01.datain(44) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.U01.datain(46) I3=top_0.U01.datain(47) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U01.datain(41) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.U01.datain(40) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_I0 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(42) I3=top_0.U01.datain(43) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(104) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=top_0.U01.datain(105) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(109) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.U01.datain(108) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(111) I3=top_0.U01.datain(110) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U01.datain(107) I1=top_0.U01.datain(104) I2=top_0.U01.datain(106) I3=top_0.U01.datain(105) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(105) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.U01.datain(104) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(106) I3=top_0.U01.datain(107) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.U01.datain(108) I1=top_0.U01.datain(110) I2=top_0.U01.datain(109) I3=top_0.U01.datain(111) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I1=top_0.U01.datain(107) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(43) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I0_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111111111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I0_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(121) I1=top_0.U01.datain(125) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101011001111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(127) I3=top_0.U01.datain(126) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(121) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=top_0.U01.datain(120) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I0_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=top_0.U01.datain(122) I3=top_0.U01.datain(123) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(59) I1=top_0.U01.datain(62) I2=top_0.U01.datain(60) I3=top_0.U01.datain(56) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=top_0.U01.datain(61) I1=top_0.U01.datain(63) I2=top_0.U01.datain(58) I3=top_0.U01.datain(57) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(123) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=top_0.U01.datain(122) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(59) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=top_0.U01.datain(58) O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3 O=top_0.data_encout_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(51) I1=top_0.U01.datain(50) I2=top_0.U01.datain(49) I3=top_0.U01.datain(48) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=top_0.U01.datain(35) I2=top_0.U01.datain(34) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=top_0.U01.datain(47) I2=top_0.U01.datain(46) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(69) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I0 I3=top_0.U01.datain(68) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_0.U01.datain(103) I1=top_0.U01.datain(102) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.U01.datain(100) I3=top_0.U01.datain(101) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_0.U01.datain(103) I1=top_0.U01.datain(102) I2=top_0.U01.datain(101) I3=top_0.U01.datain(100) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=top_0.U01.datain(39) I2=top_0.U01.datain(38) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.U01.datain(95) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=top_0.U01.datain(94) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(31) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.U01.datain(30) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(30) I3=top_0.U01.datain(31) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.U01.datain(29) I3=top_0.U01.datain(28) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(127) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(126) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(123) I1=top_0.U01.datain(120) I2=top_0.U01.datain(121) I3=top_0.U01.datain(122) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(125) I3=top_0.U01.datain(124) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(60) I1=top_0.U01.datain(61) I2=top_0.U01.datain(63) I3=top_0.U01.datain(62) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.U01.datain(59) I1=top_0.U01.datain(56) I2=top_0.U01.datain(58) I3=top_0.U01.datain(57) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.U01.datain(47) I1=top_0.U01.datain(46) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.U01.datain(45) I3=top_0.U01.datain(44) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(109) I3=top_0.U01.datain(108) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(110) I3=top_0.U01.datain(111) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(76) I1=top_0.U01.datain(77) I2=top_0.U01.datain(79) I3=top_0.U01.datain(78) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(68) I3=top_0.U01.datain(69) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(67) I1=top_0.U01.datain(66) I2=top_0.U01.datain(65) I3=top_0.U01.datain(64) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(70) I3=top_0.U01.datain(71) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=top_0.U01.datain(119) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.U01.datain(118) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(115) I1=top_0.U01.datain(114) I2=top_0.U01.datain(112) I3=top_0.U01.datain(113) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(118) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(119) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(117) I3=top_0.U01.datain(116) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(52) I3=top_0.U01.datain(53) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.U01.datain(51) I1=top_0.U01.datain(50) I2=top_0.U01.datain(48) I3=top_0.U01.datain(49) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(54) I3=top_0.U01.datain(55) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(15) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(14) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.U01.datain(39) I1=top_0.U01.datain(38) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.U01.datain(103) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_0.U01.datain(102) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(7) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.U01.datain(6) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(5) I1=top_0.U01.datain(4) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O I3=top_0.reset O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I1=top_0.U01.datain(20) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0_LUT4_I3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(23) I1=top_0.U01.datain(22) I2=top_0.U01.datain(21) I3=top_0.U01.datain(20) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(83) I1=top_0.U01.datain(82) I2=top_0.U01.datain(80) I3=top_0.U01.datain(81) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(87) I1=top_0.U01.datain(86) I2=top_0.U01.datain(85) I3=top_0.U01.datain(84) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(117) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(116) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(55) I1=top_0.U01.datain(54) I2=top_0.U01.datain(53) I3=top_0.U01.datain(52) O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3 O=top_0.data_encout_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(66) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.U01.datain(67) O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(98) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.U01.datain(99) O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(96) I3=top_0.U01.datain(97) O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(34) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=top_0.U01.datain(35) O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O I1=top_0.U01.datain(2) I2=top_0.U01.datain(3) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001110000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_0.U01.datain(19) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_I2_O I3=top_0.U01.datain(18) O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(74) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.U01.datain(75) O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.U01.datain(73) I3=top_0.U01.datain(72) O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.U01.datain(42) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I3 I2=top_0.U01.datain(106) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3 O=top_0.data_encout_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(71) I3=top_0.U01.datain(70) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.U01.datain(46) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=top_0.U01.datain(47) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(76) I1=top_0.U01.datain(78) I2=top_0.U01.datain(77) I3=top_0.U01.datain(79) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_0.U01.datain(6) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.U01.datain(7) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.U01.datain(38) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=top_0.U01.datain(39) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.U01.datain(102) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=top_0.U01.datain(103) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(68) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(69) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I0 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(77) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=top_0.U01.datain(76) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O_LUT4_I0_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(109) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=top_0.U01.datain(108) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(45) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=top_0.U01.datain(44) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(103) I1=top_0.U01.datain(102) I2=top_0.U01.datain(100) I3=top_0.U01.datain(101) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(99) I1=top_0.U01.datain(98) I2=top_0.U01.datain(97) I3=top_0.U01.datain(96) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(39) I1=top_0.U01.datain(38) I2=top_0.U01.datain(36) I3=top_0.U01.datain(37) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(35) I1=top_0.U01.datain(34) I2=top_0.U01.datain(33) I3=top_0.U01.datain(32) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(39) I1=top_0.U01.datain(38) I2=top_0.U01.datain(37) I3=top_0.U01.datain(36) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_0.U01.datain(67) I3=top_0.U01.datain(66) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.reset I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=top_0.U01.datain(2) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_0.U01.datain(3) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(1) I1=top_0.U01.datain(0) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=top_0.U01.datain(18) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.U01.datain(19) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100000001111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=top_0.U01.datain(64) I3=top_0.U01.datain(65) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(75) I1=top_0.U01.datain(72) I2=top_0.U01.datain(74) I3=top_0.U01.datain(73) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(76) I1=top_0.U01.datain(78) I2=top_0.U01.datain(77) I3=top_0.U01.datain(79) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(64) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.U01.datain(65) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(65) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=top_0.U01.datain(64) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(66) I3=top_0.U01.datain(67) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.U01.datain(71) I1=top_0.U01.datain(70) I2=top_0.U01.datain(69) I3=top_0.U01.datain(68) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I0_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0_LUT4_I3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(19) I1=top_0.U01.datain(18) I2=top_0.U01.datain(16) I3=top_0.U01.datain(17) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(11) I1=top_0.U01.datain(8) I2=top_0.U01.datain(10) I3=top_0.U01.datain(9) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(12) I1=top_0.U01.datain(14) I2=top_0.U01.datain(13) I3=top_0.U01.datain(15) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(7) I1=top_0.U01.datain(6) I2=top_0.U01.datain(5) I3=top_0.U01.datain(4) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(3) I1=top_0.U01.datain(2) I2=top_0.U01.datain(0) I3=top_0.U01.datain(1) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=top_0.U01.datain(72) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.U01.datain(73) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(73) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(72) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(74) I3=top_0.U01.datain(75) O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101000000 +.subckt LUT4 I0=top_0.U01.datain(95) I1=top_0.U01.datain(94) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.U01.datain(93) I3=top_0.U01.datain(92) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(91) I1=top_0.U01.datain(88) I2=top_0.U01.datain(89) I3=top_0.U01.datain(90) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=top_0.reset O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I3=top_0.reset O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000111111111 +.subckt LUT4 I0=top_0.U01.datain(92) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=top_0.U01.datain(93) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(94) I3=top_0.U01.datain(95) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.U01.datain(91) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=top_0.U01.datain(90) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I1_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(89) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.U01.datain(88) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.U01.datain(93) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=top_0.U01.datain(92) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(83) I1=top_0.U01.datain(82) I2=top_0.U01.datain(80) I3=top_0.U01.datain(81) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(83) I1=top_0.U01.datain(82) I2=top_0.U01.datain(80) I3=top_0.U01.datain(81) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(122) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(123) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(121) I3=top_0.U01.datain(120) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(124) I1=top_0.U01.datain(125) I2=top_0.U01.datain(126) I3=top_0.U01.datain(127) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(58) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.U01.datain(59) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(57) I3=top_0.U01.datain(56) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(60) I1=top_0.U01.datain(62) I2=top_0.U01.datain(61) I3=top_0.U01.datain(63) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(114) I3=top_0.U01.datain(115) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(113) I3=top_0.U01.datain(112) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(51) I1=top_0.U01.datain(50) I2=top_0.U01.datain(48) I3=top_0.U01.datain(49) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(55) I1=top_0.U01.datain(54) I2=top_0.U01.datain(53) I3=top_0.U01.datain(52) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.U01.datain(113) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(112) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(113) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(112) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(111) I3=top_0.U01.datain(110) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I2_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(29) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.U01.datain(28) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.U01.datain(30) I3=top_0.U01.datain(31) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(116) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.U01.datain(117) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(118) I3=top_0.U01.datain(119) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(55) I1=top_0.U01.datain(54) I2=top_0.U01.datain(52) I3=top_0.U01.datain(53) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(87) I1=top_0.U01.datain(86) I2=top_0.U01.datain(84) I3=top_0.U01.datain(85) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(23) I1=top_0.U01.datain(22) I2=top_0.U01.datain(20) I3=top_0.U01.datain(21) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_1_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.U01.datain(60) I1=top_0.U01.datain(62) I2=top_0.U01.datain(61) I3=top_0.U01.datain(63) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(55) I3=top_0.U01.datain(54) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.U01.datain(94) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=top_0.U01.datain(95) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.U01.datain(30) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(31) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(86) I1=top_0.U01.datain(84) I2=top_0.U01.datain(85) I3=top_0.U01.datain(87) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(22) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.U01.datain(23) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(20) I3=top_0.U01.datain(21) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.U01.datain(29) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_0.U01.datain(28) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_0.U01.datain(25) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.U01.datain(24) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(26) I3=top_0.U01.datain(27) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I0_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O_LUT4_I0_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O I3=top_0.reset O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I0_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=top_0.U01.datain(126) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=top_0.U01.datain(127) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(56) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=top_0.U01.datain(57) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(58) I3=top_0.U01.datain(59) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(89) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.U01.datain(88) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=top_0.U01.datain(90) I3=top_0.U01.datain(91) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.U01.datain(26) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_0.U01.datain(27) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 I2=top_0.reset I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(27) I1=top_0.U01.datain(24) I2=top_0.U01.datain(26) I3=top_0.U01.datain(25) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(82) I1=top_0.U01.datain(80) I2=top_0.U01.datain(81) I3=top_0.U01.datain(83) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.U01.datain(114) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.U01.datain(115) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(51) I3=top_0.U01.datain(50) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(87) I1=top_0.U01.datain(86) I2=top_0.U01.datain(84) I3=top_0.U01.datain(85) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.U01.datain(83) I1=top_0.U01.datain(80) I2=top_0.U01.datain(81) I3=top_0.U01.datain(82) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.U01.datain(90) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.U01.datain(91) I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(89) I3=top_0.U01.datain(88) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=top_0.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(92) I1=top_0.U01.datain(95) I2=top_0.U01.datain(94) I3=top_0.U01.datain(93) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.U01.datain(27) I3=top_0.U01.datain(26) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3_LUT4_I2_O O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I0_I2_LUT4_O_I2_LUT4_O_I1 I2=top_0.U01.datain(25) I3=top_0.U01.datain(24) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I3=top_0.U01.datain(22) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=top_0.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.U01.datain(87) I1=top_0.U01.datain(84) I2=top_0.U01.datain(85) I3=top_0.U01.datain(86) O=top_0.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=top_1.U011.datain(127) D=top_1.data_encin1_ff_CQZ_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(126) D=top_1.data_encin1_ff_CQZ_1_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(117) D=top_1.data_encin1_ff_CQZ_10_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(27) D=top_1.data_encin1_ff_CQZ_100_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(27) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_100_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(26) D=top_1.data_encin1_ff_CQZ_101_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(26) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_101_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(25) D=top_1.data_encin1_ff_CQZ_102_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(25) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_102_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(24) D=top_1.data_encin1_ff_CQZ_103_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(24) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_103_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(23) D=top_1.data_encin1_ff_CQZ_104_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(23) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_104_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(22) D=top_1.data_encin1_ff_CQZ_105_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(22) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_105_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(21) D=top_1.data_encin1_ff_CQZ_106_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(21) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_106_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(20) D=top_1.data_encin1_ff_CQZ_107_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(20) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_107_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(19) D=top_1.data_encin1_ff_CQZ_108_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(19) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_108_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(18) D=top_1.data_encin1_ff_CQZ_109_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(18) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_109_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(117) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(116) D=top_1.data_encin1_ff_CQZ_11_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(17) D=top_1.data_encin1_ff_CQZ_110_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(17) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_110_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(16) D=top_1.data_encin1_ff_CQZ_111_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(16) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_111_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(15) D=top_1.data_encin1_ff_CQZ_112_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(15) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_112_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(14) D=top_1.data_encin1_ff_CQZ_113_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(14) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_113_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(13) D=top_1.data_encin1_ff_CQZ_114_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(13) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_114_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(12) D=top_1.data_encin1_ff_CQZ_115_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(12) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_115_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(11) D=top_1.data_encin1_ff_CQZ_116_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(11) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_116_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(10) D=top_1.data_encin1_ff_CQZ_117_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(10) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_117_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(9) D=top_1.data_encin1_ff_CQZ_118_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(9) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_118_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(8) D=top_1.data_encin1_ff_CQZ_119_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(8) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_119_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(116) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(115) D=top_1.data_encin1_ff_CQZ_12_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(7) D=top_1.data_encin1_ff_CQZ_120_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(7) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_120_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(6) D=top_1.data_encin1_ff_CQZ_121_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(6) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_121_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(5) D=top_1.data_encin1_ff_CQZ_122_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(5) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_122_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(4) D=top_1.data_encin1_ff_CQZ_123_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(4) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_123_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(3) D=top_1.data_encin1_ff_CQZ_124_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(3) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_124_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(2) D=top_1.data_encin1_ff_CQZ_125_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(2) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_125_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(1) D=top_1.data_encin1_ff_CQZ_126_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(1) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_126_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(0) D=top_1.data_encin1_ff_CQZ_127_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(0) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_127_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(115) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(114) D=top_1.data_encin1_ff_CQZ_13_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(114) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(113) D=top_1.data_encin1_ff_CQZ_14_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(113) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(112) D=top_1.data_encin1_ff_CQZ_15_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(112) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(111) D=top_1.data_encin1_ff_CQZ_16_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(111) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(110) D=top_1.data_encin1_ff_CQZ_17_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(110) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(109) D=top_1.data_encin1_ff_CQZ_18_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(109) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(108) D=top_1.data_encin1_ff_CQZ_19_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(108) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(126) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(125) D=top_1.data_encin1_ff_CQZ_2_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(107) D=top_1.data_encin1_ff_CQZ_20_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(107) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(106) D=top_1.data_encin1_ff_CQZ_21_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(106) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(105) D=top_1.data_encin1_ff_CQZ_22_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(105) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(104) D=top_1.data_encin1_ff_CQZ_23_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(104) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(103) D=top_1.data_encin1_ff_CQZ_24_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(103) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(102) D=top_1.data_encin1_ff_CQZ_25_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(102) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(101) D=top_1.data_encin1_ff_CQZ_26_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(101) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(100) D=top_1.data_encin1_ff_CQZ_27_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(100) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(99) D=top_1.data_encin1_ff_CQZ_28_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(99) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(98) D=top_1.data_encin1_ff_CQZ_29_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(98) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(125) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(124) D=top_1.data_encin1_ff_CQZ_3_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(97) D=top_1.data_encin1_ff_CQZ_30_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(97) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_30_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(96) D=top_1.data_encin1_ff_CQZ_31_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(96) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_31_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(95) D=top_1.data_encin1_ff_CQZ_32_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(95) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_32_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(94) D=top_1.data_encin1_ff_CQZ_33_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(94) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_33_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(93) D=top_1.data_encin1_ff_CQZ_34_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(93) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_34_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(92) D=top_1.data_encin1_ff_CQZ_35_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(92) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_35_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(91) D=top_1.data_encin1_ff_CQZ_36_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(91) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_36_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(90) D=top_1.data_encin1_ff_CQZ_37_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(90) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_37_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(89) D=top_1.data_encin1_ff_CQZ_38_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(89) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_38_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(88) D=top_1.data_encin1_ff_CQZ_39_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(88) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_39_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(124) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(123) D=top_1.data_encin1_ff_CQZ_4_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(87) D=top_1.data_encin1_ff_CQZ_40_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(87) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_40_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(86) D=top_1.data_encin1_ff_CQZ_41_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(86) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_41_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(85) D=top_1.data_encin1_ff_CQZ_42_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(85) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_42_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(84) D=top_1.data_encin1_ff_CQZ_43_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(84) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_43_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(83) D=top_1.data_encin1_ff_CQZ_44_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(83) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_44_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(82) D=top_1.data_encin1_ff_CQZ_45_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(82) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_45_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(81) D=top_1.data_encin1_ff_CQZ_46_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(81) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_46_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(80) D=top_1.data_encin1_ff_CQZ_47_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(80) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_47_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(79) D=top_1.data_encin1_ff_CQZ_48_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(79) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_48_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(78) D=top_1.data_encin1_ff_CQZ_49_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(78) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_49_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(123) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(122) D=top_1.data_encin1_ff_CQZ_5_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(77) D=top_1.data_encin1_ff_CQZ_50_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(77) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_50_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(76) D=top_1.data_encin1_ff_CQZ_51_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(76) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_51_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(75) D=top_1.data_encin1_ff_CQZ_52_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(75) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_52_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(74) D=top_1.data_encin1_ff_CQZ_53_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(74) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_53_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(73) D=top_1.data_encin1_ff_CQZ_54_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(73) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_54_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(72) D=top_1.data_encin1_ff_CQZ_55_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(72) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_55_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(71) D=top_1.data_encin1_ff_CQZ_56_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(71) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_56_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(70) D=top_1.data_encin1_ff_CQZ_57_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(70) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_57_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(69) D=top_1.data_encin1_ff_CQZ_58_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(69) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_58_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(68) D=top_1.data_encin1_ff_CQZ_59_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(68) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_59_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(122) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(121) D=top_1.data_encin1_ff_CQZ_6_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(67) D=top_1.data_encin1_ff_CQZ_60_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(67) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_60_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(66) D=top_1.data_encin1_ff_CQZ_61_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(66) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_61_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(65) D=top_1.data_encin1_ff_CQZ_62_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(65) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_62_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(64) D=top_1.data_encin1_ff_CQZ_63_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(64) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_63_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(63) D=top_1.data_encin1_ff_CQZ_64_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(63) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_64_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(62) D=top_1.data_encin1_ff_CQZ_65_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(62) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_65_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(61) D=top_1.data_encin1_ff_CQZ_66_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(61) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_66_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(60) D=top_1.data_encin1_ff_CQZ_67_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(60) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_67_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(59) D=top_1.data_encin1_ff_CQZ_68_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(59) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_68_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(58) D=top_1.data_encin1_ff_CQZ_69_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(58) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_69_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(121) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(120) D=top_1.data_encin1_ff_CQZ_7_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(57) D=top_1.data_encin1_ff_CQZ_70_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(57) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_70_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(56) D=top_1.data_encin1_ff_CQZ_71_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(56) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_71_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(55) D=top_1.data_encin1_ff_CQZ_72_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(55) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_72_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(54) D=top_1.data_encin1_ff_CQZ_73_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(54) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_73_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(53) D=top_1.data_encin1_ff_CQZ_74_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(53) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_74_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(52) D=top_1.data_encin1_ff_CQZ_75_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(52) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_75_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(51) D=top_1.data_encin1_ff_CQZ_76_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(51) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_76_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(50) D=top_1.data_encin1_ff_CQZ_77_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(50) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_77_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(49) D=top_1.data_encin1_ff_CQZ_78_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(49) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_78_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(48) D=top_1.data_encin1_ff_CQZ_79_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(48) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_79_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(120) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(119) D=top_1.data_encin1_ff_CQZ_8_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(47) D=top_1.data_encin1_ff_CQZ_80_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(47) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_80_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(46) D=top_1.data_encin1_ff_CQZ_81_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(46) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_81_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(45) D=top_1.data_encin1_ff_CQZ_82_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(45) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_82_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(44) D=top_1.data_encin1_ff_CQZ_83_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(44) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_83_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(43) D=top_1.data_encin1_ff_CQZ_84_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(43) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_84_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(42) D=top_1.data_encin1_ff_CQZ_85_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(42) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_85_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(41) D=top_1.data_encin1_ff_CQZ_86_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(41) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_86_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(40) D=top_1.data_encin1_ff_CQZ_87_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(40) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_87_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(39) D=top_1.data_encin1_ff_CQZ_88_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(39) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_88_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(38) D=top_1.data_encin1_ff_CQZ_89_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(38) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_89_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(119) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(118) D=top_1.data_encin1_ff_CQZ_9_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U011.datain(37) D=top_1.data_encin1_ff_CQZ_90_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(37) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_90_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(36) D=top_1.data_encin1_ff_CQZ_91_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(36) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_91_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(35) D=top_1.data_encin1_ff_CQZ_92_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(35) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_92_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(34) D=top_1.data_encin1_ff_CQZ_93_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(34) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_93_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(33) D=top_1.data_encin1_ff_CQZ_94_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(33) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_94_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(32) D=top_1.data_encin1_ff_CQZ_95_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(32) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_95_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(31) D=top_1.data_encin1_ff_CQZ_96_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(31) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_96_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(30) D=top_1.data_encin1_ff_CQZ_97_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(30) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_97_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(29) D=top_1.data_encin1_ff_CQZ_98_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(29) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_98_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U011.datain(28) D=top_1.data_encin1_ff_CQZ_99_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:66.3-79.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(28) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_99_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(118) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain1(127) I3=top_0.reset O=top_1.data_encin1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(127) D=top_1.data_encin_ff_CQZ_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(126) D=top_1.data_encin_ff_CQZ_1_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(117) D=top_1.data_encin_ff_CQZ_10_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(27) D=top_1.data_encin_ff_CQZ_100_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(27) I3=top_0.reset O=top_1.data_encin_ff_CQZ_100_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(26) D=top_1.data_encin_ff_CQZ_101_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(26) I3=top_0.reset O=top_1.data_encin_ff_CQZ_101_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(25) D=top_1.data_encin_ff_CQZ_102_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(25) I3=top_0.reset O=top_1.data_encin_ff_CQZ_102_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(24) D=top_1.data_encin_ff_CQZ_103_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(24) I3=top_0.reset O=top_1.data_encin_ff_CQZ_103_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(23) D=top_1.data_encin_ff_CQZ_104_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(23) I3=top_0.reset O=top_1.data_encin_ff_CQZ_104_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(22) D=top_1.data_encin_ff_CQZ_105_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(22) I3=top_0.reset O=top_1.data_encin_ff_CQZ_105_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(21) D=top_1.data_encin_ff_CQZ_106_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(21) I3=top_0.reset O=top_1.data_encin_ff_CQZ_106_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(20) D=top_1.data_encin_ff_CQZ_107_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(20) I3=top_0.reset O=top_1.data_encin_ff_CQZ_107_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(19) D=top_1.data_encin_ff_CQZ_108_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(19) I3=top_0.reset O=top_1.data_encin_ff_CQZ_108_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(18) D=top_1.data_encin_ff_CQZ_109_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(18) I3=top_0.reset O=top_1.data_encin_ff_CQZ_109_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(117) I3=top_0.reset O=top_1.data_encin_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(116) D=top_1.data_encin_ff_CQZ_11_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(17) D=top_1.data_encin_ff_CQZ_110_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(17) I3=top_0.reset O=top_1.data_encin_ff_CQZ_110_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(16) D=top_1.data_encin_ff_CQZ_111_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(16) I3=top_0.reset O=top_1.data_encin_ff_CQZ_111_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(15) D=top_1.data_encin_ff_CQZ_112_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(15) I3=top_0.reset O=top_1.data_encin_ff_CQZ_112_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(14) D=top_1.data_encin_ff_CQZ_113_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(14) I3=top_0.reset O=top_1.data_encin_ff_CQZ_113_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(13) D=top_1.data_encin_ff_CQZ_114_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(13) I3=top_0.reset O=top_1.data_encin_ff_CQZ_114_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(12) D=top_1.data_encin_ff_CQZ_115_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(12) I3=top_0.reset O=top_1.data_encin_ff_CQZ_115_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(11) D=top_1.data_encin_ff_CQZ_116_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(11) I3=top_0.reset O=top_1.data_encin_ff_CQZ_116_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(10) D=top_1.data_encin_ff_CQZ_117_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(10) I3=top_0.reset O=top_1.data_encin_ff_CQZ_117_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(9) D=top_1.data_encin_ff_CQZ_118_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(9) I3=top_0.reset O=top_1.data_encin_ff_CQZ_118_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(8) D=top_1.data_encin_ff_CQZ_119_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(8) I3=top_0.reset O=top_1.data_encin_ff_CQZ_119_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(116) I3=top_0.reset O=top_1.data_encin_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(115) D=top_1.data_encin_ff_CQZ_12_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(7) D=top_1.data_encin_ff_CQZ_120_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(7) I3=top_0.reset O=top_1.data_encin_ff_CQZ_120_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(6) D=top_1.data_encin_ff_CQZ_121_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(6) I3=top_0.reset O=top_1.data_encin_ff_CQZ_121_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(5) D=top_1.data_encin_ff_CQZ_122_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(5) I3=top_0.reset O=top_1.data_encin_ff_CQZ_122_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(4) D=top_1.data_encin_ff_CQZ_123_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(4) I3=top_0.reset O=top_1.data_encin_ff_CQZ_123_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(3) D=top_1.data_encin_ff_CQZ_124_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(3) I3=top_0.reset O=top_1.data_encin_ff_CQZ_124_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(2) D=top_1.data_encin_ff_CQZ_125_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(2) I3=top_0.reset O=top_1.data_encin_ff_CQZ_125_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(1) D=top_1.data_encin_ff_CQZ_126_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(1) I3=top_0.reset O=top_1.data_encin_ff_CQZ_126_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(0) D=top_1.data_encin_ff_CQZ_127_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(0) I3=top_0.reset O=top_1.data_encin_ff_CQZ_127_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(115) I3=top_0.reset O=top_1.data_encin_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(114) D=top_1.data_encin_ff_CQZ_13_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(114) I3=top_0.reset O=top_1.data_encin_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(113) D=top_1.data_encin_ff_CQZ_14_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(113) I3=top_0.reset O=top_1.data_encin_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(112) D=top_1.data_encin_ff_CQZ_15_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(112) I3=top_0.reset O=top_1.data_encin_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(111) D=top_1.data_encin_ff_CQZ_16_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(111) I3=top_0.reset O=top_1.data_encin_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(110) D=top_1.data_encin_ff_CQZ_17_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(110) I3=top_0.reset O=top_1.data_encin_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(109) D=top_1.data_encin_ff_CQZ_18_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(109) I3=top_0.reset O=top_1.data_encin_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(108) D=top_1.data_encin_ff_CQZ_19_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(108) I3=top_0.reset O=top_1.data_encin_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(126) I3=top_0.reset O=top_1.data_encin_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(125) D=top_1.data_encin_ff_CQZ_2_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(107) D=top_1.data_encin_ff_CQZ_20_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(107) I3=top_0.reset O=top_1.data_encin_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(106) D=top_1.data_encin_ff_CQZ_21_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(106) I3=top_0.reset O=top_1.data_encin_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(105) D=top_1.data_encin_ff_CQZ_22_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(105) I3=top_0.reset O=top_1.data_encin_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(104) D=top_1.data_encin_ff_CQZ_23_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(104) I3=top_0.reset O=top_1.data_encin_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(103) D=top_1.data_encin_ff_CQZ_24_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(103) I3=top_0.reset O=top_1.data_encin_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(102) D=top_1.data_encin_ff_CQZ_25_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(102) I3=top_0.reset O=top_1.data_encin_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(101) D=top_1.data_encin_ff_CQZ_26_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(101) I3=top_0.reset O=top_1.data_encin_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(100) D=top_1.data_encin_ff_CQZ_27_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(100) I3=top_0.reset O=top_1.data_encin_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(99) D=top_1.data_encin_ff_CQZ_28_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(99) I3=top_0.reset O=top_1.data_encin_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(98) D=top_1.data_encin_ff_CQZ_29_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(98) I3=top_0.reset O=top_1.data_encin_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(125) I3=top_0.reset O=top_1.data_encin_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(124) D=top_1.data_encin_ff_CQZ_3_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(97) D=top_1.data_encin_ff_CQZ_30_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(97) I3=top_0.reset O=top_1.data_encin_ff_CQZ_30_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(96) D=top_1.data_encin_ff_CQZ_31_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(96) I3=top_0.reset O=top_1.data_encin_ff_CQZ_31_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(95) D=top_1.data_encin_ff_CQZ_32_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(95) I3=top_0.reset O=top_1.data_encin_ff_CQZ_32_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(94) D=top_1.data_encin_ff_CQZ_33_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(94) I3=top_0.reset O=top_1.data_encin_ff_CQZ_33_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(93) D=top_1.data_encin_ff_CQZ_34_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(93) I3=top_0.reset O=top_1.data_encin_ff_CQZ_34_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(92) D=top_1.data_encin_ff_CQZ_35_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(92) I3=top_0.reset O=top_1.data_encin_ff_CQZ_35_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(91) D=top_1.data_encin_ff_CQZ_36_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(91) I3=top_0.reset O=top_1.data_encin_ff_CQZ_36_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(90) D=top_1.data_encin_ff_CQZ_37_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(90) I3=top_0.reset O=top_1.data_encin_ff_CQZ_37_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(89) D=top_1.data_encin_ff_CQZ_38_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(89) I3=top_0.reset O=top_1.data_encin_ff_CQZ_38_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(88) D=top_1.data_encin_ff_CQZ_39_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(88) I3=top_0.reset O=top_1.data_encin_ff_CQZ_39_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(124) I3=top_0.reset O=top_1.data_encin_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(123) D=top_1.data_encin_ff_CQZ_4_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(87) D=top_1.data_encin_ff_CQZ_40_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(87) I3=top_0.reset O=top_1.data_encin_ff_CQZ_40_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(86) D=top_1.data_encin_ff_CQZ_41_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(86) I3=top_0.reset O=top_1.data_encin_ff_CQZ_41_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(85) D=top_1.data_encin_ff_CQZ_42_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(85) I3=top_0.reset O=top_1.data_encin_ff_CQZ_42_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(84) D=top_1.data_encin_ff_CQZ_43_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(84) I3=top_0.reset O=top_1.data_encin_ff_CQZ_43_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(83) D=top_1.data_encin_ff_CQZ_44_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(83) I3=top_0.reset O=top_1.data_encin_ff_CQZ_44_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(82) D=top_1.data_encin_ff_CQZ_45_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(82) I3=top_0.reset O=top_1.data_encin_ff_CQZ_45_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(81) D=top_1.data_encin_ff_CQZ_46_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(81) I3=top_0.reset O=top_1.data_encin_ff_CQZ_46_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(80) D=top_1.data_encin_ff_CQZ_47_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(80) I3=top_0.reset O=top_1.data_encin_ff_CQZ_47_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(79) D=top_1.data_encin_ff_CQZ_48_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(79) I3=top_0.reset O=top_1.data_encin_ff_CQZ_48_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(78) D=top_1.data_encin_ff_CQZ_49_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(78) I3=top_0.reset O=top_1.data_encin_ff_CQZ_49_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(123) I3=top_0.reset O=top_1.data_encin_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(122) D=top_1.data_encin_ff_CQZ_5_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(77) D=top_1.data_encin_ff_CQZ_50_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(77) I3=top_0.reset O=top_1.data_encin_ff_CQZ_50_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(76) D=top_1.data_encin_ff_CQZ_51_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(76) I3=top_0.reset O=top_1.data_encin_ff_CQZ_51_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(75) D=top_1.data_encin_ff_CQZ_52_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(75) I3=top_0.reset O=top_1.data_encin_ff_CQZ_52_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(74) D=top_1.data_encin_ff_CQZ_53_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(74) I3=top_0.reset O=top_1.data_encin_ff_CQZ_53_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(73) D=top_1.data_encin_ff_CQZ_54_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(73) I3=top_0.reset O=top_1.data_encin_ff_CQZ_54_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(72) D=top_1.data_encin_ff_CQZ_55_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(72) I3=top_0.reset O=top_1.data_encin_ff_CQZ_55_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(71) D=top_1.data_encin_ff_CQZ_56_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(71) I3=top_0.reset O=top_1.data_encin_ff_CQZ_56_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(70) D=top_1.data_encin_ff_CQZ_57_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(70) I3=top_0.reset O=top_1.data_encin_ff_CQZ_57_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(69) D=top_1.data_encin_ff_CQZ_58_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(69) I3=top_0.reset O=top_1.data_encin_ff_CQZ_58_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(68) D=top_1.data_encin_ff_CQZ_59_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(68) I3=top_0.reset O=top_1.data_encin_ff_CQZ_59_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(122) I3=top_0.reset O=top_1.data_encin_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(121) D=top_1.data_encin_ff_CQZ_6_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(67) D=top_1.data_encin_ff_CQZ_60_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(67) I3=top_0.reset O=top_1.data_encin_ff_CQZ_60_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(66) D=top_1.data_encin_ff_CQZ_61_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(66) I3=top_0.reset O=top_1.data_encin_ff_CQZ_61_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(65) D=top_1.data_encin_ff_CQZ_62_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(65) I3=top_0.reset O=top_1.data_encin_ff_CQZ_62_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(64) D=top_1.data_encin_ff_CQZ_63_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(64) I3=top_0.reset O=top_1.data_encin_ff_CQZ_63_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(63) D=top_1.data_encin_ff_CQZ_64_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(63) I3=top_0.reset O=top_1.data_encin_ff_CQZ_64_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(62) D=top_1.data_encin_ff_CQZ_65_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(62) I3=top_0.reset O=top_1.data_encin_ff_CQZ_65_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(61) D=top_1.data_encin_ff_CQZ_66_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(61) I3=top_0.reset O=top_1.data_encin_ff_CQZ_66_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(60) D=top_1.data_encin_ff_CQZ_67_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(60) I3=top_0.reset O=top_1.data_encin_ff_CQZ_67_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(59) D=top_1.data_encin_ff_CQZ_68_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(59) I3=top_0.reset O=top_1.data_encin_ff_CQZ_68_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(58) D=top_1.data_encin_ff_CQZ_69_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(58) I3=top_0.reset O=top_1.data_encin_ff_CQZ_69_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(121) I3=top_0.reset O=top_1.data_encin_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(120) D=top_1.data_encin_ff_CQZ_7_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(57) D=top_1.data_encin_ff_CQZ_70_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(57) I3=top_0.reset O=top_1.data_encin_ff_CQZ_70_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(56) D=top_1.data_encin_ff_CQZ_71_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(56) I3=top_0.reset O=top_1.data_encin_ff_CQZ_71_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(55) D=top_1.data_encin_ff_CQZ_72_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(55) I3=top_0.reset O=top_1.data_encin_ff_CQZ_72_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(54) D=top_1.data_encin_ff_CQZ_73_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(54) I3=top_0.reset O=top_1.data_encin_ff_CQZ_73_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(53) D=top_1.data_encin_ff_CQZ_74_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(53) I3=top_0.reset O=top_1.data_encin_ff_CQZ_74_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(52) D=top_1.data_encin_ff_CQZ_75_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(52) I3=top_0.reset O=top_1.data_encin_ff_CQZ_75_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(51) D=top_1.data_encin_ff_CQZ_76_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(51) I3=top_0.reset O=top_1.data_encin_ff_CQZ_76_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(50) D=top_1.data_encin_ff_CQZ_77_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(50) I3=top_0.reset O=top_1.data_encin_ff_CQZ_77_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(49) D=top_1.data_encin_ff_CQZ_78_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(49) I3=top_0.reset O=top_1.data_encin_ff_CQZ_78_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(48) D=top_1.data_encin_ff_CQZ_79_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(48) I3=top_0.reset O=top_1.data_encin_ff_CQZ_79_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(120) I3=top_0.reset O=top_1.data_encin_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(119) D=top_1.data_encin_ff_CQZ_8_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(47) D=top_1.data_encin_ff_CQZ_80_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(47) I3=top_0.reset O=top_1.data_encin_ff_CQZ_80_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(46) D=top_1.data_encin_ff_CQZ_81_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(46) I3=top_0.reset O=top_1.data_encin_ff_CQZ_81_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(45) D=top_1.data_encin_ff_CQZ_82_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(45) I3=top_0.reset O=top_1.data_encin_ff_CQZ_82_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(44) D=top_1.data_encin_ff_CQZ_83_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(44) I3=top_0.reset O=top_1.data_encin_ff_CQZ_83_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(43) D=top_1.data_encin_ff_CQZ_84_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(43) I3=top_0.reset O=top_1.data_encin_ff_CQZ_84_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(42) D=top_1.data_encin_ff_CQZ_85_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(42) I3=top_0.reset O=top_1.data_encin_ff_CQZ_85_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(41) D=top_1.data_encin_ff_CQZ_86_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(41) I3=top_0.reset O=top_1.data_encin_ff_CQZ_86_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(40) D=top_1.data_encin_ff_CQZ_87_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(40) I3=top_0.reset O=top_1.data_encin_ff_CQZ_87_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(39) D=top_1.data_encin_ff_CQZ_88_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(39) I3=top_0.reset O=top_1.data_encin_ff_CQZ_88_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(38) D=top_1.data_encin_ff_CQZ_89_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(38) I3=top_0.reset O=top_1.data_encin_ff_CQZ_89_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(119) I3=top_0.reset O=top_1.data_encin_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(118) D=top_1.data_encin_ff_CQZ_9_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.U01.datain(37) D=top_1.data_encin_ff_CQZ_90_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(37) I3=top_0.reset O=top_1.data_encin_ff_CQZ_90_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(36) D=top_1.data_encin_ff_CQZ_91_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(36) I3=top_0.reset O=top_1.data_encin_ff_CQZ_91_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(35) D=top_1.data_encin_ff_CQZ_92_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(35) I3=top_0.reset O=top_1.data_encin_ff_CQZ_92_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(34) D=top_1.data_encin_ff_CQZ_93_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(34) I3=top_0.reset O=top_1.data_encin_ff_CQZ_93_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(33) D=top_1.data_encin_ff_CQZ_94_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(33) I3=top_0.reset O=top_1.data_encin_ff_CQZ_94_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(32) D=top_1.data_encin_ff_CQZ_95_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(32) I3=top_0.reset O=top_1.data_encin_ff_CQZ_95_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(31) D=top_1.data_encin_ff_CQZ_96_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(31) I3=top_0.reset O=top_1.data_encin_ff_CQZ_96_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(30) D=top_1.data_encin_ff_CQZ_97_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(30) I3=top_0.reset O=top_1.data_encin_ff_CQZ_97_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(29) D=top_1.data_encin_ff_CQZ_98_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(29) I3=top_0.reset O=top_1.data_encin_ff_CQZ_98_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.U01.datain(28) D=top_1.data_encin_ff_CQZ_99_D QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v:86.5-95.10|/home/tpagarani/git/yosys-testing/Designs/multi_enc_decx2x4/rtl/topenc_decx2.v:33.2-46.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(28) I3=top_0.reset O=top_1.data_encin_ff_CQZ_99_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(118) I3=top_0.reset O=top_1.data_encin_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.datain(127) I3=top_0.reset O=top_1.data_encin_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=top_1.data_encout1(6) D=top_1.data_encout1_ff_CQZ_D(6) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout1(5) D=top_1.data_encout1_ff_CQZ_D(5) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout1(4) D=top_1.data_encout1_ff_CQZ_D(4) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout1(3) D=top_1.data_encout1_ff_CQZ_D(3) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout1(2) D=top_1.data_encout1_ff_CQZ_D(2) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout1(1) D=top_1.data_encout1_ff_CQZ_D(1) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout1(0) D=top_1.data_encout1_ff_CQZ_D(0) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0 I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001011111111 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3 O=top_1.data_encout1_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_I3_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_I3_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U011.datain(39) I1=top_1.U011.datain(38) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.U011.datain(103) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_1.U011.datain(102) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1 I2=top_1.U011.datain(96) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2 I1=top_1.U011.datain(119) I2=top_1.U011.datain(118) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=top_1.U011.datain(122) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(123) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.U011.datain(107) I3=top_1.U011.datain(106) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.U011.datain(104) I1=top_1.U011.datain(105) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U011.datain(108) I1=top_1.U011.datain(111) I2=top_1.U011.datain(110) I3=top_1.U011.datain(109) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U011.datain(97) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.U011.datain(96) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.U011.datain(97) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(99) I1=top_1.U011.datain(98) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U011.datain(105) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(104) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_1.U011.datain(108) I3=top_1.U011.datain(109) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U011.datain(81) I1=top_1.U011.datain(80) I2=top_1.U011.datain(83) I3=top_1.U011.datain(82) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=top_1.U011.datain(82) I1=top_1.U011.datain(81) I2=top_1.U011.datain(80) I3=top_1.U011.datain(83) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(112) I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.U011.datain(113) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 I3=top_1.U011.datain(112) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2 I2=top_1.U011.datain(114) I3=top_1.U011.datain(115) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=top_1.U011.datain(67) I1=top_1.U011.datain(66) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U011.datain(71) I1=top_1.U011.datain(70) I2=top_1.U011.datain(69) I3=top_1.U011.datain(68) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(100) I3=top_1.U011.datain(101) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=top_1.U011.datain(98) I3=top_1.U011.datain(99) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(98) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.U011.datain(99) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(96) I3=top_1.U011.datain(97) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(67) I3=top_1.U011.datain(66) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(64) I3=top_1.U011.datain(65) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(117) I1=top_0.reset I2=top_1.U011.datain(116) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(121) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_1.U011.datain(120) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(109) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.U011.datain(108) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(110) I3=top_1.U011.datain(111) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(104) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.U011.datain(105) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=top_1.U011.datain(106) I3=top_1.U011.datain(107) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(95) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=top_1.U011.datain(94) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(93) I3=top_1.U011.datain(92) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_I1_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(55) I1=top_1.U011.datain(53) I2=top_1.U011.datain(52) I3=top_1.U011.datain(54) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(118) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2 I3=top_1.U011.datain(119) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(116) I3=top_1.U011.datain(117) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U011.datain(117) I1=top_1.U011.datain(116) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U011.datain(115) I1=top_1.U011.datain(114) I2=top_1.U011.datain(113) I3=top_1.U011.datain(112) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=top_1.U011.datain(87) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_1.U011.datain(86) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U011.datain(65) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=top_1.U011.datain(64) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_I3_I1_LUT4_O_I3_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=top_1.U011.datain(99) I3=top_1.U011.datain(98) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3 O=top_1.data_encout1_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(56) I1=top_0.reset I2=top_1.U011.datain(57) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(89) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.U011.datain(88) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(90) I3=top_1.U011.datain(91) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(92) I1=top_1.U011.datain(95) I2=top_1.U011.datain(94) I3=top_1.U011.datain(93) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U011.datain(24) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I3=top_1.U011.datain(25) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=top_1.U011.datain(26) I3=top_1.U011.datain(27) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I0 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(16) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_1.U011.datain(17) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(18) I3=top_1.U011.datain(19) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(17) I1=top_0.reset I2=top_1.U011.datain(16) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(60) I1=top_0.reset I2=top_1.U011.datain(61) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=top_1.U011.datain(62) I3=top_1.U011.datain(63) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(28) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 I3=top_1.U011.datain(29) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(30) I3=top_1.U011.datain(31) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(24) I1=top_1.U011.datain(27) I2=top_1.U011.datain(26) I3=top_1.U011.datain(25) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(3) I1=top_1.U011.datain(2) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(7) I1=top_1.U011.datain(6) I2=top_1.U011.datain(5) I3=top_1.U011.datain(4) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U011.datain(3) I1=top_1.U011.datain(2) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 I2=top_1.U011.datain(3) I3=top_1.U011.datain(2) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(0) I3=top_1.U011.datain(1) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(18) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_1.U011.datain(19) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(16) I3=top_1.U011.datain(17) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(19) I1=top_1.U011.datain(18) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(23) I1=top_1.U011.datain(22) I2=top_1.U011.datain(21) I3=top_1.U011.datain(20) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(28) I1=top_1.U011.datain(31) I2=top_1.U011.datain(30) I3=top_1.U011.datain(29) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=top_1.U011.datain(49) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=top_1.U011.datain(48) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=top_1.U011.datain(35) I3=top_1.U011.datain(34) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(39) I1=top_1.U011.datain(38) I2=top_1.U011.datain(37) I3=top_1.U011.datain(36) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I0_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=top_1.U011.datain(50) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_1.U011.datain(51) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.U011.datain(25) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(24) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(28) I3=top_1.U011.datain(29) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.U011.datain(89) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_1.U011.datain(88) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0_LUT4_O_I2 I2=top_1.U011.datain(92) I3=top_1.U011.datain(93) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U011.datain(90) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(91) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(89) I3=top_1.U011.datain(88) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(58) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=top_1.U011.datain(59) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U011.datain(26) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(27) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=top_1.U011.datain(25) I3=top_1.U011.datain(24) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=top_1.U011.datain(95) I2=top_1.U011.datain(94) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=top_1.U011.datain(90) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(91) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(83) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U011.datain(82) I1=top_1.U011.datain(81) I2=top_0.reset I3=top_1.U011.datain(80) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3 O=top_1.data_encout1_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0 I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_1.U011.datain(12) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=top_1.U011.datain(12) I1=top_1.U011.datain(9) I2=top_1.U011.datain(8) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=top_1.U011.datain(12) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(13) I2=top_1.U011.datain(14) I3=top_1.U011.datain(15) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U011.datain(73) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_1.U011.datain(72) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U011.datain(8) I1=top_1.U011.datain(10) I2=top_1.U011.datain(9) I3=top_1.U011.datain(11) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_1.U011.datain(31) I1=top_0.reset I2=top_1.U011.datain(30) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_1.U011.datain(47) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O I3=top_1.U011.datain(46) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I0_I1 I2=top_1.U011.datain(45) I3=top_1.U011.datain(44) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3 O=top_1.data_encout1_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_1.U011.datain(53) I1=top_0.reset I2=top_1.U011.datain(52) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U011.datain(85) I1=top_1.U011.datain(84) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(86) I3=top_1.U011.datain(87) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U011.datain(23) I1=top_1.U011.datain(22) I2=top_1.U011.datain(21) I3=top_1.U011.datain(20) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.U011.datain(5) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I3_LUT4_I2_O I3=top_1.U011.datain(4) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U011.datain(4) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(5) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I3_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(6) I3=top_1.U011.datain(7) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(37) I1=top_0.reset I2=top_1.U011.datain(36) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(38) I3=top_1.U011.datain(39) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=top_1.U011.datain(34) I3=top_1.U011.datain(35) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(71) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.U011.datain(70) I1=top_1.U011.datain(69) I2=top_0.reset I3=top_1.U011.datain(68) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(101) I1=top_0.reset I2=top_1.U011.datain(100) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3 O=top_1.data_encout1_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U011.datain(72) I1=top_1.U011.datain(75) I2=top_1.U011.datain(73) I3=top_1.U011.datain(74) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(90) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=top_1.U011.datain(91) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.U011.datain(27) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I3=top_1.U011.datain(26) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U011.datain(8) I1=top_1.U011.datain(11) I2=top_1.U011.datain(9) I3=top_1.U011.datain(10) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(19) I1=top_0.reset I2=top_1.U011.datain(18) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(2) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 I3=top_1.U011.datain(3) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(22) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=top_1.U011.datain(23) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(6) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I3_LUT4_I2_O I3=top_1.U011.datain(7) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(70) I2=top_0.reset I3=top_1.U011.datain(71) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_I3_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3 O=top_1.data_encout1_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=top_1.U011.datain(85) I3=top_1.U011.datain(84) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(23) I1=top_1.U011.datain(22) I2=top_1.U011.datain(20) I3=top_1.U011.datain(21) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(19) I1=top_1.U011.datain(18) I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(8) I1=top_1.U011.datain(11) I2=top_1.U011.datain(10) I3=top_1.U011.datain(9) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(14) I3=top_1.U011.datain(15) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(13) I2=top_0.reset I3=top_1.U011.datain(12) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(71) I1=top_1.U011.datain(70) I2=top_1.U011.datain(68) I3=top_1.U011.datain(69) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I3 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(45) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=top_1.U011.datain(44) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.U011.datain(76) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=top_1.U011.datain(48) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(49) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I2=top_1.U011.datain(50) I3=top_1.U011.datain(51) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(80) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(81) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=top_1.U011.datain(82) I3=top_1.U011.datain(83) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(72) I1=top_1.U011.datain(74) I2=top_1.U011.datain(73) I3=top_1.U011.datain(75) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.U011.datain(76) I1=top_1.U011.datain(79) I2=top_1.U011.datain(78) I3=top_1.U011.datain(77) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=top_1.U011.datain(42) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(43) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_1.U011.datain(72) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(73) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=top_1.U011.datain(74) I3=top_1.U011.datain(75) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=top_1.U011.datain(64) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_1.U011.datain(65) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=top_1.U011.datain(66) I3=top_1.U011.datain(67) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I2_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(67) I1=top_1.U011.datain(66) I2=top_1.U011.datain(65) I3=top_1.U011.datain(64) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2_LUT4_I3_O_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(83) I1=top_1.U011.datain(82) I2=top_1.U011.datain(81) I3=top_1.U011.datain(80) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U011.datain(32) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=top_1.U011.datain(33) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(3) I1=top_1.U011.datain(2) I2=top_1.U011.datain(0) I3=top_1.U011.datain(1) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(8) I1=top_0.reset I2=top_1.U011.datain(9) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(10) I3=top_1.U011.datain(11) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(106) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=top_1.U011.datain(107) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I2 I3=top_1.U011.datain(77) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010001000 +.subckt LUT4 I0=top_1.U011.datain(72) I1=top_1.U011.datain(75) I2=top_1.U011.datain(74) I3=top_1.U011.datain(73) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I2 I2=top_1.U011.datain(76) I3=top_1.U011.datain(77) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I0 I2=top_1.U011.datain(78) I3=top_1.U011.datain(79) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(79) I3=top_1.U011.datain(78) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(78) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3 I3=top_1.U011.datain(79) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I0 I2=top_1.U011.datain(77) I3=top_1.U011.datain(76) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U011.datain(46) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(47) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(111) I3=top_1.U011.datain(110) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(109) I3=top_1.U011.datain(108) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(104) I1=top_1.U011.datain(107) I2=top_1.U011.datain(106) I3=top_1.U011.datain(105) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=top_1.U011.datain(30) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_1.U011.datain(31) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(29) I3=top_1.U011.datain(28) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U011.datain(94) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(95) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U011.datain(38) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(39) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.U011.datain(37) I1=top_1.U011.datain(36) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U011.datain(102) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(103) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=top_1.U011.datain(86) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(87) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(84) I3=top_1.U011.datain(85) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=top_1.U011.datain(14) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(15) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U011.datain(15) I1=top_0.reset I2=top_1.U011.datain(14) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(13) I3=top_1.U011.datain(12) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(70) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(71) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(68) I3=top_1.U011.datain(69) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_1.U011.datain(6) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_I3_I0_LUT4_O_I3_LUT4_I2_O I2=top_1.U011.datain(7) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I2=top_1.U011.datain(4) I3=top_1.U011.datain(5) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(23) I3=top_1.U011.datain(22) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(20) I3=top_1.U011.datain(21) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I3=top_0.reset O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(93) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0_LUT4_O_I2 I3=top_1.U011.datain(92) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(94) I3=top_1.U011.datain(95) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(88) I1=top_1.U011.datain(91) I2=top_1.U011.datain(90) I3=top_1.U011.datain(89) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I2_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U011.datain(124) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_1.U011.datain(125) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_1.U011.datain(124) I3=top_1.U011.datain(125) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(127) I3=top_1.U011.datain(126) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(120) I1=top_1.U011.datain(123) I2=top_1.U011.datain(122) I3=top_1.U011.datain(121) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I0 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(112) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.U011.datain(113) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U011.datain(52) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(53) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(52) I3=top_1.U011.datain(53) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(54) I3=top_1.U011.datain(55) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(63) I3=top_1.U011.datain(62) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.U011.datain(60) I1=top_1.U011.datain(61) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U011.datain(56) I1=top_1.U011.datain(59) I2=top_1.U011.datain(58) I3=top_1.U011.datain(57) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2 I2=top_1.U011.datain(119) I3=top_1.U011.datain(118) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(54) I1=top_1.U011.datain(53) I2=top_1.U011.datain(52) I3=top_1.U011.datain(55) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.U011.datain(126) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_1.U011.datain(127) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(125) I3=top_1.U011.datain(124) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=top_1.U011.datain(37) I3=top_1.U011.datain(36) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.U011.datain(100) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(101) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(102) I3=top_1.U011.datain(103) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U011.datain(59) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=top_1.U011.datain(58) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_1.U011.datain(57) I3=top_1.U011.datain(56) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U011.datain(123) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_1.U011.datain(122) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_1.U011.datain(116) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I3 I2=top_1.U011.datain(117) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(117) I1=top_1.U011.datain(116) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(124) I1=top_1.U011.datain(126) I2=top_1.U011.datain(125) I3=top_1.U011.datain(127) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(118) I3=top_1.U011.datain(119) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(114) I1=top_1.U011.datain(113) I2=top_1.U011.datain(112) I3=top_1.U011.datain(115) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.U011.datain(51) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(50) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=top_1.U011.datain(50) I3=top_1.U011.datain(51) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(48) I3=top_1.U011.datain(49) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U011.datain(60) I1=top_1.U011.datain(63) I2=top_1.U011.datain(62) I3=top_1.U011.datain(61) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I3_O I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U011.datain(113) I1=top_1.U011.datain(112) I2=top_1.U011.datain(115) I3=top_1.U011.datain(114) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.U011.datain(35) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100001100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U011.datain(34) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(32) I3=top_1.U011.datain(33) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.U011.datain(45) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_1.U011.datain(44) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I0_I1 I2=top_1.U011.datain(46) I3=top_1.U011.datain(47) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(40) I3=top_1.U011.datain(41) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=top_1.U011.datain(57) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(56) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_1.U011.datain(58) I3=top_1.U011.datain(59) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=top_1.U011.datain(60) I3=top_1.U011.datain(61) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U011.datain(127) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=top_1.U011.datain(126) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(63) I1=top_0.reset I2=top_1.U011.datain(62) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I0 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U011.datain(40) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=top_1.U011.datain(41) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=top_1.U011.datain(42) I3=top_1.U011.datain(43) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=top_1.U011.datain(43) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O_LUT4_I2_1_O_LUT4_I2_O I3=top_1.U011.datain(42) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U011.datain(40) I1=top_1.U011.datain(41) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U011.datain(44) I1=top_1.U011.datain(47) I2=top_1.U011.datain(46) I3=top_1.U011.datain(45) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=top_1.U011.datain(120) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=top_1.U011.datain(121) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(122) I3=top_1.U011.datain(123) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U011.datain(110) I3=top_1.U011.datain(111) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_1.U011.datain(33) I1=top_0.reset I2=top_1.U011.datain(32) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I0_I1 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U011.datain(40) I1=top_1.U011.datain(43) I2=top_1.U011.datain(42) I3=top_1.U011.datain(41) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.U011.datain(34) I3=top_1.U011.datain(35) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0_LUT4_I1_I0 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I1 I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I0 I2=top_1.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U011.datain(122) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.U011.datain(123) I3=top_1.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.U011.datain(121) I3=top_1.U011.datain(120) O=top_1.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=top_1.data_encout(6) D=top_1.data_encout_ff_CQZ_D(6) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout(5) D=top_1.data_encout_ff_CQZ_D(5) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout(4) D=top_1.data_encout_ff_CQZ_D(4) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout(3) D=top_1.data_encout_ff_CQZ_D(3) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout(2) D=top_1.data_encout_ff_CQZ_D(2) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout(1) D=top_1.data_encout_ff_CQZ_D(1) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_1.data_encout(0) D=top_1.data_encout_ff_CQZ_D(0) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I3 O=top_1.data_encout_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=top_1.U01.datain(123) I3=top_1.U01.datain(122) O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(63) I3=top_1.U01.datain(62) O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=top_1.U01.datain(61) I3=top_1.U01.datain(60) O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(110) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(111) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(109) I3=top_1.U01.datain(108) O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(104) I1=top_1.U01.datain(107) I2=top_1.U01.datain(106) I3=top_1.U01.datain(105) O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_1.U01.datain(98) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=top_1.U01.datain(99) O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(35) I2=top_0.reset I3=top_1.U01.datain(34) O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(32) I3=top_1.U01.datain(33) O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(102) I1=top_1.U01.datain(101) I2=top_1.U01.datain(100) I3=top_1.U01.datain(103) O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.U01.datain(39) I1=top_0.reset I2=top_1.U01.datain(38) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(36) I3=top_1.U01.datain(37) O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I0 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011101110000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3 O=top_1.data_encout_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=top_1.U01.datain(49) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_1.U01.datain(48) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U01.datain(51) I1=top_1.U01.datain(50) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U01.datain(114) I1=top_1.U01.datain(113) I2=top_1.U01.datain(112) I3=top_1.U01.datain(115) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=top_1.U01.datain(118) I3=top_1.U01.datain(119) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(115) I1=top_1.U01.datain(113) I2=top_1.U01.datain(112) I3=top_1.U01.datain(114) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(80) I1=top_1.U01.datain(83) I2=top_1.U01.datain(81) I3=top_1.U01.datain(82) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(87) I1=top_1.U01.datain(86) I2=top_1.U01.datain(85) I3=top_1.U01.datain(84) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_I1_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_I1_I3_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(61) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.U01.datain(60) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=top_1.U01.datain(62) I3=top_1.U01.datain(63) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(51) I1=top_0.reset I2=top_1.U01.datain(50) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(48) I3=top_1.U01.datain(49) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=top_1.U01.datain(51) I3=top_1.U01.datain(50) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(52) I3=top_1.U01.datain(53) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(60) I1=top_1.U01.datain(63) I2=top_1.U01.datain(62) I3=top_1.U01.datain(61) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U01.datain(56) I1=top_1.U01.datain(59) I2=top_1.U01.datain(58) I3=top_1.U01.datain(57) O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3 O=top_1.data_encout_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=top_1.U01.datain(25) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_1.U01.datain(24) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(26) I3=top_1.U01.datain(27) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(28) I1=top_1.U01.datain(31) I2=top_1.U01.datain(30) I3=top_1.U01.datain(29) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.U01.datain(28) I3=top_1.U01.datain(29) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=top_1.U01.datain(30) I3=top_1.U01.datain(31) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.U01.datain(57) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=top_1.U01.datain(56) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I2=top_1.U01.datain(60) I3=top_1.U01.datain(61) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_1.U01.datain(40) I1=top_0.reset I2=top_1.U01.datain(41) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=top_1.U01.datain(42) I3=top_1.U01.datain(43) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_I3_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(56) I1=top_0.reset I2=top_1.U01.datain(57) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_1.U01.datain(58) I3=top_1.U01.datain(59) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_I2_I0 I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(122) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.U01.datain(123) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(121) I3=top_1.U01.datain(120) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(88) I1=top_0.reset I2=top_1.U01.datain(89) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(90) I3=top_1.U01.datain(91) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(24) I1=top_0.reset I2=top_1.U01.datain(25) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.U01.datain(72) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(73) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(72) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=top_1.U01.datain(73) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(75) I3=top_1.U01.datain(74) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(79) I1=top_1.U01.datain(78) I2=top_1.U01.datain(77) I3=top_1.U01.datain(76) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=top_1.U01.datain(41) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=top_1.U01.datain(40) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=top_1.U01.datain(44) I3=top_1.U01.datain(45) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2 I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=top_1.U01.datain(13) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(12) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(59) I1=top_0.reset I2=top_1.U01.datain(58) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(91) I1=top_0.reset I2=top_1.U01.datain(90) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(89) I3=top_1.U01.datain(88) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(26) I2=top_0.reset I3=top_1.U01.datain(27) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(25) I3=top_1.U01.datain(24) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3 O=top_1.data_encout_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(5) I1=top_1.U01.datain(4) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.U01.datain(7) I1=top_1.U01.datain(6) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=top_1.U01.datain(4) I3=top_1.U01.datain(5) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(3) I1=top_1.U01.datain(2) I2=top_1.U01.datain(1) I3=top_1.U01.datain(0) O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(8) I1=top_1.U01.datain(11) I2=top_1.U01.datain(9) I3=top_1.U01.datain(10) O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(69) I1=top_1.U01.datain(71) I2=top_1.U01.datain(70) I3=top_1.U01.datain(68) O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111110110000 +.subckt LUT4 I0=top_1.U01.datain(37) I1=top_1.U01.datain(36) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(38) I3=top_1.U01.datain(39) O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=top_1.U01.datain(119) I1=top_1.U01.datain(118) I2=top_1.U01.datain(116) I3=top_1.U01.datain(117) O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(21) I1=top_0.reset I2=top_1.U01.datain(20) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(53) I1=top_0.reset I2=top_1.U01.datain(52) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3 O=top_1.data_encout_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_1.U01.datain(43) I1=top_0.reset I2=top_1.U01.datain(42) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_1.U01.datain(66) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I3 I2=top_1.U01.datain(67) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(69) I1=top_1.U01.datain(68) I2=top_1.U01.datain(71) I3=top_1.U01.datain(70) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U01.datain(67) I1=top_0.reset I2=top_1.U01.datain(66) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(64) I3=top_1.U01.datain(65) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U01.datain(75) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(74) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(72) I3=top_1.U01.datain(73) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_1.U01.datain(11) I1=top_1.U01.datain(9) I2=top_1.U01.datain(10) I3=top_1.U01.datain(8) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.U01.datain(11) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I3=top_1.U01.datain(10) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=top_1.U01.datain(9) I3=top_1.U01.datain(8) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(19) I1=top_1.U01.datain(18) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.U01.datain(16) I1=top_1.U01.datain(17) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(2) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=top_1.U01.datain(3) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U01.datain(35) I1=top_0.reset I2=top_1.U01.datain(34) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_I1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(63) I1=top_0.reset I2=top_1.U01.datain(62) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=top_1.U01.datain(50) I3=top_1.U01.datain(51) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(54) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=top_1.U01.datain(55) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U01.datain(47) I1=top_1.U01.datain(46) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.U01.datain(79) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_1.U01.datain(78) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U01.datain(77) I1=top_1.U01.datain(76) I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.U01.datain(74) I1=top_1.U01.datain(73) I2=top_1.U01.datain(72) I3=top_1.U01.datain(75) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_I0 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(30) I2=top_0.reset I3=top_1.U01.datain(31) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U01.datain(23) I1=top_0.reset I2=top_1.U01.datain(22) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U01.datain(7) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.U01.datain(6) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(14) I2=top_0.reset I3=top_1.U01.datain(15) O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3 O=top_1.data_encout_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=top_1.U01.datain(30) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(31) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.U01.datain(28) I1=top_1.U01.datain(29) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U01.datain(24) I1=top_1.U01.datain(27) I2=top_1.U01.datain(26) I3=top_1.U01.datain(25) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(47) I3=top_1.U01.datain(46) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.U01.datain(44) I1=top_1.U01.datain(45) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U01.datain(86) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.U01.datain(87) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.U01.datain(38) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_1.U01.datain(39) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_I3_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(20) I3=top_1.U01.datain(21) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(23) I2=top_0.reset I3=top_1.U01.datain(22) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(15) I2=top_0.reset I3=top_1.U01.datain(14) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(13) I3=top_1.U01.datain(12) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(6) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.U01.datain(7) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(27) I3=top_1.U01.datain(26) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(58) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(59) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_1.U01.datain(57) I3=top_1.U01.datain(56) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(75) I2=top_0.reset I3=top_1.U01.datain(74) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_1.U01.datain(3) I3=top_1.U01.datain(2) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_1.U01.datain(19) I3=top_1.U01.datain(18) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(10) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_1.U01.datain(11) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(80) I1=top_1.U01.datain(82) I2=top_1.U01.datain(81) I3=top_1.U01.datain(83) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(48) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=top_1.U01.datain(49) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(80) I1=top_0.reset I2=top_1.U01.datain(81) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=top_1.U01.datain(82) I3=top_1.U01.datain(83) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(92) I1=top_1.U01.datain(95) I2=top_1.U01.datain(94) I3=top_1.U01.datain(93) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_I3_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000011111111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_1.U01.datain(18) I3=top_1.U01.datain(19) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(17) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.U01.datain(16) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.U01.datain(17) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.U01.datain(16) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(18) I3=top_1.U01.datain(19) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(23) I1=top_1.U01.datain(22) I2=top_1.U01.datain(21) I3=top_1.U01.datain(20) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(3) I1=top_1.U01.datain(2) I2=top_1.U01.datain(0) I3=top_1.U01.datain(1) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=top_1.U01.datain(0) I3=top_1.U01.datain(1) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(7) I1=top_1.U01.datain(6) I2=top_1.U01.datain(5) I3=top_1.U01.datain(4) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U01.datain(12) I1=top_1.U01.datain(15) I2=top_1.U01.datain(13) I3=top_1.U01.datain(14) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U01.datain(8) I1=top_1.U01.datain(11) I2=top_1.U01.datain(10) I3=top_1.U01.datain(9) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_1.U01.datain(32) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.U01.datain(33) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U01.datain(33) I1=top_0.reset I2=top_1.U01.datain(32) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(34) I3=top_1.U01.datain(35) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(39) I1=top_1.U01.datain(38) I2=top_1.U01.datain(37) I3=top_1.U01.datain(36) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=top_1.U01.datain(34) I3=top_1.U01.datain(35) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(40) I1=top_1.U01.datain(43) I2=top_1.U01.datain(42) I3=top_1.U01.datain(41) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U01.datain(44) I1=top_1.U01.datain(47) I2=top_1.U01.datain(46) I3=top_1.U01.datain(45) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=top_1.U01.datain(12) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=top_1.U01.datain(13) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(14) I3=top_1.U01.datain(15) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(22) I3=top_1.U01.datain(23) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(16) I1=top_1.U01.datain(19) I2=top_1.U01.datain(18) I3=top_1.U01.datain(17) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(21) I3=top_1.U01.datain(20) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(22) I3=top_1.U01.datain(23) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(69) I1=top_1.U01.datain(68) I2=top_1.U01.datain(71) I3=top_1.U01.datain(70) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.U01.datain(69) I1=top_1.U01.datain(68) I2=top_1.U01.datain(70) I3=top_1.U01.datain(71) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.U01.datain(68) I1=top_1.U01.datain(71) I2=top_1.U01.datain(70) I3=top_1.U01.datain(69) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I2=top_1.U01.datain(5) I3=top_1.U01.datain(4) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=top_1.U01.datain(36) I1=top_1.U01.datain(37) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_I1_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(28) I1=top_0.reset I2=top_1.U01.datain(29) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=top_1.U01.datain(44) I1=top_0.reset I2=top_1.U01.datain(45) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=top_1.U01.datain(46) I3=top_1.U01.datain(47) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(76) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.U01.datain(77) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=top_1.U01.datain(78) I3=top_1.U01.datain(79) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_1.U01.datain(54) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(55) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0_LUT4_O_I1 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(53) I3=top_1.U01.datain(52) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(54) I3=top_1.U01.datain(55) O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I0 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(84) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.U01.datain(85) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U01.datain(87) I1=top_1.U01.datain(86) I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=top_1.U01.datain(42) I1=top_1.U01.datain(43) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=top_1.U01.datain(40) I1=top_1.U01.datain(41) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U01.datain(106) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_1.U01.datain(107) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U01.datain(107) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O_LUT4_I3_O I3=top_1.U01.datain(106) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(105) I3=top_1.U01.datain(104) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(108) I1=top_1.U01.datain(111) I2=top_1.U01.datain(110) I3=top_1.U01.datain(109) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(101) I1=top_1.U01.datain(100) I2=top_1.U01.datain(103) I3=top_1.U01.datain(102) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(96) I3=top_1.U01.datain(97) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I3_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U01.datain(103) I1=top_1.U01.datain(102) I2=top_1.U01.datain(101) I3=top_1.U01.datain(100) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011101001 +.subckt LUT4 I0=top_1.U01.datain(103) I1=top_1.U01.datain(102) I2=top_1.U01.datain(100) I3=top_1.U01.datain(101) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(92) I1=top_0.reset I2=top_1.U01.datain(93) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=top_1.U01.datain(94) I3=top_1.U01.datain(95) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.reset I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(125) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=top_1.U01.datain(124) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(118) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_1.U01.datain(119) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.U01.datain(119) I1=top_1.U01.datain(118) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(116) I3=top_1.U01.datain(117) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(115) I1=top_1.U01.datain(114) I2=top_1.U01.datain(113) I3=top_1.U01.datain(112) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U01.datain(87) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.U01.datain(86) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.U01.datain(85) I1=top_1.U01.datain(84) I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U01.datain(80) I1=top_1.U01.datain(83) I2=top_1.U01.datain(82) I3=top_1.U01.datain(81) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=top_1.U01.datain(121) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=top_1.U01.datain(120) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(121) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=top_1.U01.datain(120) O=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(122) I3=top_1.U01.datain(123) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(124) I1=top_1.U01.datain(126) I2=top_1.U01.datain(127) I3=top_1.U01.datain(125) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=top_1.U01.datain(124) I3=top_1.U01.datain(125) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(127) I3=top_1.U01.datain(126) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(120) I1=top_1.U01.datain(123) I2=top_1.U01.datain(122) I3=top_1.U01.datain(121) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(93) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=top_1.U01.datain(92) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=top_1.U01.datain(88) I3=top_1.U01.datain(89) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O_LUT4_I3_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(105) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(104) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=top_1.U01.datain(108) I3=top_1.U01.datain(109) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(127) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=top_1.U01.datain(126) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(95) I3=top_1.U01.datain(94) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(93) I3=top_1.U01.datain(92) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(88) I1=top_1.U01.datain(91) I2=top_1.U01.datain(90) I3=top_1.U01.datain(89) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.U01.datain(104) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O_LUT4_I3_O I3=top_1.U01.datain(105) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(106) I3=top_1.U01.datain(107) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(98) I3=top_1.U01.datain(99) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_1.U01.datain(96) I3=top_1.U01.datain(97) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I0_I1_LUT4_O_I3_LUT4_I3_1_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_1_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U01.datain(103) I1=top_1.U01.datain(102) I2=top_1.U01.datain(101) I3=top_1.U01.datain(100) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(97) I2=top_0.reset I3=top_1.U01.datain(96) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(96) I2=top_0.reset I3=top_1.U01.datain(97) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100010000 +.subckt LUT4 I0=top_1.U01.datain(111) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O_LUT4_I3_O I3=top_1.U01.datain(110) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I1_LUT4_O_I3 I2=top_1.U01.datain(66) I3=top_1.U01.datain(67) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.U01.datain(65) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=top_1.U01.datain(64) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U01.datain(77) I1=top_1.U01.datain(76) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_0.reset O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I2_O_LUT4_I3_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(109) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_1.U01.datain(108) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(110) I3=top_1.U01.datain(111) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(90) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_1.U01.datain(91) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(64) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_1.U01.datain(65) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I0_LUT4_O_I2 I2=top_1.U01.datain(66) I3=top_1.U01.datain(67) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I0 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_1.U01.datain(78) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(79) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I0 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_0.reset I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=top_1.U01.datain(95) I1=top_0.reset I2=top_1.U01.datain(94) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(127) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.U01.datain(126) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.U01.datain(125) I3=top_1.U01.datain(124) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_1.U01.datain(81) I1=top_0.reset I2=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_1.U01.datain(80) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_1.U01.datain(85) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_1.U01.datain(84) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I1_LUT4_O_I1 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_1.U01.datain(99) I1=top_0.reset I2=top_1.U01.datain(98) I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_1.U01.datain(119) I1=top_1.U01.datain(118) I2=top_1.U01.datain(117) I3=top_1.U01.datain(116) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=top_1.U01.datain(119) I3=top_1.U01.datain(118) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(113) I3=top_1.U01.datain(112) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I0_O I3=top_1.U01.datain(118) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.U01.datain(112) I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_1.U01.datain(113) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_1.data_encout_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I0_O_LUT4_I3_1_O I1=top_1.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_O_I1 I2=top_1.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.U01.datain(114) I3=top_1.U01.datain(115) O=top_1.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=top_2.data_encin1(7) D=top_2.data_encin1_ff_CQZ_D(7) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin1(6) D=top_2.data_encin1_ff_CQZ_D(6) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin1(5) D=top_2.data_encin1_ff_CQZ_D(5) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin1(4) D=top_2.data_encin1_ff_CQZ_D(4) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin1(3) D=top_2.data_encin1_ff_CQZ_D(3) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin1(2) D=top_2.data_encin1_ff_CQZ_D(2) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin1(1) D=top_2.data_encin1_ff_CQZ_D(1) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin1(0) D=top_2.data_encin1_ff_CQZ_D(0) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3 O=top_2.data_encin1_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001110111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_I1_O I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3 I3=top_2.data_encin1_ff_CQZ_D(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(0) I3=top_1.data_encout1(1) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I1=top_0.reset I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(1) I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_I1_O I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D(0) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 I3=top_1.data_encout1(3) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(4) I2=top_1.data_encout1(5) I3=top_1.data_encout1(6) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I3 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_I1_O I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_I1_O I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D(0) I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(3) I3=top_1.data_encout1(2) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I2 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10001111 +.subckt LUT4 I0=top_1.data_encout1(0) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I3=top_0.reset O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100001011 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_2_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O O=top_2.data_encin1_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(2) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3 O=top_2.data_encin1_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_I0_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_I0_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=top_1.data_encout1(1) I3=top_0.reset O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 I1=top_1.data_encout1(1) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(3) I3=top_1.data_encout1(2) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(2) I2=top_1.data_encout1(1) I3=top_1.data_encout1(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(4) I2=top_1.data_encout1(5) I3=top_1.data_encout1(6) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(1) I2=top_1.data_encout1(0) I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(6) I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100010001111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(1) I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 I2=top_1.data_encout1(1) I3=top_1.data_encout1(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(4) I2=top_1.data_encout1(5) I3=top_1.data_encout1(6) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(5) I2=top_1.data_encout1(4) I3=top_1.data_encout1(6) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2 I2=top_0.reset I3=top_1.data_encout1(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(1) I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(2) I3=top_1.data_encout1(3) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=top_0.reset O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=top_1.data_encout1(0) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3 I3=top_1.data_encout1(1) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I3 O=top_2.data_encin1_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=top_0.reset I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D(1) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_0.reset I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111111111111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D(0) I1=top_1.data_encout1(3) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(1) I2=top_0.reset I3=top_1.data_encout1(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I1 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_I1_O I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I1 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(4) I2=top_1.data_encout1(6) I3=top_1.data_encout1(5) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I1 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I1 I2=top_1.data_encout1(5) I3=top_1.data_encout1(6) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=top_1.data_encout1(0) I1=top_1.data_encout1(1) I2=top_1.data_encout1(2) I3=top_1.data_encout1(3) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(3) I3=top_1.data_encout1(2) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I3 I3=top_1.data_encout1(1) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I1=top_1.data_encout1(2) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(1) I3=top_1.data_encout1(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(4) I2=top_1.data_encout1(5) I3=top_1.data_encout1(6) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(1) I2=top_1.data_encout1(0) I3=top_0.reset O=top_2.data_encin1_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_1.data_encout1(0) I3=top_0.reset O=top_2.data_encin1_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=top_0.reset I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I2 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_I1_O I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I3=top_0.reset O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I3 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin1_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(6) I2=top_1.data_encout1(4) I3=top_1.data_encout1(5) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_1.data_encout1(1) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 I2=top_1.data_encout1(3) I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I1 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011111111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I1 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_1.data_encout1(1) I3=top_1.data_encout1(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I1 I2=top_1.data_encout1(0) I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I1 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111111111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I2=top_1.data_encout1(0) I3=top_1.data_encout1(1) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111011000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I0 I3=top_2.data_encin1_ff_CQZ_D(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_1.data_encout1(6) I2=top_1.data_encout1(5) I3=top_1.data_encout1(4) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=top_2.data_encin1_ff_CQZ_D(0) O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=top_1.data_encout1(1) I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1_LUT4_O_I2 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_3_I3_LUT4_I2_I1_LUT4_O_I2_LUT4_I1_O I2=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011111111 +.subckt LUT4 I0=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I0 I1=top_2.data_encin1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encin1_ff_CQZ_D(0) I3=top_2.data_encin1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 O=top_2.data_encin1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=top_2.data_encin(7) D=top_2.data_encin_ff_CQZ_D(7) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin(6) D=top_2.data_encin_ff_CQZ_D(6) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin(5) D=top_2.data_encin_ff_CQZ_D(5) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin(4) D=top_2.data_encin_ff_CQZ_D(4) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin(3) D=top_2.data_encin_ff_CQZ_D(3) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin(2) D=top_2.data_encin_ff_CQZ_D(2) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin(1) D=top_2.data_encin_ff_CQZ_D(1) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encin(0) D=top_2.data_encin_ff_CQZ_D(0) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I2 I3=top_0.data_encout(1) O=top_2.data_encin_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001110111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2 I3=top_0.data_encout(0) O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(3) I3=top_0.data_encout(2) O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_I3_1_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000111111111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I3 I2=top_0.data_encout(0) I3=top_0.data_encout(1) O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011101000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(0) I3=top_0.data_encout(1) O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_I3 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_I3_1_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0_LUT4_I0_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_O I2=top_0.reset I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011101110000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_I3_1_I2 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_I1_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I2=top_0.data_encout(0) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011111111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 I2=top_0.data_encout(2) I3=top_0.data_encout(3) O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100111011100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=top_0.reset O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3 O=top_2.data_encin_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 I2=top_0.reset I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_I3_1_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_I1_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(0) I3=top_0.data_encout(1) O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2_LUT4_I3_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=top_0.data_encout(2) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 I2=top_0.data_encout(3) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010011111111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0_LUT4_I3_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=top_0.data_encout(1) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 I2=top_0.reset I3=top_0.data_encout(0) O=top_2.data_encin_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0_LUT4_I0_I1 I2=top_0.data_encout(1) I3=top_0.data_encout(0) O=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101011001111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0_LUT4_I3_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10001111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(2) I3=top_0.data_encout(3) O=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I3 O=top_2.data_encin_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I3 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 I1=top_0.data_encout(2) I2=top_0.data_encout(3) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011101010101 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout(6) I2=top_0.data_encout(5) I3=top_0.data_encout(4) O=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3 O=top_2.data_encin_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I1 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 I3=top_0.data_encout(6) O=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_0.data_encout(1) I1=top_0.data_encout(0) I2=top_0.data_encout(3) I3=top_0.data_encout(2) O=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_0.data_encout(1) I1=top_0.data_encout(0) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_I1_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout(4) I2=top_0.data_encout(5) I3=top_0.data_encout(6) O=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3 O=top_2.data_encin_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout(6) I2=top_0.data_encout(4) I3=top_0.data_encout(5) O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_I1_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O I3=top_0.reset O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_I1_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100010001000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout(5) I2=top_0.data_encout(6) I3=top_0.data_encout(4) O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I1 I1=top_0.data_encout(6) I2=top_0.reset I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I2 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_I1_LUT4_O_I2 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_I1_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100010001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_I1_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10001111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I2_LUT4_I3_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3 O=top_2.data_encin_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout(3) I2=top_0.data_encout(2) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 I2=top_0.data_encout(3) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_I3_1_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(1) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_I1_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=top_0.data_encout(0) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I0_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=top_0.data_encout(0) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_I3_1_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout(6) I2=top_0.data_encout(5) I3=top_0.data_encout(4) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=top_0.data_encout(0) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I0_LUT4_I3_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_I1_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(3) I3=top_0.data_encout(2) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(4) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=top_0.data_encout(4) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=top_0.data_encout(4) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=top_0.reset I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(6) I3=top_0.data_encout(5) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(3) I3=top_0.data_encout(2) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_0.data_encout(3) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 I2=top_0.data_encout(2) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_4_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100001100000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(1) I3=top_0.data_encout(0) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=top_0.data_encout(1) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I1 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=top_0.data_encout(2) I3=top_0.data_encout(3) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I0_LUT4_O_I0 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I3_LUT4_I3_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I3 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(3) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.data_encout(2) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.data_encout(4) I2=top_0.data_encout(6) I3=top_0.data_encout(5) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_0.data_encout(6) I3=top_2.data_encin_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I2 O=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=top_0.data_encout(2) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 I3=top_0.data_encout(3) O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_2_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I0_LUT4_I3_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=top_2.data_encin_ff_CQZ_D_LUT4_O_3_I1 O=top_2.data_encin_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=top_2.data_encout1(6) D=top_2.data_encout1_ff_CQZ_D(6) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout1(5) D=top_2.data_encout1_ff_CQZ_D(5) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout1(4) D=top_2.data_encout1_ff_CQZ_D(4) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout1(3) D=top_2.data_encout1_ff_CQZ_D(3) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout1(2) D=top_2.data_encout1_ff_CQZ_D(2) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout1(1) D=top_2.data_encout1_ff_CQZ_D(1) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout1(0) D=top_2.data_encout1_ff_CQZ_D(0) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3 O=top_2.data_encout1_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010011111111 +.subckt LUT4 I0=top_2.data_encin1(0) I1=top_2.data_encin1(3) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=top_2.data_encin1(0) I1=top_2.data_encin1(1) I2=top_2.data_encin1(2) I3=top_2.data_encin1(3) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000101011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1(7) I2=top_2.data_encin1(6) I3=top_2.data_encin1(4) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1(1) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 I3=top_2.data_encin1(0) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_I1_O I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I0 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I0 I3=top_0.reset O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin1(6) I1=top_0.reset I2=top_2.data_encin1(7) I3=top_2.data_encin1(4) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I1 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_0.reset O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 I2=top_2.data_encin1(5) I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=top_2.data_encin1(5) I1=top_2.data_encin1(4) I2=top_2.data_encin1(7) I3=top_2.data_encin1(6) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I0 I1=top_0.reset I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3 O=top_2.data_encout1_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_2.data_encin1(2) I1=top_2.data_encin1(1) I2=top_2.data_encin1(0) I3=top_2.data_encin1(3) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101111111111 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=top_2.data_encin1(6) I1=top_2.data_encin1(7) I2=top_2.data_encin1(5) I3=top_2.data_encin1(4) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I2 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_I1_O I1=top_2.data_encin1(3) I2=top_0.reset I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000101 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I3=top_0.reset O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1_LUT4_O_I3_LUT4_O_I0 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3 O=top_2.data_encout1_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I1 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encin1(0) I3=top_0.reset O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=top_2.data_encin1(0) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1(2) I2=top_2.data_encin1(1) I3=top_2.data_encin1(3) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0_LUT4_O_I0 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_I1_O O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin1(7) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0_LUT4_O_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001101011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=top_0.reset O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1(0) I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_0.reset O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_I3_O I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1 O=top_2.data_encout1_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_6_I3 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I2 I3=top_2.data_encin1(2) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1(0) I3=top_2.data_encin1(1) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_6_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1(1) I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encin1(2) I1=top_2.data_encin1(0) I2=top_2.data_encin1(1) I3=top_2.data_encin1(3) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1(2) I2=top_2.data_encin1(3) I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 I2=top_2.data_encin1(2) I3=top_2.data_encin1(3) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1(1) I3=top_2.data_encin1(0) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_I1_O I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I0 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I1 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I0 I2=top_0.reset I3=top_2.data_encin1(1) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1(0) I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1(2) I3=top_2.data_encin1(3) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3 O=top_2.data_encout1_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I0 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_0.reset I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1_LUT4_O_I3_LUT4_O_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I0 I2=top_0.reset I3=top_2.data_encin1(7) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111110001 +.subckt LUT4 I0=top_2.data_encin1(0) I1=top_2.data_encin1(2) I2=top_2.data_encin1(1) I3=top_2.data_encin1(3) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_6_I3 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I0 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1(2) I2=top_2.data_encin1(3) I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I2 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1(2) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I2 I3=top_2.data_encin1(3) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001110101111 +.subckt LUT4 I0=top_2.data_encin1(6) I1=top_2.data_encin1(5) I2=top_2.data_encin1(4) I3=top_2.data_encin1(7) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111110000000 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I0_LUT4_O_I1 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=top_0.reset O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin1(0) I1=top_2.data_encin1(3) I2=top_2.data_encin1(1) I3=top_2.data_encin1(2) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_6_I3 I1=top_2.data_encin1(5) I2=top_2.data_encin1(4) I3=top_2.data_encin1(6) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1(0) I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_6_I3 O=top_2.data_encout1_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1(7) I3=top_0.reset O=top_2.data_encout1_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I1_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I1_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I2_LUT4_I1_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1_LUT4_I1_O O=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0 I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=top_2.data_encin1(4) I1=top_2.data_encin1(7) I2=top_2.data_encin1(6) I3=top_2.data_encin1(5) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin1(5) I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1(0) I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_6_I3 I3=top_2.data_encin1(5) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin1(4) I2=top_2.data_encin1(7) I3=top_2.data_encin1(5) O=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I3_O I2=top_2.data_encout1_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3_LUT4_I1_O I3=top_2.data_encout1_ff_CQZ_D_LUT4_O_I2_LUT4_I1_I3 O=top_2.data_encout1_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt ff CQZ=top_2.data_encout(6) D=top_2.data_encout_ff_CQZ_D(6) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout(5) D=top_2.data_encout_ff_CQZ_D(5) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout(4) D=top_2.data_encout_ff_CQZ_D(4) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout(3) D=top_2.data_encout_ff_CQZ_D(3) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout(2) D=top_2.data_encout_ff_CQZ_D(2) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout(1) D=top_2.data_encout_ff_CQZ_D(1) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=top_2.data_encout(0) D=top_2.data_encout_ff_CQZ_D(0) QCK=top_0.clock QEN=$auto$hilomap.cc:39:hilomap_worker$237633 QRT=dataout1_0_net_0(108) QST=dataout1_0_net_0(108) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_I0 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I1 I2=top_2.data_encin(6) I3=top_2.data_encout_ff_CQZ_D_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011111111 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I1 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I3 O=top_2.data_encout_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010011111111 +.subckt LUT4 I0=top_2.data_encin(3) I1=top_2.data_encin(0) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0 I1=top_2.data_encin(1) I2=top_2.data_encin(2) I3=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I2_O O=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100000111111 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I3 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2 O=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000111111111 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I3 O=top_2.data_encout_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=top_2.data_encin(0) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1 I2=top_0.reset I3=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I1 O=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin(5) I2=top_2.data_encin(6) I3=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin(5) I3=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 O=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I1=top_2.data_encin(5) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2 I3=top_2.data_encin(6) O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000011010101 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_2.data_encin(1) I3=top_2.data_encin(0) O=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin(4) I2=top_2.data_encin(7) I3=top_2.data_encin(5) O=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I3 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1 O=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encin(5) O=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I0 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I2 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3 O=top_2.data_encout_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0 O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I1=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I3 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I3 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I2 O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=top_2.data_encin(7) O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=top_0.reset O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin(3) I1=top_2.data_encin(1) I2=top_2.data_encin(0) I3=top_2.data_encin(2) O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 I1=top_2.data_encin(7) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_0.reset I2=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=top_2.data_encin(0) I1=top_2.data_encin(1) I2=top_2.data_encin(2) I3=top_2.data_encin(3) O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I3 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_I2_O I3=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101011000000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_I2_O I3=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I0 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I0 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3 O=top_2.data_encout_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111111111111 +.subckt LUT4 I0=top_2.data_encin(7) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=top_2.data_encin(1) I3=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I0 O=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1 I2=top_0.reset I3=top_2.data_encin(7) O=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1 I2=top_2.data_encin(1) I3=top_2.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=top_2.data_encin(0) I1=top_2.data_encin(2) I2=top_2.data_encin(3) I3=top_2.data_encin(1) O=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=top_2.data_encout_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000011111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_0.reset I1=top_2.data_encin(7) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 O=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=top_2.data_encin(2) I1=top_2.data_encin(1) I2=top_2.data_encin(3) I3=top_2.data_encin(0) O=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encin(7) I3=top_0.reset O=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_2.data_encin(0) I3=top_2.data_encin(1) O=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I1 O=top_2.data_encout_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_I2_O I1=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=top_2.data_encin(0) I1=top_2.data_encin(3) I2=top_2.data_encin(2) I3=top_2.data_encin(1) O=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I3 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I3=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I3=top_0.reset O=top_2.data_encout_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3 O=top_2.data_encout_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I0 O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=top_2.data_encin(0) I2=top_0.reset I3=top_2.data_encin(1) O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=top_2.data_encin(1) I3=top_2.data_encin(0) O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 I3=top_0.reset O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin(7) I1=top_2.data_encin(4) I2=top_2.data_encin(5) I3=top_2.data_encin(6) O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 I2=top_0.reset I3=top_2.data_encin(7) O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_2.data_encin(2) I1=top_2.data_encin(0) I2=top_2.data_encin(3) I3=top_2.data_encin(1) O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I2 O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encin(7) I3=top_0.reset O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101111 +.subckt LUT4 I0=top_2.data_encin(1) I1=top_2.data_encin(2) I2=top_2.data_encin(3) I3=top_2.data_encin(0) O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I3 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=top_0.reset I3=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000111111111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I3=top_0.reset O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I1_LUT4_I2_O I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=top_2.data_encin(7) I3=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=top_2.data_encin(3) I1=top_2.data_encin(2) I2=top_2.data_encin(0) I3=top_2.data_encin(1) O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=top_0.reset O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encin(0) I1=top_2.data_encin(2) I2=top_2.data_encin(3) I3=top_2.data_encin(1) O=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=top_2.data_encin(7) I3=top_2.data_encin(1) O=top_2.data_encout_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_2.data_encin(0) I1=top_0.reset I2=top_2.data_encin(3) I3=top_2.data_encin(2) O=top_2.data_encout_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=top_0.reset O=top_2.data_encout_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin(1) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encin(0) O=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin(3) I3=top_2.data_encin(2) O=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin(7) I3=top_2.data_encin(4) O=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=top_0.reset O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101111110000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I2_LUT4_O_I1 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I2_LUT4_I0_O I3=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I0_LUT4_O_I0 O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_3_I3_LUT4_O_I0_LUT4_O_I2 I3=top_0.reset O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=top_2.data_encin(6) O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=dataout1_0_net_0(108) I2=top_2.data_encin(5) I3=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=dataout1_0_net_0(108) I1=top_2.data_encin(4) I2=top_2.data_encin(7) I3=top_2.data_encin(6) O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=top_2.data_encout_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 I1=top_2.data_encout_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I2=top_2.data_encin(6) I3=top_2.data_encin(7) O=top_2.data_encout_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.end diff --git a/BENCHMARK/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v b/BENCHMARK/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v new file mode 100644 index 00000000..717c0a60 --- /dev/null +++ b/BENCHMARK/multi_enc_decx2x4/rtl/TOP_multi_enc_decx2x4.v @@ -0,0 +1,110 @@ +////////////////////////////////////////////////////////////////////// +// Created by SmartDesign Tue Jan 16 17:22:21 2018 +// Version: v11.8 11.8.0.26 +////////////////////////////////////////////////////////////////////// + +`timescale 1ns / 100ps + +// TOP_multi_enc_decx2x4 +module multi_enc_decx2x4( + // Inputs + clock, + datain, + datain1, + datain1_0, + datain_0, + reset, + // Outputs + dataout, + dataout1, + dataout1_0, + dataout_0 +); + +//-------------------------------------------------------------------- +// Input +//-------------------------------------------------------------------- +input clock; +input [127:0] datain; +input [127:0] datain1; +input [127:0] datain1_0; +input [127:0] datain_0; +input reset; +//-------------------------------------------------------------------- +// Output +//-------------------------------------------------------------------- +output [127:0] dataout; +output [127:0] dataout1; +output [127:0] dataout1_0; +output [127:0] dataout_0; +//-------------------------------------------------------------------- +// Nets +//-------------------------------------------------------------------- +wire clock; +wire [127:0] datain; +wire [127:0] datain1; +wire [127:0] datain1_0; +wire [127:0] datain_0; +wire [127:0] dataout_net_0; +wire [127:0] dataout1_net_0; +wire [127:0] dataout1_0_net_0; +wire [127:0] dataout_0_net_0; +wire reset; +wire [127:0] top_0_dataout; +wire [127:0] top_1_dataout1; +wire [127:0] dataout_net_1; +wire [127:0] dataout1_net_1; +wire [127:0] dataout1_0_net_1; +wire [127:0] dataout_0_net_1; +//-------------------------------------------------------------------- +// Top level output port assignments +//-------------------------------------------------------------------- +assign dataout_net_1 = dataout_net_0; +assign dataout[127:0] = dataout_net_1; +assign dataout1_net_1 = dataout1_net_0; +assign dataout1[127:0] = dataout1_net_1; +assign dataout1_0_net_1 = dataout1_0_net_0; +assign dataout1_0[127:0] = dataout1_0_net_1; +assign dataout_0_net_1 = dataout_0_net_0; +assign dataout_0[127:0] = dataout_0_net_1; +//-------------------------------------------------------------------- +// Component instances +//-------------------------------------------------------------------- +//--------top +top top_0( + // Inputs + .clock ( clock ), + .reset ( reset ), + .datain ( datain ), + .datain1 ( datain1 ), + // Outputs + .dataout ( top_0_dataout ), + .dataout1 ( dataout1_0_net_0 ) + ); + +//--------top +top top_1( + // Inputs + .clock ( clock ), + .reset ( reset ), + .datain ( datain_0 ), + .datain1 ( datain1_0 ), + // Outputs + .dataout ( dataout_0_net_0 ), + .dataout1 ( top_1_dataout1 ) + ); + +//--------top +top top_2( + // Inputs + .clock ( clock ), + .reset ( reset ), + .datain ( top_0_dataout ), + .datain1 ( top_1_dataout1 ), + // Outputs + .dataout ( dataout_net_0 ), + .dataout1 ( dataout1_net_0 ) + ); + + +endmodule diff --git a/BENCHMARK/multi_enc_decx2x4/rtl/decoder.v b/BENCHMARK/multi_enc_decx2x4/rtl/decoder.v new file mode 100644 index 00000000..eb397a8a --- /dev/null +++ b/BENCHMARK/multi_enc_decx2x4/rtl/decoder.v @@ -0,0 +1,147 @@ +module decoder128(datain,dataout); + +input [6:0] datain; +output [127:0] dataout; +reg [127:0] dataout; + +always @(datain) + +begin + + case (datain) + + 7'b0000000: dataout <= 128'h00000000000000000000000000000001; + 7'b0000001: dataout <= 128'h00000000000000000000000000000002; + 7'b0000010: dataout <= 128'h00000000000000000000000000000004; + 7'b0000011: dataout <= 128'h00000000000000000000000000000008; + 7'b0000100: dataout <= 128'h00000000000000000000000000000010; + 7'b0000101: dataout <= 128'h00000000000000000000000000000020; + 7'b0000110: dataout <= 128'h00000000000000000000000000000040; + 7'b0000111: dataout <= 128'h00000000000000000000000000000080; + 7'b0001000: dataout <= 128'h00000000000000000000000000000100; + 7'b0001001: dataout <= 128'h00000000000000000000000000000200; + 7'b0001010: dataout <= 128'h00000000000000000000000000000400; + 7'b0001011: dataout <= 128'h00000000000000000000000000000800; + 7'b0001100: dataout <= 128'h00000000000000000000000000001000; + 7'b0001101: dataout <= 128'h00000000000000000000000000002000; + 7'b0001110: dataout <= 128'h00000000000000000000000000004000; + 7'b0001111: dataout <= 128'h00000000000000000000000000008000; + 7'b0010000: dataout <= 128'h00000000000000000000000000010000; + 7'b0010001: dataout <= 128'h00000000000000000000000000020000; + 7'b0010010: dataout <= 128'h00000000000000000000000000040000; + 7'b0010011: dataout <= 128'h00000000000000000000000000080000; + 7'b0010100: dataout <= 128'h00000000000000000000000000100000; + 7'b0010101: dataout <= 128'h00000000000000000000000000200000; + 7'b0010110: dataout <= 128'h00000000000000000000000000400000; + 7'b0010111: dataout <= 128'h00000000000000000000000000800000; + 7'b0011000: dataout <= 128'h00000000000000000000000001000000; + 7'b0011001: dataout <= 128'h00000000000000000000000002000000; + 7'b0011010: dataout <= 128'h00000000000000000000000004000000; + 7'b0011011: dataout <= 128'h00000000000000000000000008000000; + 7'b0011100: dataout <= 128'h00000000000000000000000010000000; + 7'b0011101: dataout <= 128'h00000000000000000000000020000000; + 7'b0011110: dataout <= 128'h00000000000000000000000040000000; + 7'b0011111: dataout <= 128'h00000000000000000000000080000000; + 7'b0100000: dataout <= 128'h00000000000000000000000100000000; + 7'b0100001: dataout <= 128'h00000000000000000000000200000000; + 7'b0100010: dataout <= 128'h00000000000000000000000400000000; + 7'b0100011: dataout <= 128'h00000000000000000000000800000000; + 7'b0100100: dataout <= 128'h00000000000000000000001000000000; + 7'b0100101: dataout <= 128'h00000000000000000000002000000000; + 7'b0100110: dataout <= 128'h00000000000000000000004000000000; + 7'b0100111: dataout <= 128'h00000000000000000000008000000000; + 7'b0101000: dataout <= 128'h00000000000000000000010000000000; + 7'b0101001: dataout <= 128'h00000000000000000000020000000000; + 7'b0101010: dataout <= 128'h00000000000000000000040000000000; + 7'b0101011: dataout <= 128'h00000000000000000000080000000000; + 7'b0101100: dataout <= 128'h00000000000000000000100000000000; + 7'b0101101: dataout <= 128'h00000000000000000000200000000000; + 7'b0101110: dataout <= 128'h00000000000000000000400000000000; + 7'b0101111: dataout <= 128'h00000000000000000000800000000000; + 7'b0110000: dataout <= 128'h00000000000000000001000000000000; + 7'b0110001: dataout <= 128'h00000000000000000002000000000000; + 7'b0110010: dataout <= 128'h00000000000000000004000000000000; + 7'b0110011: dataout <= 128'h00000000000000000008000000000000; + 7'b0110100: dataout <= 128'h00000000000000000010000000000000; + 7'b0110101: dataout <= 128'h00000000000000000020000000000000; + 7'b0110110: dataout <= 128'h00000000000000000040000000000000; + 7'b0110111: dataout <= 128'h00000000000000000080000000000000; + 7'b0111000: dataout <= 128'h00000000000000000100000000000000; + 7'b0111001: dataout <= 128'h00000000000000000200000000000000; + 7'b0111010: dataout <= 128'h00000000000000000400000000000000; + 7'b0111011: dataout <= 128'h00000000000000000800000000000000; + 7'b0111100: dataout <= 128'h00000000000000001000000000000000; + 7'b0111101: dataout <= 128'h00000000000000002000000000000000; + 7'b0111110: dataout <= 128'h00000000000000004000000000000000; + 7'b0111111: dataout <= 128'h00000000000000008000000000000000; + 7'b1000000: dataout <= 128'h00000000000000010000000000000000; + 7'b1000001: dataout <= 128'h00000000000000020000000000000000; + 7'b1000010: dataout <= 128'h00000000000000040000000000000000; + 7'b1000011: dataout <= 128'h00000000000000080000000000000000; + 7'b1000100: dataout <= 128'h00000000000000100000000000000000; + 7'b1000101: dataout <= 128'h00000000000000200000000000000000; + 7'b1000110: dataout <= 128'h00000000000000400000000000000000; + 7'b1000111: dataout <= 128'h00000000000000800000000000000000; + 7'b1001000: dataout <= 128'h00000000000001000000000000000000; + 7'b1001001: dataout <= 128'h00000000000002000000000000000000; + 7'b1001010: dataout <= 128'h00000000000004000000000000000000; + 7'b1001011: dataout <= 128'h00000000000008000000000000000000; + 7'b1001100: dataout <= 128'h00000000000010000000000000000000; + 7'b1001101: dataout <= 128'h00000000000020000000000000000000; + 7'b1001110: dataout <= 128'h00000000000040000000000000000000; + 7'b1001111: dataout <= 128'h00000000000080000000000000000000; + 7'b1010000: dataout <= 128'h00000000000100000000000000000000; + 7'b1010001: dataout <= 128'h00000000000200000000000000000000; + 7'b1010010: dataout <= 128'h00000000000400000000000000000000; + 7'b1010011: dataout <= 128'h00000000000800000000000000000000; + 7'b1010100: dataout <= 128'h00000000001000000000000000000000; + 7'b1010101: dataout <= 128'h00000000002000000000000000000000; + 7'b1010110: dataout <= 128'h00000000004000000000000000000000; + 7'b1010111: dataout <= 128'h00000000008000000000000000000000; + 7'b1011000: dataout <= 128'h00000000010000000000000000000000; + 7'b1011001: dataout <= 128'h00000000020000000000000000000000; + 7'b1011010: dataout <= 128'h00000000040000000000000000000000; + 7'b1011011: dataout <= 128'h00000000080000000000000000000000; + 7'b1011100: dataout <= 128'h00000000100000000000000000000000; + 7'b1011101: dataout <= 128'h00000000200000000000000000000000; + 7'b1011110: dataout <= 128'h00000000400000000000000000000000; + 7'b1011111: dataout <= 128'h00000000800000000000000000000000; + 7'b1100000: dataout <= 128'h00000001000000000000000000000000; + 7'b1100001: dataout <= 128'h00000002000000000000000000000000; + 7'b1100010: dataout <= 128'h00000004000000000000000000000000; + 7'b1100011: dataout <= 128'h00000008000000000000000000000000; + 7'b1100100: dataout <= 128'h00000010000000000000000000000000; + 7'b1100101: dataout <= 128'h00000020000000000000000000000000; + 7'b1100110: dataout <= 128'h00000040000000000000000000000000; + 7'b1100111: dataout <= 128'h00000080000000000000000000000000; + 7'b1101000: dataout <= 128'h00000100000000000000000000000000; + 7'b1101001: dataout <= 128'h00000200000000000000000000000000; + 7'b1101010: dataout <= 128'h00000400000000000000000000000000; + 7'b1101011: dataout <= 128'h00000800000000000000000000000000; + 7'b1101100: dataout <= 128'h00001000000000000000000000000000; + 7'b1101101: dataout <= 128'h00002000000000000000000000000000; + 7'b1101110: dataout <= 128'h00004000000000000000000000000000; + 7'b1101111: dataout <= 128'h00008000000000000000000000000000; + 7'b1110000: dataout <= 128'h00010000000000000000000000000000; + 7'b1110001: dataout <= 128'h00020000000000000000000000000000; + 7'b1110010: dataout <= 128'h00040000000000000000000000000000; + 7'b1110011: dataout <= 128'h00080000000000000000000000000000; + 7'b1110100: dataout <= 128'h00100000000000000000000000000000; + 7'b1110101: dataout <= 128'h00200000000000000000000000000000; + 7'b1110110: dataout <= 128'h00400000000000000000000000000000; + 7'b1110111: dataout <= 128'h00800000000000000000000000000000; + 7'b1111000: dataout <= 128'h01000000000000000000000000000000; + 7'b1111001: dataout <= 128'h02000000000000000000000000000000; + 7'b1111010: dataout <= 128'h04000000000000000000000000000000; + 7'b1111011: dataout <= 128'h08000000000000000000000000000000; + 7'b1111100: dataout <= 128'h10000000000000000000000000000000; + 7'b1111101: dataout <= 128'h20000000000000000000000000000000; + 7'b1111110: dataout <= 128'h40000000000000000000000000000000; + 7'b1111111: dataout <= 128'h80000000000000000000000000000000; + + + + default: dataout<=128'h0; + endcase +end +endmodule diff --git a/BENCHMARK/multi_enc_decx2x4/rtl/encoder.v b/BENCHMARK/multi_enc_decx2x4/rtl/encoder.v new file mode 100644 index 00000000..f2ac7449 --- /dev/null +++ b/BENCHMARK/multi_enc_decx2x4/rtl/encoder.v @@ -0,0 +1,149 @@ +module encoder128(datain,dataout); + +input [127:0] datain; +output [6:0] dataout; +reg [6:0] dataout; + +always @(datain) + +begin + + case (datain) + + 128'h00000000000000000000000000000001 : dataout<=7'b0000000; + 128'h00000000000000000000000000000002 : dataout<=7'b0000001; + 128'h00000000000000000000000000000004 : dataout<=7'b0000010; + 128'h00000000000000000000000000000008 : dataout<=7'b0000011; + 128'h00000000000000000000000000000010 : dataout<=7'b0000100; + 128'h00000000000000000000000000000020 : dataout<=7'b0000101; + 128'h00000000000000000000000000000040 : dataout<=7'b0000110; + 128'h00000000000000000000000000000080 : dataout<=7'b0000111; + 128'h00000000000000000000000000000100 : dataout<=7'b0001000; + 128'h00000000000000000000000000000200 : dataout<=7'b0001001; + 128'h00000000000000000000000000000400 : dataout<=7'b0001010; + 128'h00000000000000000000000000000800 : dataout<=7'b0001011; + 128'h00000000000000000000000000001000 : dataout<=7'b0001000; + 128'h00000000000000000000000000002000 : dataout<=7'b0001101; + 128'h00000000000000000000000000004000 : dataout<=7'b0001110; + 128'h00000000000000000000000000008000 : dataout<=7'b0001111; + 128'h00000000000000000000000000010000 : dataout<=7'b0010000; + 128'h00000000000000000000000000020000 : dataout<=7'b0010001; + 128'h00000000000000000000000000040000 : dataout<=7'b0010010; + 128'h00000000000000000000000000080000 : dataout<=7'b0010011; + 128'h00000000000000000000000000100000 : dataout<=7'b0010100; + 128'h00000000000000000000000000200000 : dataout<=7'b0010101; + 128'h00000000000000000000000000400000 : dataout<=7'b0010110; + 128'h00000000000000000000000000800000 : dataout<=7'b0010111; + 128'h00000000000000000000000001000000 : dataout<=7'b0011000; + 128'h00000000000000000000000002000000 : dataout<=7'b0011001; + 128'h00000000000000000000000004000000 : dataout<=7'b0011010; + 128'h00000000000000000000000008000000 : dataout<=7'b0011011; + 128'h00000000000000000000000010000000 : dataout<=7'b0011000; + 128'h00000000000000000000000020000000 : dataout<=7'b0011101; + 128'h00000000000000000000000040000000 : dataout<=7'b0011110; + 128'h00000000000000000000000080000000 : dataout<=7'b0011111; + + 128'h00000000000000000000000100000000 : dataout<=7'b0100000; + 128'h00000000000000000000000200000000 : dataout<=7'b0100001; + 128'h00000000000000000000000400000000 : dataout<=7'b0100010; + 128'h00000000000000000000000800000000 : dataout<=7'b0100011; + 128'h00000000000000000000001000000000 : dataout<=7'b0100100; + 128'h00000000000000000000002000000000 : dataout<=7'b0100101; + 128'h00000000000000000000004000000000 : dataout<=7'b0100110; + 128'h00000000000000000000008000000000 : dataout<=7'b0100111; + 128'h00000000000000000000010000000000 : dataout<=7'b0101000; + 128'h00000000000000000000020000000000 : dataout<=7'b0101001; + 128'h00000000000000000000040000000000 : dataout<=7'b0101010; + 128'h00000000000000000000080000000000 : dataout<=7'b0101011; + 128'h00000000000000000000100000000000 : dataout<=7'b0101000; + 128'h00000000000000000000200000000000 : dataout<=7'b0101101; + 128'h00000000000000000000400000000000 : dataout<=7'b0101110; + 128'h00000000000000000000800000000000 : dataout<=7'b0101111; + 128'h00000000000000000001000000000000 : dataout<=7'b0110000; + 128'h00000000000000000002000000000000 : dataout<=7'b0110001; + 128'h00000000000000000004000000000000 : dataout<=7'b0110010; + 128'h00000000000000000008000000000000 : dataout<=7'b0110011; + 128'h00000000000000000010000000000000 : dataout<=7'b0110100; + 128'h00000000000000000020000000000000 : dataout<=7'b0110101; + 128'h00000000000000000040000000000000 : dataout<=7'b0110110; + 128'h00000000000000000080000000000000 : dataout<=7'b0110111; + 128'h00000000000000000100000000000000 : dataout<=7'b0111000; + 128'h00000000000000000200000000000000 : dataout<=7'b0111001; + 128'h00000000000000000400000000000000 : dataout<=7'b0111010; + 128'h00000000000000000800000000000000 : dataout<=7'b0111011; + 128'h00000000000000001000000000000000 : dataout<=7'b0111000; + 128'h00000000000000002000000000000000 : dataout<=7'b0111101; + 128'h00000000000000004000000000000000 : dataout<=7'b0111110; + 128'h00000000000000008000000000000000 : dataout<=7'b0111111; + + 128'h00000000000000010000000000000000 : dataout<=7'b1000000; + 128'h00000000000000020000000000000000 : dataout<=7'b1000001; + 128'h00000000000000040000000000000000 : dataout<=7'b1000010; + 128'h00000000000000080000000000000000 : dataout<=7'b1000011; + 128'h00000000000000100000000000000000 : dataout<=7'b1000100; + 128'h00000000000000200000000000000000 : dataout<=7'b1000101; + 128'h00000000000000400000000000000000 : dataout<=7'b1000110; + 128'h00000000000000800000000000000000 : dataout<=7'b1000111; + 128'h00000000000001000000000000000000 : dataout<=7'b1001000; + 128'h00000000000002000000000000000000 : dataout<=7'b1001001; + 128'h00000000000004000000000000000000 : dataout<=7'b1001010; + 128'h00000000000008000000000000000000 : dataout<=7'b1001011; + 128'h00000000000010000000000000000000 : dataout<=7'b1001000; + 128'h00000000000020000000000000000000 : dataout<=7'b1001101; + 128'h00000000000040000000000000000000 : dataout<=7'b1001110; + 128'h00000000000080000000000000000000 : dataout<=7'b1001111; + 128'h00000000000100000000000000000000 : dataout<=7'b1010000; + 128'h00000000000200000000000000000000 : dataout<=7'b1010001; + 128'h00000000000400000000000000000000 : dataout<=7'b1010010; + 128'h00000000000800000000000000000000 : dataout<=7'b1010011; + 128'h00000000001000000000000000000000 : dataout<=7'b1010100; + 128'h00000000002000000000000000000000 : dataout<=7'b1010101; + 128'h00000000004000000000000000000000 : dataout<=7'b1010110; + 128'h00000000008000000000000000000000 : dataout<=7'b1010111; + 128'h00000000010000000000000000000000 : dataout<=7'b1011000; + 128'h00000000020000000000000000000000 : dataout<=7'b1011001; + 128'h00000000040000000000000000000000 : dataout<=7'b1011010; + 128'h00000000080000000000000000000000 : dataout<=7'b1011011; + 128'h00000000100000000000000000000000 : dataout<=7'b1011000; + 128'h00000000200000000000000000000000 : dataout<=7'b1011101; + 128'h00000000400000000000000000000000 : dataout<=7'b1011110; + 128'h00000000800000000000000000000000 : dataout<=7'b1011111; + + 128'h00000001000000000000000000000000 : dataout<=7'b1100000; + 128'h00000002000000000000000000000000 : dataout<=7'b1100001; + 128'h00000004000000000000000000000000 : dataout<=7'b1100010; + 128'h00000008000000000000000000000000 : dataout<=7'b1100011; + 128'h00000010000000000000000000000000 : dataout<=7'b1100100; + 128'h00000020000000000000000000000000 : dataout<=7'b1100101; + 128'h00000040000000000000000000000000 : dataout<=7'b1100110; + 128'h00000080000000000000000000000000 : dataout<=7'b1100111; + 128'h00000100000000000000000000000000 : dataout<=7'b1101000; + 128'h00000200000000000000000000000000 : dataout<=7'b1101001; + 128'h00000400000000000000000000000000 : dataout<=7'b1101010; + 128'h00000800000000000000000000000000 : dataout<=7'b1101011; + 128'h00001000000000000000000000000000 : dataout<=7'b1101000; + 128'h00002000000000000000000000000000 : dataout<=7'b1101101; + 128'h00004000000000000000000000000000 : dataout<=7'b1101110; + 128'h00008000000000000000000000000000 : dataout<=7'b1101111; + 128'h00010000000000000000000000000000 : dataout<=7'b1110000; + 128'h00020000000000000000000000000000 : dataout<=7'b1110001; + 128'h00040000000000000000000000000000 : dataout<=7'b1110010; + 128'h00080000000000000000000000000000 : dataout<=7'b1110011; + 128'h00100000000000000000000000000000 : dataout<=7'b1110100; + 128'h00200000000000000000000000000000 : dataout<=7'b1110101; + 128'h00400000000000000000000000000000 : dataout<=7'b1110110; + 128'h00800000000000000000000000000000 : dataout<=7'b1110111; + 128'h01000000000000000000000000000000 : dataout<=7'b1111000; + 128'h02000000000000000000000000000000 : dataout<=7'b1111001; + 128'h04000000000000000000000000000000 : dataout<=7'b1111010; + 128'h08000000000000000000000000000000 : dataout<=7'b1111011; + 128'h10000000000000000000000000000000 : dataout<=7'b1111000; + 128'h20000000000000000000000000000000 : dataout<=7'b1111101; + 128'h40000000000000000000000000000000 : dataout<=7'b1111110; + 128'h80000000000000000000000000000000 : dataout<=7'b1111111; + + + default: dataout<=7'b0000000; + endcase +end +endmodule diff --git a/BENCHMARK/multi_enc_decx2x4/rtl/topenc_decx2.v b/BENCHMARK/multi_enc_decx2x4/rtl/topenc_decx2.v new file mode 100644 index 00000000..866f8fcb --- /dev/null +++ b/BENCHMARK/multi_enc_decx2x4/rtl/topenc_decx2.v @@ -0,0 +1,104 @@ + +module top(clock,reset,datain,dataout,datain1,dataout1); + + +input clock,reset; + +input [127:0] datain; +output [127:0] dataout; + +input [127:0] datain1; +output [127:0] dataout1; + +wire [6:0] enc_out; +reg [127:0] data_encin; +reg [6:0] data_encout; + +wire [6:0] enc_out1; +reg [127:0] data_encin1; +reg [6:0] data_encout1; + + + + + +encoder128 U01(.datain(data_encin),.dataout(enc_out)); +decoder128 U02(.datain(data_encout),.dataout(dataout)); + +encoder128 U011(.datain(data_encin1),.dataout(enc_out1)); +decoder128 U021(.datain(data_encout1),.dataout(dataout1)); + + + + always @(posedge clock) + + begin + + if (reset) + + data_encin <= 127'h00000; + + else + + data_encin <= datain; + + + end + + + always @(posedge clock) + + begin + + if (reset) + + data_encout <= 7'h0; + + else + + data_encout<= enc_out; + + + end + + + + always @(posedge clock) + + begin + + if (reset) + + data_encin1 <= 127'h00000; + + else + + data_encin1 <= datain1; + + + end + + + always @(posedge clock) + + begin + + if (reset) + + data_encout1 <= 7'h0; + + else + + data_encout1<= enc_out1; + + + end + + + + + + + +endmodule + diff --git a/BENCHMARK/rs_decoder_1/rs_decoder_1_yosys.blif b/BENCHMARK/rs_decoder_1/rs_decoder_1_yosys.blif new file mode 100644 index 00000000..49423a7c --- /dev/null +++ b/BENCHMARK/rs_decoder_1/rs_decoder_1_yosys.blif @@ -0,0 +1,8213 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model rs_decoder_1 +.inputs x(0) x(1) x(2) x(3) x(4) enable k(0) k(1) k(2) k(3) k(4) clk clrn +.outputs error(0) error(1) error(2) error(3) error(4) with_error valid +.names $false +.names $true +1 +.names $undef +.subckt logic_1 a=$auto$hilomap.cc:39:hilomap_worker$25858 +.subckt logic_0 a=x0.shift +.subckt in_buff A=clk Q=x0.clk +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=clrn Q=x0.clrn +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=enable Q=$iopadmap$enable +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=x2.error(0) Q=error(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=x2.error(1) Q=error(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=x2.error(2) Q=error(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=x2.error(3) Q=error(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=x2.error(4) Q=error(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=k(0) Q=$iopadmap$k(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=k(1) Q=$iopadmap$k(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=k(2) Q=$iopadmap$k(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=k(3) Q=$iopadmap$k(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=k(4) Q=$iopadmap$k(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$valid Q=valid +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=temp Q=with_error +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=x(0) Q=$iopadmap$x(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=x(1) Q=$iopadmap$x(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=x(2) Q=$iopadmap$x(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=x(3) Q=$iopadmap$x(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=x(4) Q=$iopadmap$x(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt ff CQZ=x1.enable D=syn_shift_ff_CQZ_D QCK=x0.clk QEN=berl_enable_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=with_error_LUT4_I3_1_O I1=berl_enable_ff_CQZ_QEN_LUT4_O_I1 I2=enable_LUT4_I0_1_O I3=syn_enable_ff_CQZ_D O=berl_enable_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=x2.load I1=x2.search I2=x2.shorten I3=x0.clrn O=chien_load_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011111111 +.subckt LUT4 I0=x2.search I1=x2.load I2=x2.shorten I3=x0.clrn O=chien_load_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010011111111 +.subckt ff CQZ=x2.load D=chien_load_ff_CQZ_D QCK=x0.clk QEN=chien_load_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=with_error_LUT4_I3_1_O O=chien_load_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O I2=enable_LUT4_I2_I3 I3=chien_load_ff_CQZ_QEN_LUT4_O_I3 O=chien_load_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=enable_LUT4_I2_I3 I1=x2.search I2=chien_load_ff_CQZ_QEN_LUT4_O_I3 I3=enable_LUT4_I2_I1_LUT4_O_I3 O=chien_load_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=x1.phase0 I1=count(3) I2=chien_load_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=enable_LUT4_I2_I1_LUT4_O_I2 O=chien_load_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=x0.shift I1=count(1) I2=count(0) I3=count(2) O=chien_load_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=x2.search D=chien_search_ff_CQZ_D QCK=x0.clk QEN=chien_search_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.phase12 I1=x2.load I2=chien_search_ff_CQZ_D_LUT4_O_I2 I3=x0.clrn O=chien_search_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=length2(2) I1=length2(1) I2=chien_search_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=x2.search O=chien_search_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=x0.shift I1=length2(0) I2=length2(4) I3=length2(3) O=chien_search_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O I3=enable_LUT4_I2_I1_LUT4_O_I2 O=chien_search_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=count(3) D=count_ff_CQZ_D(3) QCK=x0.clk QEN=count_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=count(2) D=count_ff_CQZ_D(2) QCK=x0.clk QEN=count_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=count(1) D=count_ff_CQZ_D(1) QCK=x0.clk QEN=count_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=count(0) D=count_ff_CQZ_D(0) QCK=x0.clk QEN=count_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=count_ff_CQZ_D_LUT4_O_I2 I3=chien_load_ff_CQZ_D O=count_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=count(0) I1=count(1) I2=count(2) I3=chien_load_ff_CQZ_D O=count_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100011111111 +.subckt LUT4 I0=x0.shift I1=chien_load_ff_CQZ_D I2=count(1) I3=count(0) O=count_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=count(0) I3=chien_load_ff_CQZ_D O=count_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=count(0) I1=count(2) I2=count(1) I3=count(3) O=count_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=$iopadmap$enable I1=enable_LUT4_I0_I1 I2=x0.clrn I3=enable_LUT4_I2_I1 O=shorten_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=$iopadmap$enable I1=syn_shift I2=x0.enable I3=x0.clrn O=enable_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001011111111 +.subckt LUT4 I0=x1.phase12 I1=x2.load I2=x1.enable I3=enable_LUT4_I0_1_O O=enable_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=with_error_LUT4_I3_1_O I3=enable_LUT4_I0_1_O O=enable_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=enable_LUT4_I0_I1_LUT4_O_I1 I2=x2.shorten I3=length2(4) O=enable_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=length0(4) I1=enable_LUT4_I0_I1_LUT4_O_I1 I2=length2(4) I3=with_error_LUT4_I3_1_O O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010111000011 +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=$iopadmap$k(4) I3=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=$iopadmap$k(3) I3=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_I3 O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=$iopadmap$k(2) I3=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I3 O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=x0.shift I1=with_error_LUT4_I3_1_O I2=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I3_LUT4_O_I2 I3=length0(2) O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=x0.shift I1=length2(2) I2=length2(0) I3=length2(1) O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=$iopadmap$k(1) I3=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_2_I3 O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=length0(1) I1=length2(1) I2=length2(0) I3=with_error_LUT4_I3_1_O O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010100111100 +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=$iopadmap$k(0) I3=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_3_I3 O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=x0.shift I1=with_error_LUT4_I3_1_O I2=length2(0) I3=length0(0) O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=x0.shift I1=with_error_LUT4_I3_1_O I2=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_I3_LUT4_O_I2 I3=length0(3) O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=length2(1) I1=length2(2) I2=length2(0) I3=length2(3) O=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000001 +.subckt LUT4 I0=length2(1) I1=length2(2) I2=length2(3) I3=length2(0) O=enable_LUT4_I0_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=x0.shift I1=enable_LUT4_I2_I1 I2=$iopadmap$enable I3=enable_LUT4_I2_I3 O=enable_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=enable_LUT4_I2_I3 I1=x2.search I2=enable_LUT4_I2_I1_LUT4_O_I2 I3=enable_LUT4_I2_I1_LUT4_O_I3 O=enable_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=x1.phase12 I1=x2.load I2=with_error_LUT4_I3_O_LUT4_I1_I2 I3=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O O=enable_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=x0.enable I1=syn_shift I2=x0.clrn I3=$iopadmap$enable O=enable_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I1 I2=error_LUT4_O_I2 I3=error_LUT4_O_I3 O=x2.error(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I1 I2=error_LUT4_O_1_I2 I3=error_LUT4_O_1_I3 O=x2.error(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_2_I1 I2=error_LUT4_O_2_I2 I3=error_LUT4_O_4_I3 O=error_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I3_LUT4_O_I2 I2=error_LUT4_O_I3_LUT4_O_I0 I3=error_LUT4_O_I3_LUT4_O_I1 O=error_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=error_LUT4_O_4_I3 I1=error_LUT4_O_2_I1 I2=error_LUT4_O_2_I2 I3=error_LUT4_O_I1 O=x2.error(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_3_I3_LUT4_O_I1 I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O O=error_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O I1=error_LUT4_O_2_I2_LUT4_O_I1 I2=error_LUT4_O_2_I2_LUT4_O_I2 I3=error_LUT4_O_3_I3_LUT4_O_I3 O=error_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100001110111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_2_I2_LUT4_O_I1 I3=error_LUT4_O_2_I2_LUT4_O_I2 O=error_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I3=error_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3 O=error_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x2.o4(2) I1=x2.o5(2) I2=x2.o6(2) I3=x2.o7(2) O=error_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x2.o0(2) I1=x2.o1(2) I2=x2.o8(2) I3=x2.o9(2) O=error_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x2.o2(2) I1=x2.o3(2) I2=x2.o10(2) I3=x2.o11(2) O=error_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_3_I3_LUT4_O_I1 I3=error_LUT4_O_2_I2_LUT4_O_I2 O=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=error_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I0 I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I1 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I0 I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I0_LUT4_I2_O I1=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I0_LUT4_I2_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2 O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I0 I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=x2.load I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I0 O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011111 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I1=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=x2.load I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3 O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=alpha(2) I3=x2.load O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=s9(2) I1=x1.phase0 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2 I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1 I3=error_LUT4_O_3_I3 O=x2.error(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O I1=error_LUT4_O_3_I3_LUT4_O_I1 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=error_LUT4_O_3_I3_LUT4_O_I3 O=error_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100001110111 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=error_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 O=error_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x2.o0(1) I1=x2.o1(1) I2=x2.o9(1) I3=x2.o10(1) O=error_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x2.o5(1) I1=x2.o6(1) I2=x2.o7(1) I3=x2.o8(1) O=error_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x2.o2(1) I1=x2.o3(1) I2=x2.o4(1) I3=x2.o11(1) O=error_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 I2=error_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I3=error_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=error_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x2.o4(0) I1=x2.o5(0) I2=x2.o6(0) I3=x2.o9(0) O=error_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x2.o0(0) I1=x2.o1(0) I2=x2.o7(0) I3=x2.o8(0) O=error_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x2.o2(0) I1=x2.o3(0) I2=x2.o10(0) I3=x2.o11(0) O=error_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1 I3=error_LUT4_O_4_I3 O=x2.error(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1_LUT4_O_I2 I3=error_LUT4_O_I1_LUT4_O_I3 O=error_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=error_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=x2.l1(2) I2=x2.l3(2) I3=x2.l11(2) O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x2.l9(2) I2=x2.l7(2) I3=x2.l5(2) O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=x2.l10(2) I2=x2.l2(2) I3=x2.l0(2) O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=D0(2) I1=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=x2.search O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=x0.shift I1=x2.l8(2) I2=x2.l6(2) I3=x2.l4(2) O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=D0(0) I1=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=x2.search O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=x0.shift I1=x2.l8(0) I2=x2.l6(0) I3=x2.l4(0) O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=x2.l10(0) I2=x2.l2(0) I3=x2.l0(0) O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=x2.l1(0) I2=x2.l3(0) I3=x2.l11(0) O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x2.l9(0) I2=x2.l7(0) I3=x2.l5(0) O=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=error_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=x2.l1(3) I2=x2.l3(3) I3=x2.l11(3) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x2.l9(3) I2=x2.l7(3) I3=x2.l5(3) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=x2.l10(3) I2=x2.l2(3) I3=x2.l0(3) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=D0(3) I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=x2.search O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=x0.shift I1=x2.l8(3) I2=x2.l6(3) I3=x2.l4(3) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=D0(4) I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=x2.search O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=x0.shift I1=x2.l8(4) I2=x2.l6(4) I3=x2.l4(4) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=x2.l10(4) I2=x2.l2(4) I3=x2.l0(4) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=x2.l1(4) I2=x2.l3(4) I3=x2.l11(4) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x2.l9(4) I2=x2.l7(4) I3=x2.l5(4) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=x2.l1(1) I2=x2.l3(1) I3=x2.l11(1) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x2.l9(1) I2=x2.l7(1) I3=x2.l5(1) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=x2.l10(1) I2=x2.l2(1) I3=x2.l0(1) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=D0(1) I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=x2.search O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001110101010 +.subckt LUT4 I0=x0.shift I1=x2.l8(1) I2=x2.l6(1) I3=x2.l4(1) O=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I2_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I3 O=error_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I1=error_LUT4_O_3_I3_LUT4_O_I3 I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=error_LUT4_O_3_I3_LUT4_O_I1 O=error_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111000000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001110111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00111010 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111101110 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I1 I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=x2.load I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I1=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I2=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=error_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I1=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I2=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=error_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=error_LUT4_O_3_I3_LUT4_O_I3 I2=error_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111010111111 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I1=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011111110000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100001110 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I0_LUT4_I2_O_LUT4_I0_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=x2.load I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_I0_LUT4_I2_O_LUT4_I0_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_1_O I1=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1 I3=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=x1.A0_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_1_O I1=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x2.l0_ff_CQZ_4_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_1_O O=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_3_I3_LUT4_O_I3 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O O=error_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x2.load I1=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I1_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=alpha(4) I3=x2.load O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100110000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I3 O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I1=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010010110000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=error_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=error_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=x2.o4(4) I2=x2.o5(4) I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=x2.o6(4) I3=x2.o9(4) O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x2.o2(4) I1=x2.o3(4) I2=x2.o10(4) I3=x2.o11(4) O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x2.o1(4) I1=x2.o0(4) I2=x2.o7(4) I3=x2.o8(4) O=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=error_LUT4_O_I3_LUT4_O_I0 I1=error_LUT4_O_I3_LUT4_O_I1 I2=error_LUT4_O_I3_LUT4_O_I2 I3=error_LUT4_O_1_I2 O=error_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100001000101011 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=error_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_O O=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=x2.o4(3) I1=x2.o5(3) I2=x2.o6(3) I3=x2.o7(3) O=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x2.o2(3) I1=x2.o3(3) I2=x2.o10(3) I3=x2.o11(3) O=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x2.o0(3) I1=x2.o1(3) I2=x2.o8(3) I3=x2.o9(3) O=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_3_I3_LUT4_O_I3 I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=error_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=error_LUT4_O_4_I3 O=error_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=error_LUT4_O_2_I2_LUT4_O_I1 I3=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O O=error_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=length0(4) D=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O(4) QCK=x0.clk QEN=syn_shift_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=length0(3) D=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O(3) QCK=x0.clk QEN=syn_shift_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=length0(2) D=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O(2) QCK=x0.clk QEN=syn_shift_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=length0(1) D=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O(1) QCK=x0.clk QEN=syn_shift_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=length0(0) D=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O(0) QCK=x0.clk QEN=syn_shift_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=length2(4) D=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O(4) QCK=x0.clk QEN=chien_load_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=length2(3) D=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O(3) QCK=x0.clk QEN=chien_load_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=length2(2) D=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O(2) QCK=x0.clk QEN=chien_load_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=length2(1) D=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O(1) QCK=x0.clk QEN=chien_load_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=length2(0) D=enable_LUT4_I0_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O(0) QCK=x0.clk QEN=chien_load_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=phase(11) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=phase(10) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=phase(1) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=phase(9) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=phase(8) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=phase(7) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=phase(6) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=phase(5) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=phase(4) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=phase(3) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=phase(2) I2=x0.clrn I3=x1.enable O=phase_LUT4_I1_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x1.phase0_LUT4_I3_O O=phase_LUT4_I1_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=phase(11) D=phase_LUT4_I1_O(11) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=phase(10) D=phase_LUT4_I1_O(10) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=phase(1) D=phase_LUT4_I1_O(1) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=phase(9) D=phase_LUT4_I1_O(9) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=phase(8) D=phase_LUT4_I1_O(8) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=phase(7) D=phase_LUT4_I1_O(7) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=phase(6) D=phase_LUT4_I1_O(6) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=phase(5) D=phase_LUT4_I1_O(5) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=phase(4) D=phase_LUT4_I1_O(4) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=phase(3) D=phase_LUT4_I1_O(3) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=phase(2) D=phase_LUT4_I1_O(2) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.shorten D=shorten_ff_CQZ_D QCK=x0.clk QEN=shorten_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.shift I3=x0.clrn O=shorten_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=x0.enable D=syn_enable_ff_CQZ_D QCK=x0.clk QEN=$auto$hilomap.cc:39:hilomap_worker$25858 QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=syn_enable_ff_CQZ_D_LUT4_O_I0 I1=syn_enable_ff_CQZ_D_LUT4_O_I1 I2=$iopadmap$k(3) I3=syn_enable_ff_CQZ_D_LUT4_O_I3 O=syn_enable_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=x0.shift I1=syn_enable_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=syn_enable_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=enable_LUT4_I3_O O=syn_enable_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=syn_enable_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=syn_enable_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=length0(4) I3=$iopadmap$k(4) O=syn_enable_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=x0.shift I1=$iopadmap$k(2) I2=length0(2) I3=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=syn_enable_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=length0(3) I2=length0(2) I3=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=syn_enable_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=length0(0) I1=length0(1) I2=$iopadmap$k(1) I3=$iopadmap$k(0) O=syn_enable_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111011010111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=syn_shift_ff_CQZ_D I3=syn_enable_ff_CQZ_D_LUT4_O_I1 O=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=syn_shift_ff_CQZ_D I2=length0(4) I3=syn_enable_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=x0.shift I1=syn_shift_ff_CQZ_D I2=length0(2) I3=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=x0.shift I1=syn_shift_ff_CQZ_D I2=length0(1) I3=length0(0) O=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=syn_shift_ff_CQZ_D I3=length0(0) O=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=length0(3) I2=length0(2) I3=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=syn_enable_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=length0(1) I3=length0(0) O=syn_enable_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=syn_shift_ff_CQZ_D I3=enable_LUT4_I3_O O=syn_enable_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=x0.init D=enable_LUT4_I3_O QCK=x0.clk QEN=enable_LUT4_I0_1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=syn_shift_LUT4_I3_I1 I2=x1.phase0 I3=syn_shift O=syn_shift_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10001111 +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=x0.init I3=x0.enable O=syn_shift_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=syn_shift D=syn_shift_ff_CQZ_D QCK=x0.clk QEN=syn_shift_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x0.enable O=syn_shift_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=syn_shift_ff_CQZ_QEN_LUT4_O_I2 I3=syn_enable_ff_CQZ_D O=syn_shift_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=syn_shift_ff_CQZ_QEN_LUT4_O_I2 I3=enable_LUT4_I3_O O=syn_shift_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=u(4) D=u_ff_CQZ_D(4) QCK=x0.clk QEN=enable_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=u(3) D=u_ff_CQZ_D(3) QCK=x0.clk QEN=enable_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=u(2) D=u_ff_CQZ_D(2) QCK=x0.clk QEN=enable_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=u(1) D=u_ff_CQZ_D(1) QCK=x0.clk QEN=enable_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=u(0) D=u_ff_CQZ_D(0) QCK=x0.clk QEN=enable_LUT4_I2_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.search I3=x2.shorten O=$iopadmap$valid +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.enable I3=temp O=with_error_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.enable I3=temp O=with_error_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=with_error_LUT4_I3_O_LUT4_I3_I2 I1=with_error_LUT4_I3_O I2=with_error_LUT4_I3_O_LUT4_I1_I2 I3=chien_load_ff_CQZ_QEN_LUT4_O_I3 O=syn_shift_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=enable_LUT4_I0_1_O I3=with_error_LUT4_I3_1_O O=with_error_LUT4_I3_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=with_error_LUT4_I3_O I3=enable_LUT4_I0_1_O O=with_error_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=with_error_LUT4_I3_O_LUT4_I2_O I1=with_error_LUT4_I3_O_LUT4_I3_I2 I2=enable_LUT4_I2_I3 I3=syn_enable_ff_CQZ_D_LUT4_O_I3 O=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=syn_enable_ff_CQZ_D_LUT4_O_I3 I3=with_error_LUT4_I3_O_LUT4_I2_O O=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=enable_LUT4_I2_I1_LUT4_O_I2 I1=x1.phase0 I2=enable_LUT4_I2_I3 I3=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I3_O O=count_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=x2.load I1=x1.phase12 I2=with_error_LUT4_I3_O_LUT4_I3_I2 I3=with_error_LUT4_I3_O O=berl_enable_ff_CQZ_QEN_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010001000 +.subckt LUT4 I0=count(3) I1=count(0) I2=count(2) I3=count(1) O=with_error_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=with_error_LUT4_O_I0 I1=with_error_LUT4_O_I1 I2=with_error_LUT4_O_I2 I3=syn_shift O=temp +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=with_error_LUT4_O_I0_LUT4_O_I0 I1=with_error_LUT4_O_I0_LUT4_O_I1 I2=with_error_LUT4_O_I0_LUT4_O_I2 I3=with_error_LUT4_O_I0_LUT4_O_I3 O=with_error_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=s1(0) I1=s1(3) I2=s2(1) I3=s2(4) O=with_error_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s5(1) I1=s5(2) I2=s9(1) I3=s9(2) O=with_error_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s1(4) I1=s2(0) I2=s2(2) I3=s2(3) O=with_error_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s1(1) I1=s1(2) I2=s10(0) I3=s10(1) O=with_error_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=with_error_LUT4_O_I1_LUT4_O_I0 I1=with_error_LUT4_O_I1_LUT4_O_I1 I2=with_error_LUT4_O_I1_LUT4_O_I2 I3=with_error_LUT4_O_I1_LUT4_O_I3 O=with_error_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=with_error_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=with_error_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=with_error_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=with_error_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=with_error_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=s7(2) I1=s7(3) I2=s7(4) I3=s8(0) O=with_error_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s6(3) I1=s6(4) I2=s7(0) I3=s7(1) O=with_error_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s9(0) I1=s9(3) I2=s9(4) I3=s10(2) O=with_error_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s8(1) I1=s8(2) I2=s8(3) I3=s8(4) O=with_error_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s0(1) I1=s0(2) I2=s0(3) I3=s0(4) O=with_error_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s11(2) I1=s11(3) I2=s11(4) I3=s0(0) O=with_error_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s10(3) I1=s10(4) I2=s11(0) I3=s11(1) O=with_error_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=with_error_LUT4_O_I2_LUT4_O_I0 I1=with_error_LUT4_O_I2_LUT4_O_I1 I2=with_error_LUT4_O_I2_LUT4_O_I2 I3=with_error_LUT4_O_I2_LUT4_O_I3 O=with_error_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=s3(4) I1=s4(0) I2=s4(1) I3=s4(2) O=with_error_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s3(0) I1=s3(1) I2=s3(2) I3=s3(3) O=with_error_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s5(4) I1=s6(0) I2=s6(1) I3=s6(2) O=with_error_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=s4(3) I1=s4(4) I2=s5(0) I3=s5(3) O=with_error_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=s0(4) D=x0.y0_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s0(3) D=x0.y0_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(3) I1=x0.init I2=x0.y0_ff_CQZ_1_D_LUT4_O_I2 I3=x0.clrn O=x0.y0_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y0_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I0 I1=s1(3) I2=x0.init I3=x0.enable O=x0.y0_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s0(2) I3=u(3) O=x0.y0_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=s0(2) D=x0.y0_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y0_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y0_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s1(2) I3=x0.y0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x0.y0_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=x0.shift I1=s0(4) I2=s0(1) I3=u(2) O=x0.y0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=s0(1) D=x0.y0_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(1) I1=x0.init I2=x0.y0_ff_CQZ_3_D_LUT4_O_I2 I3=x0.clrn O=x0.y0_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y0_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 I1=s1(1) I2=x0.init I3=x0.enable O=x0.y0_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s0(0) I3=u(1) O=x0.y0_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=s0(0) D=x0.y0_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(0) I1=x0.init I2=x0.y0_ff_CQZ_4_D_LUT4_O_I2 I3=x0.clrn O=x0.y0_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y0_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I0 I1=s1(0) I2=x0.init I3=x0.enable O=x0.y0_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s0(4) I3=u(0) O=x0.y0_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=u(4) I1=x0.init I2=x0.y0_ff_CQZ_D_LUT4_O_I2 I3=x0.clrn O=x0.y0_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=s1(4) I2=x0.init I3=x0.enable O=x0.y0_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s0(3) I3=u(4) O=x0.y0_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=s10(4) D=x0.y10_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s10(3) D=x0.y10_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y10_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y10_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s11(3) I3=x0.y10_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x0.y10_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=x0.shift I1=s10(1) I2=u(3) I3=x0.y10_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=x0.y10_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt ff CQZ=s10(2) D=x0.y10_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y10_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y10_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=x0.y10_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I3=s11(2) O=x0.y10_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=u(2) I1=s10(0) I2=s10(1) I3=x0.y10_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=x0.y10_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt ff CQZ=s10(1) D=x0.y10_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y10_ff_CQZ_3_D_LUT4_O_I0 I1=u(1) I2=x0.init I3=x0.clrn O=x0.y10_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s11(1) I3=x0.y10_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x0.y10_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(1) I1=s10(0) I2=s10(1) I3=s10(4) O=x0.y10_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s10(0) D=x0.y10_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y10_ff_CQZ_4_D_LUT4_O_I0 I1=u(0) I2=x0.init I3=x0.clrn O=x0.y10_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s11(0) I3=x0.y10_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x0.y10_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(0) I1=s10(0) I2=s10(3) I3=s10(4) O=x0.y10_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=u(4) I1=x0.init I2=x0.y10_ff_CQZ_D_LUT4_O_I2 I3=x0.clrn O=x0.y10_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y10_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=s11(4) I2=x0.init I3=x0.enable O=x0.y10_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=u(4) I3=x0.y10_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=x0.y10_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=x0.shift I1=s10(4) I2=s10(3) I3=s10(2) O=x0.y10_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=s11(4) D=x0.y11_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s11(3) D=x0.y11_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y11_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y11_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s0(3) I3=x0.y11_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x0.y11_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=x0.shift I1=s11(4) I2=u(3) I3=x0.y11_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=x0.y11_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=s11(2) D=x0.y11_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(2) I1=x0.init I2=x0.y11_ff_CQZ_2_D_LUT4_O_I2 I3=x0.clrn O=x0.y11_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y11_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I0 I1=s0(2) I2=x0.init I3=x0.enable O=x0.y11_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=u(2) I3=x0.y11_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=x0.y11_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=s11(0) I1=s11(1) I2=s11(2) I3=s11(3) O=x0.y11_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt ff CQZ=s11(1) D=x0.y11_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y11_ff_CQZ_3_D_LUT4_O_I0 I1=u(1) I2=x0.init I3=x0.clrn O=x0.y11_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s0(1) I3=x0.y11_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x0.y11_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=x0.shift I1=s11(0) I2=u(1) I3=x0.y11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x0.y11_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=s11(0) D=x0.y11_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y11_ff_CQZ_4_D_LUT4_O_I0 I1=u(0) I2=x0.init I3=x0.clrn O=x0.y11_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s0(0) I3=x0.y11_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x0.y11_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=x0.shift I1=s11(2) I2=u(0) I3=x0.y11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x0.y11_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x0.y11_ff_CQZ_D_LUT4_O_I0 I1=u(4) I2=x0.init I3=x0.clrn O=x0.y11_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=x0.y11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=s0(4) O=x0.y11_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=u(4) I1=s11(1) I2=s11(2) I3=x0.y11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x0.y11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s11(4) I3=s11(3) O=x0.y11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=s1(4) D=x0.y1_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s1(3) D=x0.y1_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y1_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y1_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 I2=s2(3) I3=x0.enable O=x0.y1_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(3) I1=s1(1) I2=s1(4) I3=x0.enable O=x0.y1_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=s1(2) D=x0.y1_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y1_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s2(2) I3=x0.y1_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x0.y1_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=x0.shift I1=s1(3) I2=s1(0) I3=u(2) O=x0.y1_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=s1(1) D=x0.y1_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(1) I1=x0.init I2=x0.y1_ff_CQZ_3_D_LUT4_O_I2 I3=x0.clrn O=x0.y1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y1_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 I1=s2(1) I2=x0.init I3=x0.enable O=x0.y1_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s1(4) I3=u(1) O=x0.y1_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=s1(0) D=x0.y1_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(0) I1=x0.init I2=x0.y1_ff_CQZ_4_D_LUT4_O_I2 I3=x0.clrn O=x0.y1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y1_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I0 I1=s2(0) I2=x0.init I3=x0.enable O=x0.y1_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s1(3) I3=u(0) O=x0.y1_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=u(4) I1=x0.init I2=x0.y1_ff_CQZ_D_LUT4_O_I2 I3=x0.clrn O=x0.y1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=s2(4) I2=x0.init I3=x0.enable O=x0.y1_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s1(2) I3=u(4) O=x0.y1_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=s2(4) D=x0.y2_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s2(3) D=x0.y2_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y2_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y2_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y2_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 I2=s3(3) I3=x0.enable O=x0.y2_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(3) I1=s2(0) I2=s2(3) I3=x0.enable O=x0.y2_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=s2(2) D=x0.y2_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y2_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y2_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y2_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 I2=s3(2) I3=x0.enable O=x0.y2_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(2) I1=s2(2) I2=s2(4) I3=x0.enable O=x0.y2_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=s2(1) D=x0.y2_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(1) I1=x0.init I2=x0.y2_ff_CQZ_3_D_LUT4_O_I2 I3=x0.clrn O=x0.y2_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y2_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 I1=s3(1) I2=x0.init I3=x0.enable O=x0.y2_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s2(3) I3=u(1) O=x0.y2_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=s2(0) D=x0.y2_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(0) I1=x0.init I2=x0.y2_ff_CQZ_4_D_LUT4_O_I2 I3=x0.clrn O=x0.y2_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y2_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I0 I1=s3(0) I2=x0.init I3=x0.enable O=x0.y2_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s2(2) I3=u(0) O=x0.y2_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x0.y2_ff_CQZ_D_LUT4_O_I0 I1=u(4) I2=x0.init I3=x0.clrn O=x0.y2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s3(4) I3=x0.y2_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x0.y2_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=x0.shift I1=s2(4) I2=s2(1) I3=u(4) O=x0.y2_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=s3(4) D=x0.y3_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s3(3) D=x0.y3_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y3_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y3_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y3_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 I2=s4(3) I3=x0.enable O=x0.y3_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(3) I1=s3(2) I2=s3(4) I3=x0.enable O=x0.y3_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=s3(2) D=x0.y3_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y3_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y3_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s4(2) I3=x0.y3_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x0.y3_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(2) I1=s3(1) I2=s3(3) I3=s3(4) O=x0.y3_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s3(1) D=x0.y3_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(1) I1=x0.init I2=x0.y3_ff_CQZ_3_D_LUT4_O_I2 I3=x0.clrn O=x0.y3_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y3_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 I1=s4(1) I2=x0.init I3=x0.enable O=x0.y3_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s3(2) I3=u(1) O=x0.y3_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=s3(0) D=x0.y3_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(0) I1=x0.init I2=x0.y3_ff_CQZ_4_D_LUT4_O_I2 I3=x0.clrn O=x0.y3_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y3_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I0 I1=s4(0) I2=x0.init I3=x0.enable O=x0.y3_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=s3(4) I2=s3(1) I3=u(0) O=x0.y3_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.y3_ff_CQZ_D_LUT4_O_I0 I1=u(4) I2=x0.init I3=x0.clrn O=x0.y3_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y3_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=s4(4) I3=x0.enable O=x0.y3_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(4) I1=s3(0) I2=s3(3) I3=x0.enable O=x0.y3_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=s4(4) D=x0.y4_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s4(3) D=x0.y4_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y4_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y4_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s5(3) I3=x0.y4_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x0.y4_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(3) I1=s4(1) I2=s4(3) I3=s4(4) O=x0.y4_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s4(2) D=x0.y4_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y4_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y4_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s5(2) I3=x0.y4_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x0.y4_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(2) I1=s4(0) I2=s4(2) I3=s4(3) O=x0.y4_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s4(1) D=x0.y4_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(1) I1=x0.init I2=x0.y4_ff_CQZ_3_D_LUT4_O_I2 I3=x0.clrn O=x0.y4_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y4_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 I1=s5(1) I2=x0.init I3=x0.enable O=x0.y4_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=s4(4) I2=s4(1) I3=u(1) O=x0.y4_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt ff CQZ=s4(0) D=x0.y4_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(0) I1=x0.init I2=x0.y4_ff_CQZ_4_D_LUT4_O_I2 I3=x0.clrn O=x0.y4_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y4_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I0 I1=s5(0) I2=x0.init I3=x0.enable O=x0.y4_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=s4(3) I2=s4(0) I3=u(0) O=x0.y4_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.y4_ff_CQZ_D_LUT4_O_I0 I1=u(4) I2=x0.init I3=x0.clrn O=x0.y4_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y4_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=s5(4) I3=x0.enable O=x0.y4_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(4) I1=s4(2) I2=s4(4) I3=x0.enable O=x0.y4_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=s5(4) D=x0.y5_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s5(3) D=x0.y5_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y5_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y5_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s6(3) I3=x0.y5_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x0.y5_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(3) I1=s5(0) I2=s5(2) I3=s5(3) O=x0.y5_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s5(2) D=x0.y5_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y5_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y5_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s6(2) I3=x0.y5_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x0.y5_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=x0.shift I1=s5(2) I2=s5(1) I3=u(2) O=x0.y5_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=s5(1) D=x0.y5_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=u(1) I1=x0.init I2=x0.y5_ff_CQZ_3_D_LUT4_O_I2 I3=x0.clrn O=x0.y5_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.y5_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 I1=s6(1) I2=x0.init I3=x0.enable O=x0.y5_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=x0.shift I1=s5(3) I2=s5(0) I3=u(1) O=x0.y5_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt ff CQZ=s5(0) D=x0.y5_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y5_ff_CQZ_4_D_LUT4_O_I0 I1=u(0) I2=x0.init I3=x0.clrn O=x0.y5_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y5_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I1 I2=s6(0) I3=x0.enable O=x0.y5_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(0) I1=s5(2) I2=s5(4) I3=x0.enable O=x0.y5_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=x0.y5_ff_CQZ_D_LUT4_O_I0 I1=u(4) I2=x0.init I3=x0.clrn O=x0.y5_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s6(4) I3=x0.y5_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x0.y5_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(4) I1=s5(1) I2=s5(3) I3=s5(4) O=x0.y5_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s6(4) D=x0.y6_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s6(3) D=x0.y6_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y6_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y6_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y6_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 I2=s7(3) I3=x0.enable O=x0.y6_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(3) I1=s6(1) I2=s6(2) I3=x0.enable O=x0.y6_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=s6(2) D=x0.y6_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y6_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y6_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s7(2) I3=x0.y6_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x0.y6_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(2) I1=s6(0) I2=s6(1) I3=s6(4) O=x0.y6_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s6(1) D=x0.y6_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y6_ff_CQZ_3_D_LUT4_O_I0 I1=u(1) I2=x0.init I3=x0.clrn O=x0.y6_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y6_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I2=s7(1) I3=x0.enable O=x0.y6_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(1) I1=s6(2) I2=s6(4) I3=x0.enable O=x0.y6_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=s6(0) D=x0.y6_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y6_ff_CQZ_4_D_LUT4_O_I0 I1=u(0) I2=x0.init I3=x0.clrn O=x0.y6_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s7(0) I3=x0.y6_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x0.y6_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(0) I1=s6(1) I2=s6(3) I3=s6(4) O=x0.y6_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.y6_ff_CQZ_D_LUT4_O_I0 I1=u(4) I2=x0.init I3=x0.clrn O=x0.y6_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s7(4) I3=x0.y6_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x0.y6_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(4) I1=s6(0) I2=s6(2) I3=s6(3) O=x0.y6_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s7(4) D=x0.y7_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s7(3) D=x0.y7_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y7_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y7_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s8(3) I3=x0.y7_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x0.y7_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(3) I1=s7(0) I2=s7(1) I3=s7(4) O=x0.y7_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s7(2) D=x0.y7_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y7_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y7_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s8(2) I3=x0.y7_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x0.y7_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(2) I1=s7(0) I2=s7(3) I3=s7(4) O=x0.y7_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s7(1) D=x0.y7_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y7_ff_CQZ_3_D_LUT4_O_I0 I1=u(1) I2=x0.init I3=x0.clrn O=x0.y7_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s8(1) I3=x0.y7_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x0.y7_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(1) I1=s7(1) I2=s7(3) I3=s7(4) O=x0.y7_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s7(0) D=x0.y7_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y7_ff_CQZ_4_D_LUT4_O_I0 I1=u(0) I2=x0.init I3=x0.clrn O=x0.y7_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s8(0) I3=x0.y7_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x0.y7_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(0) I1=s7(0) I2=s7(2) I3=s7(3) O=x0.y7_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.y7_ff_CQZ_D_LUT4_O_I0 I1=u(4) I2=x0.init I3=x0.clrn O=x0.y7_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y7_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=s8(4) I3=x0.enable O=x0.y7_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(4) I1=s7(1) I2=s7(2) I3=x0.enable O=x0.y7_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=s8(4) D=x0.y8_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s8(3) D=x0.y8_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y8_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y8_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s9(3) I3=x0.y8_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x0.y8_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(3) I1=s8(0) I2=s8(3) I3=s8(4) O=x0.y8_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s8(2) D=x0.y8_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y8_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y8_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s9(2) I3=x0.y8_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x0.y8_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(2) I1=s8(2) I2=s8(3) I3=s8(4) O=x0.y8_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s8(1) D=x0.y8_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y8_ff_CQZ_3_D_LUT4_O_I0 I1=u(1) I2=x0.init I3=x0.clrn O=x0.y8_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s9(1) I3=x0.y8_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x0.y8_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(1) I1=s8(0) I2=s8(2) I3=s8(3) O=x0.y8_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s8(0) D=x0.y8_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y8_ff_CQZ_4_D_LUT4_O_I0 I1=u(0) I2=x0.init I3=x0.clrn O=x0.y8_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.y8_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I1 I2=s9(0) I3=x0.enable O=x0.y8_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=u(0) I1=s8(1) I2=s8(2) I3=x0.enable O=x0.y8_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=x0.y8_ff_CQZ_D_LUT4_O_I0 I1=u(4) I2=x0.init I3=x0.clrn O=x0.y8_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s9(4) I3=x0.y8_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x0.y8_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(4) I1=s8(0) I2=s8(1) I3=s8(4) O=x0.y8_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s9(4) D=x0.y9_ff_CQZ_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=s9(3) D=x0.y9_ff_CQZ_1_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y9_ff_CQZ_1_D_LUT4_O_I0 I1=u(3) I2=x0.init I3=x0.clrn O=x0.y9_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s10(3) I3=x0.y9_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x0.y9_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(3) I1=s9(2) I2=s9(3) I3=s9(4) O=x0.y9_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=s9(2) D=x0.y9_ff_CQZ_2_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y9_ff_CQZ_2_D_LUT4_O_I0 I1=u(2) I2=x0.init I3=x0.clrn O=x0.y9_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=x0.y9_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I3=s10(2) O=x0.y9_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=u(2) I1=s9(2) I2=s9(3) I3=x0.y9_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x0.y9_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt ff CQZ=s9(1) D=x0.y9_ff_CQZ_3_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y9_ff_CQZ_3_D_LUT4_O_I0 I1=u(1) I2=x0.init I3=x0.clrn O=x0.y9_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s10(1) I3=x0.y9_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x0.y9_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=x0.shift I1=s9(2) I2=s9(1) I3=u(1) O=x0.y9_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=s9(0) D=x0.y9_ff_CQZ_4_D QCK=x0.clk QEN=syn_shift_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:47.12-47.107|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:1347.2-1409.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.y9_ff_CQZ_4_D_LUT4_O_I0 I1=u(0) I2=x0.init I3=x0.clrn O=x0.y9_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s10(0) I3=x0.y9_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x0.y9_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=x0.shift I1=s9(0) I2=u(0) I3=x0.y9_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x0.y9_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s9(4) I3=s9(1) O=x0.y9_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x0.y9_ff_CQZ_D_LUT4_O_I0 I1=u(4) I2=x0.init I3=x0.clrn O=x0.y9_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=x0.shift I1=x0.enable I2=s10(4) I3=x0.y9_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x0.y9_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=u(4) I1=s9(0) I2=s9(3) I3=s9(4) O=x0.y9_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt ff CQZ=x1.A0(4) D=x1.A0_ff_CQZ_D QCK=x0.clk QEN=x1.A0_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A0(3) D=x1.A0_ff_CQZ_1_D QCK=x0.clk QEN=x1.A0_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.A0_ff_CQZ_1_D_LUT4_O_I0 I1=x1.A10(3) I2=x1.B0_ff_CQZ_D_LUT4_O_I2 I3=x1.enable O=x1.A0_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0 I1=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 I2=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 I3=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x1.A0_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x0.shift I1=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I2=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 I3=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 O=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I1=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 I2=x1.A0_ff_CQZ_4_D_LUT4_O_I0 I3=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 O=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 I1=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=s9(2) I1=x1.phase0 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I2 O=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I1=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I1=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s9(3) I3=x1.phase0 O=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1 I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I0 O=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I1=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.omega11(3) I3=x1.lambda3(3) O=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x1.A0(2) D=x1.A0_ff_CQZ_2_D QCK=x0.clk QEN=x1.A0_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.A0_ff_CQZ_2_D_LUT4_O_I0 I1=x1.A10(2) I2=x1.B0_ff_CQZ_D_LUT4_O_I2 I3=x1.enable O=x1.A0_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x1.A0_ff_CQZ_4_D_LUT4_O_I0 I1=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 I2=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I3=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x1.A0_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I1=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I2 O=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_1_O I1=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1 I3=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.omega11(2) I3=x1.lambda3(2) O=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x1.A0(1) D=x1.A0_ff_CQZ_3_D QCK=x0.clk QEN=x1.A0_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I1 I1=x1.A10(1) I2=x1.B0_ff_CQZ_D_LUT4_O_I2 I3=x1.enable O=x1.A0_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt ff CQZ=x1.A0(0) D=x1.A0_ff_CQZ_4_D QCK=x0.clk QEN=x1.A0_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.A0_ff_CQZ_4_D_LUT4_O_I0 I1=x1.A10(0) I2=x1.B0_ff_CQZ_D_LUT4_O_I2 I3=x1.enable O=x1.A0_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x1.D_ff_CQZ_D_LUT4_O_I3 I1=x1.A10(4) I2=x1.B0_ff_CQZ_D_LUT4_O_I2 I3=x1.enable O=x1.A0_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x1.B0_ff_CQZ_D_LUT4_O_I2 I1=x1.phase12 I2=x1.phase0 I3=x1.enable O=x1.A0_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111111111 +.subckt ff CQZ=x1.A10(4) D=x1.A10_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A10(3) D=x1.A10_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A9(3) I3=x1.enable O=x1.A10_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A10(2) D=x1.A10_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A9(2) I3=x1.enable O=x1.A10_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A10(1) D=x1.A10_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A9(1) I3=x1.enable O=x1.A10_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A10(0) D=x1.A10_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A9(0) I3=x1.enable O=x1.A10_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A9(4) I3=x1.enable O=x1.A10_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A1(4) D=x1.A1_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A1(3) D=x1.A1_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A0(3) I3=x1.enable O=x1.A1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A1(2) D=x1.A1_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A0(2) I3=x1.enable O=x1.A1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A1(1) D=x1.A1_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A0(1) I3=x1.enable O=x1.A1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A1(0) D=x1.A1_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A0(0) I3=x1.enable O=x1.A1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A0(4) I3=x1.enable O=x1.A1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A2(4) D=x1.A2_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A2(3) D=x1.A2_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A1(3) I3=x1.enable O=x1.A2_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A2(2) D=x1.A2_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A1(2) I3=x1.enable O=x1.A2_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A2(1) D=x1.A2_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A1(1) I3=x1.enable O=x1.A2_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A2(0) D=x1.A2_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A1(0) I3=x1.enable O=x1.A2_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A1(4) I3=x1.enable O=x1.A2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A3(4) D=x1.A3_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A3(3) D=x1.A3_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A2(3) I3=x1.enable O=x1.A3_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A3(2) D=x1.A3_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A2(2) I3=x1.enable O=x1.A3_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A3(1) D=x1.A3_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A2(1) I3=x1.enable O=x1.A3_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A3(0) D=x1.A3_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A2(0) I3=x1.enable O=x1.A3_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A2(4) I3=x1.enable O=x1.A3_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A4(4) D=x1.A4_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A4(3) D=x1.A4_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A3(3) I3=x1.enable O=x1.A4_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A4(2) D=x1.A4_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A3(2) I3=x1.enable O=x1.A4_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A4(1) D=x1.A4_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A3(1) I3=x1.enable O=x1.A4_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A4(0) D=x1.A4_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A3(0) I3=x1.enable O=x1.A4_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A3(4) I3=x1.enable O=x1.A4_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A5(4) D=x1.A5_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A5(3) D=x1.A5_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A4(3) I3=x1.enable O=x1.A5_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A5(2) D=x1.A5_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A4(2) I3=x1.enable O=x1.A5_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A5(1) D=x1.A5_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A4(1) I3=x1.enable O=x1.A5_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A5(0) D=x1.A5_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A4(0) I3=x1.enable O=x1.A5_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A4(4) I3=x1.enable O=x1.A5_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A6(4) D=x1.A6_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A6(3) D=x1.A6_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A5(3) I3=x1.enable O=x1.A6_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A6(2) D=x1.A6_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A5(2) I3=x1.enable O=x1.A6_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A6(1) D=x1.A6_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A5(1) I3=x1.enable O=x1.A6_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A6(0) D=x1.A6_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A5(0) I3=x1.enable O=x1.A6_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A5(4) I3=x1.enable O=x1.A6_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A7(4) D=x1.A7_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A7(3) D=x1.A7_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A6(3) I3=x1.enable O=x1.A7_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A7(2) D=x1.A7_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A6(2) I3=x1.enable O=x1.A7_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A7(1) D=x1.A7_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A6(1) I3=x1.enable O=x1.A7_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A7(0) D=x1.A7_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A6(0) I3=x1.enable O=x1.A7_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A6(4) I3=x1.enable O=x1.A7_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A8(4) D=x1.A8_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A8(3) D=x1.A8_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A7(3) I3=x1.enable O=x1.A8_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A8(2) D=x1.A8_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A7(2) I3=x1.enable O=x1.A8_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A8(1) D=x1.A8_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A7(1) I3=x1.enable O=x1.A8_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A8(0) D=x1.A8_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A7(0) I3=x1.enable O=x1.A8_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A7(4) I3=x1.enable O=x1.A8_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A9(4) D=x1.A9_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.A9(3) D=x1.A9_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A8(3) I3=x1.enable O=x1.A9_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A9(2) D=x1.A9_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A8(2) I3=x1.enable O=x1.A9_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A9(1) D=x1.A9_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A8(1) I3=x1.enable O=x1.A9_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.A9(0) D=x1.A9_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A8(0) I3=x1.enable O=x1.A9_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.A8(4) I3=x1.enable O=x1.A9_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B0(4) D=x1.B0_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B0(3) D=x1.B0_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.enable I3=x1.B0_ff_CQZ_1_D_LUT4_O_I3 O=x1.B0_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x1.phase12 I1=x1.B10(3) I2=x2.l0_ff_CQZ_1_D_LUT4_O_I0 I3=x1.B0_ff_CQZ_D_LUT4_O_I2 O=x1.B0_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt ff CQZ=x1.B0(2) D=x1.B0_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.enable I3=x1.B0_ff_CQZ_2_D_LUT4_O_I3 O=x1.B0_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x1.phase12 I1=x1.B10(2) I2=x1.D_ff_CQZ_2_D_LUT4_O_I1 I3=x1.B0_ff_CQZ_D_LUT4_O_I2 O=x1.B0_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt ff CQZ=x1.B0(1) D=x1.B0_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.enable I3=x1.B0_ff_CQZ_3_D_LUT4_O_I3 O=x1.B0_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x1.phase12 I1=x1.B10(1) I2=x1.D_ff_CQZ_3_D_LUT4_O_I0 I3=x1.B0_ff_CQZ_D_LUT4_O_I2 O=x1.B0_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt ff CQZ=x1.B0(0) D=x1.B0_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.enable I3=x1.B0_ff_CQZ_4_D_LUT4_O_I3 O=x1.B0_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=x1.phase12 I1=x1.B10(0) I2=x2.l0_ff_CQZ_4_D_LUT4_O_I1 I3=x1.B0_ff_CQZ_D_LUT4_O_I2 O=x1.B0_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=x1.B0_ff_CQZ_D_LUT4_O_I0 I1=x1.B0_ff_CQZ_D_LUT4_O_I1 I2=x1.B0_ff_CQZ_D_LUT4_O_I2 I3=x1.enable O=x1.B0_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I3=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 O=x1.B0_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B10(4) I3=x1.phase12 O=x1.B0_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=x1.B10(4) D=x1.B10_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B10(3) D=x1.B10_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B9(3) I3=x1.enable O=x1.B10_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B10(2) D=x1.B10_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B9(2) I3=x1.enable O=x1.B10_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B10(1) D=x1.B10_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B9(1) I3=x1.enable O=x1.B10_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B10(0) D=x1.B10_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B9(0) I3=x1.enable O=x1.B10_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B9(4) I3=x1.enable O=x1.B10_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B1(4) D=x1.B1_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B1(3) D=x1.B1_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B0(3) I3=x1.enable O=x1.B1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B1(2) D=x1.B1_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B0(2) I3=x1.enable O=x1.B1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B1(1) D=x1.B1_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B0(1) I3=x1.enable O=x1.B1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B1(0) D=x1.B1_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B0(0) I3=x1.enable O=x1.B1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B0(4) I3=x1.enable O=x1.B1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B2(4) D=x1.B2_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B2(3) D=x1.B2_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B1(3) I3=x1.enable O=x1.B2_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B2(2) D=x1.B2_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B1(2) I3=x1.enable O=x1.B2_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B2(1) D=x1.B2_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B1(1) I3=x1.enable O=x1.B2_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B2(0) D=x1.B2_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B1(0) I3=x1.enable O=x1.B2_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B1(4) I3=x1.enable O=x1.B2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B3(4) D=x1.B3_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B3(3) D=x1.B3_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B2(3) I3=x1.enable O=x1.B3_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B3(2) D=x1.B3_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B2(2) I3=x1.enable O=x1.B3_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B3(1) D=x1.B3_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B2(1) I3=x1.enable O=x1.B3_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B3(0) D=x1.B3_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B2(0) I3=x1.enable O=x1.B3_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B2(4) I3=x1.enable O=x1.B3_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B4(4) D=x1.B4_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B4(3) D=x1.B4_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B3(3) I3=x1.enable O=x1.B4_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B4(2) D=x1.B4_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B3(2) I3=x1.enable O=x1.B4_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B4(1) D=x1.B4_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B3(1) I3=x1.enable O=x1.B4_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B4(0) D=x1.B4_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B3(0) I3=x1.enable O=x1.B4_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B3(4) I3=x1.enable O=x1.B4_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B5(4) D=x1.B5_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B5(3) D=x1.B5_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B4(3) I3=x1.enable O=x1.B5_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B5(2) D=x1.B5_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B4(2) I3=x1.enable O=x1.B5_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B5(1) D=x1.B5_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B4(1) I3=x1.enable O=x1.B5_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B5(0) D=x1.B5_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B4(0) I3=x1.enable O=x1.B5_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B4(4) I3=x1.enable O=x1.B5_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B6(4) D=x1.B6_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B6(3) D=x1.B6_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B5(3) I3=x1.enable O=x1.B6_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B6(2) D=x1.B6_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B5(2) I3=x1.enable O=x1.B6_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B6(1) D=x1.B6_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B5(1) I3=x1.enable O=x1.B6_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B6(0) D=x1.B6_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B5(0) I3=x1.enable O=x1.B6_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B5(4) I3=x1.enable O=x1.B6_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B7(4) D=x1.B7_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B7(3) D=x1.B7_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B6(3) I3=x1.enable O=x1.B7_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B7(2) D=x1.B7_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B6(2) I3=x1.enable O=x1.B7_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B7(1) D=x1.B7_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B6(1) I3=x1.enable O=x1.B7_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B7(0) D=x1.B7_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B6(0) I3=x1.enable O=x1.B7_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B6(4) I3=x1.enable O=x1.B7_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B8(4) D=x1.B8_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B8(3) D=x1.B8_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B7(3) I3=x1.enable O=x1.B8_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B8(2) D=x1.B8_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B7(2) I3=x1.enable O=x1.B8_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B8(1) D=x1.B8_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B7(1) I3=x1.enable O=x1.B8_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B8(0) D=x1.B8_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B7(0) I3=x1.enable O=x1.B8_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B7(4) I3=x1.enable O=x1.B8_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B9(4) D=x1.B9_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.B9(3) D=x1.B9_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B8(3) I3=x1.enable O=x1.B9_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B9(2) D=x1.B9_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B8(2) I3=x1.enable O=x1.B9_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B9(1) D=x1.B9_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B8(1) I3=x1.enable O=x1.B9_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.B9(0) D=x1.B9_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B8(0) I3=x1.enable O=x1.B9_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.B8(4) I3=x1.enable O=x1.B9_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=D0(4) D=x1.D_ff_CQZ_D QCK=x0.clk QEN=x1.D_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:541.2-557.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D0(3) D=x1.D_ff_CQZ_1_D QCK=x0.clk QEN=x1.D_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:541.2-557.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=x1.D_ff_CQZ_1_D_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3 O=x1.D_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I2 I3=x2.l0_ff_CQZ_1_D_LUT4_O_I0 O=x1.D_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=x1.lambda9(2) I2=s3(0) I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I1=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I1=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=s3(0) I3=x1.lambda9(4) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110111011101 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda9(1) I3=s3(2) O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=s3(1) I1=x1.lambda9(2) I2=s3(3) I3=x1.lambda9(0) O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I2=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111101110101 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda9(3) I3=s3(0) O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=x1.lambda9(2) I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=x1.lambda11(2) I3=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda11(1) I3=s1(2) O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=x1.lambda11(1) I2=x1.lambda11(2) I3=s1(2) O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=s1(1) I1=x1.lambda11(2) I2=s1(3) I3=x1.lambda11(0) O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111101110101 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda11(3) I3=s1(0) O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.lambda11(2) I2=s1(0) I3=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2 I3=x1.A0_ff_CQZ_1_D_LUT4_O_I0 O=x1.D_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=x1.lambda10(2) I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=x0.shift I1=x1.lambda10(2) I2=s2(0) I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=s2(0) I1=x1.lambda10(3) I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=s2(0) I3=x1.lambda10(3) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=x1.lambda10(2) I3=s2(1) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=s2(2) I1=x1.lambda10(1) I2=s2(3) I3=x1.lambda10(0) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=s2(1) I1=s2(2) I2=x1.lambda10(0) I3=x1.lambda10(1) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=s4(1) I1=x1.lambda8(2) I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=s5(0) I1=x1.lambda7(3) I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=x1.lambda7(2) I3=s5(1) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=s5(1) I1=s5(2) I2=x1.lambda7(0) I3=x1.lambda7(1) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=x0.shift I1=x1.lambda7(2) I2=s5(0) I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I2=x1.lambda7(2) I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=s7(0) I1=x1.lambda5(4) I2=s7(2) I3=x1.lambda5(2) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s7(3) I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=s7(1) I1=x1.lambda5(0) I2=x1.lambda5(2) I3=x1.lambda5(1) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=s7(1) I1=x1.lambda5(3) I2=s7(4) I3=x1.lambda5(0) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=x1.lambda5(2) I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda5(1) I3=s7(2) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010110001001111 +.subckt LUT4 I0=s7(1) I1=x1.lambda5(2) I2=s7(3) I3=x1.lambda5(0) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda5(3) I3=s7(0) O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.lambda5(2) I2=s7(0) I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=D0(2) D=x1.D_ff_CQZ_2_D QCK=x0.clk QEN=x1.D_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:541.2-557.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.D_ff_CQZ_2_D_LUT4_O_I0 I1=x1.D_ff_CQZ_2_D_LUT4_O_I1 I2=x1.D_ff_CQZ_2_D_LUT4_O_I2 I3=x0.clrn O=x1.D_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=x1.A0_ff_CQZ_2_D_LUT4_O_I0 I1=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I3=x1.omega0_ff_CQZ_2_D_LUT4_O_I0 O=x1.D_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=s3(0) I1=x1.lambda9(2) I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=x0.shift I1=x1.lambda9(1) I2=s3(0) I3=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=s3(1) I1=x1.lambda9(1) I2=s3(2) I3=x1.lambda9(0) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x1.lambda8(1) I2=s4(1) I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=s2(0) I1=x1.lambda10(2) I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=s2(0) I1=s2(1) I2=x1.lambda10(0) I3=x1.lambda10(1) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=s2(1) I1=x1.lambda10(1) I2=s2(2) I3=x1.lambda10(0) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 I1=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=s4(1) I3=x1.lambda8(1) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I1_O I3=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=s4(0) I1=x1.lambda8(2) I2=s4(2) I3=x1.lambda8(0) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=s8(0) I1=x1.lambda4(2) I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I1 I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=s7(0) I1=x1.lambda5(2) I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=x0.shift I1=x1.lambda5(1) I2=s7(0) I3=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=s7(1) I1=x1.lambda5(1) I2=s7(2) I3=x1.lambda5(0) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=s5(0) I1=x1.lambda7(2) I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=s5(0) I1=s5(1) I2=x1.lambda7(0) I3=x1.lambda7(1) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=s5(1) I1=x1.lambda7(1) I2=s5(2) I3=x1.lambda7(0) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=s6(0) I1=s6(1) I2=x1.lambda6(0) I3=x1.lambda6(1) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=x1.lambda6(1) I1=s6(1) I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda6(2) I3=s6(0) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=s6(1) I1=x1.lambda6(1) I2=s6(2) I3=x1.lambda6(0) O=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x2.l0_ff_CQZ_4_D_LUT4_O_I1 I1=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 I2=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I1=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 O=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_1_O I1=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I3=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=alpha(0) I3=x2.load O=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=s11(2) I1=x1.phase0 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.lambda11(2) I3=x1.lambda1(2) O=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=s11(2) I1=x1.phase0 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_2_D_LUT4_O_I0 O=x1.D_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=s1(0) I1=x1.lambda11(2) I2=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=x0.shift I1=x1.lambda11(1) I2=s1(0) I3=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda11(0) I3=s1(1) O=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=s1(1) I1=x1.lambda11(1) I2=s1(2) I3=x1.lambda11(0) O=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt ff CQZ=D0(1) D=x1.D_ff_CQZ_3_D QCK=x0.clk QEN=x1.D_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:541.2-557.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I0 I1=x1.D_ff_CQZ_3_D_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I2 I3=x0.clrn O=x1.D_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I0 I1=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s11(0) I3=x1.phase0 O=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.lambda11(1) I3=x1.lambda1(1) O=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I1=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=alpha(1) I3=x2.load O=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s11(1) I3=x1.phase0 O=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.lambda11(0) I3=x1.lambda1(0) O=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I0 I1=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s9(0) I3=x1.phase0 O=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.omega11(1) I3=x1.lambda3(1) O=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I1=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s9(1) I3=x1.phase0 O=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.omega11(0) I3=x1.lambda3(0) O=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 I1=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0 I2=x1.omega0_ff_CQZ_3_D_LUT4_O_I0 I3=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=s3(0) I1=x1.lambda9(1) I2=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=s1(0) I1=x1.lambda11(1) I2=x1.D_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=s2(0) I1=x1.lambda10(1) I2=s2(1) I3=x1.lambda10(0) O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda9(0) I3=s3(1) O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=s7(0) I1=x1.lambda5(1) I2=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda5(0) I3=s7(1) O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=s8(0) I1=x1.lambda4(1) I2=s8(1) I3=x1.lambda4(0) O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=s4(0) I1=x1.lambda8(1) I2=s4(1) I3=x1.lambda8(0) O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=s6(0) I1=x1.lambda6(1) I2=s6(1) I3=x1.lambda6(0) O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=s5(0) I1=x1.lambda7(1) I2=s5(1) I3=x1.lambda7(0) O=x1.D_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt ff CQZ=D0(0) D=x1.D_ff_CQZ_4_D QCK=x0.clk QEN=x1.D_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:541.2-557.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x1.D_ff_CQZ_4_D_LUT4_O_I3 O=x1.D_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.l0_ff_CQZ_4_D_LUT4_O_I1 I1=x1.A0_ff_CQZ_4_D_LUT4_O_I0 I2=x1.D_ff_CQZ_4_D_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_4_D_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_4_D_LUT4_O_I1 I2=x1.lambda4(0) I3=s8(0) O=x1.D_ff_CQZ_4_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=x1.D_ff_CQZ_D_LUT4_O_I2 I3=x1.D_ff_CQZ_D_LUT4_O_I3 O=x1.D_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0 I1=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 I2=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 I3=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=x0.shift I1=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 I2=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 I3=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=x0.shift I1=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=s11(4) I1=x1.phase0 I2=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.shift I1=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I1=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I0_O_LUT4_I2_1_O I1=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I3=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.lambda11(4) I3=x1.lambda1(4) O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_O I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O I2=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=s8(0) I1=x1.lambda4(4) I2=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I1 I1=s8(1) I2=x1.lambda4(2) I3=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=x1.lambda4(3) I3=s8(1) O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=s8(3) I1=x1.lambda4(1) I2=s8(4) I3=x1.lambda4(0) O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s8(2) I3=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=s8(3) I1=x1.lambda4(0) I2=x1.lambda4(1) I3=x1.lambda4(2) O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I2 I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3 I2=s8(0) I3=x1.lambda4(3) O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x0.shift I1=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 I1=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000011101111 +.subckt LUT4 I0=x0.shift I1=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=x1.A0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=s9(4) I1=x1.phase0 I2=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=x0.shift I1=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=s9(2) I3=x1.phase0 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1 I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I0 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.omega11(4) I3=x1.lambda3(4) O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=x0.shift I1=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 I2=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 I3=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=x0.shift I1=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0 I1=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 I2=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 I3=x1.A0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x1.D_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x1.phase0 O=x1.D_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=x1.L_LUT4_I2_O I1=x1.L(2) I2=count(3) I3=x1.L_LUT4_I1_I3 O=x1.B0_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=x0.shift I1=x1.L_LUT4_I1_I3_LUT4_O_I1 I2=D0(1) I3=D0(0) O=x1.L_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=x0.shift I1=D0(4) I2=D0(3) I3=D0(2) O=x1.L_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=count(2) I1=count(1) I2=x1.L(1) I3=x1.L(0) O=x1.L_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt ff CQZ=x1.L(2) D=x1.L_ff_CQZ_D QCK=x0.clk QEN=x1.L_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:541.2-557.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.L(1) D=x1.L_ff_CQZ_1_D QCK=x0.clk QEN=x1.L_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:541.2-557.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.L_ff_CQZ_1_D_LUT4_O_I0 I1=count(1) I2=x1.L(1) I3=x0.clrn O=x1.L_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=count(0) I3=x1.L(0) O=x1.L_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=x1.L(0) D=x1.L_ff_CQZ_2_D QCK=x0.clk QEN=x1.L_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:541.2-557.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=x1.L(0) I3=count(0) O=x1.L_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x1.L_ff_CQZ_D_LUT4_O_I3 O=x1.L_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x1.L_ff_CQZ_1_D_LUT4_O_I0 I1=count(1) I2=x1.L(1) I3=x1.L_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=x1.L_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001100011100111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.L(2) I3=count(2) O=x1.L_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=x1.phase0 I3=x1.B0_ff_CQZ_D_LUT4_O_I2 O=x1.L_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10001111 +.subckt ff CQZ=x1.lambda0(4) D=x1.lambda0_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda0(3) D=x1.lambda0_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.lambda0_ff_CQZ_1_D_LUT4_O_I0 I1=x1.phase12 I2=x1.lambda11(3) I3=x1.enable O=x1.lambda0_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 O=x1.lambda0_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt ff CQZ=x1.lambda0(2) D=x1.lambda0_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.lambda0_ff_CQZ_2_D_LUT4_O_I0 I1=x1.phase12 I2=x1.lambda11(2) I3=x1.enable O=x1.lambda0_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x1.lambda0_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I3 O=x1.lambda0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt ff CQZ=x1.lambda0(1) D=x1.lambda0_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0 I1=x1.phase12 I2=x1.lambda11(1) I3=x1.enable O=x1.lambda0_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I3 O=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000110000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I2 O=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=D0(1) I3=s0(1) O=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.B10(1) I3=x1.lambda0(1) O=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x1.lambda0(0) D=x1.lambda0_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.phase12 I1=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1 I2=x1.lambda11(0) I3=x1.enable O=x1.lambda0_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010011111111 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1 I1=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I1 I2=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I2 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I3 O=x1.D_ff_CQZ_4_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=s5(0) I1=x1.lambda7(0) I2=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 O=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda8(0) I3=s4(0) O=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=s6(0) I1=x1.lambda6(0) I2=s7(0) I3=x1.lambda5(0) O=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=s1(0) I1=x1.lambda11(0) I2=s2(0) I3=x1.lambda10(0) O=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda9(0) I3=s3(0) O=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I3_I2 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1 O=x1.lambda0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I3 O=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.B10(0) I3=x1.lambda0(0) O=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=D0(0) I3=s0(0) O=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0 I1=x1.phase12 I2=x1.lambda11(4) I3=x1.enable O=x1.lambda0_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I0 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 I1=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I2=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000110110010 +.subckt LUT4 I0=s6(1) I1=s6(2) I2=x1.lambda6(1) I3=x1.lambda6(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=x1.lambda6(0) I3=s6(4) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=s6(0) I1=x1.lambda6(4) I2=s6(3) I3=x1.lambda6(1) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=s6(1) I1=x1.lambda6(3) I2=s6(2) I3=x1.lambda6(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I0 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=s5(0) I1=x1.lambda7(4) I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=x1.lambda7(1) I2=x1.lambda7(2) I3=s5(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=s5(3) I1=x1.lambda7(1) I2=s5(4) I3=x1.lambda7(0) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=x1.lambda7(2) I2=x1.lambda7(3) I3=s5(1) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=s5(2) I1=x1.lambda7(1) I2=s5(3) I3=x1.lambda7(0) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=s5(0) I3=x1.lambda7(3) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I1=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I0 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=x1.lambda10(2) I2=x1.lambda10(3) I3=s2(1) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I0_O I2=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=s1(0) I1=x1.lambda11(4) I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=x1.lambda11(0) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011110001000 +.subckt LUT4 I0=s1(1) I1=s1(3) I2=x1.lambda11(2) I3=s1(4) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=s1(1) I1=x1.lambda11(3) I2=s1(3) I3=x1.lambda11(1) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=s2(3) I1=x1.lambda10(1) I2=s2(4) I3=x1.lambda10(0) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=s2(0) I1=x1.lambda10(4) I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 I3=s2(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011110001000 +.subckt LUT4 I0=s2(3) I1=x1.lambda10(0) I2=x1.lambda10(1) I3=x1.lambda10(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I1=x1.lambda9(0) I2=x1.lambda9(1) I3=s3(3) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=x1.lambda9(2) I3=s3(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=s3(1) I1=x1.lambda9(3) I2=s3(4) I3=x1.lambda9(0) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=s4(1) I3=x1.lambda8(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=x1.lambda8(1) I3=s4(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=x0.shift I1=x1.lambda8(2) I2=s4(2) I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=s4(3) I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=s4(0) I1=x1.lambda8(0) I2=x1.lambda8(3) I3=x1.lambda8(1) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=s4(0) I1=x1.lambda8(4) I2=s4(4) I3=x1.lambda8(0) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda8(3) I3=s4(1) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=x1.lambda8(1) I2=x1.lambda8(2) I3=s4(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=s4(0) I1=x1.lambda8(3) I2=s4(3) I3=x1.lambda8(0) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=s0(3) I1=D0(3) I2=x1.phase0 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I2 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.B10(3) I3=x1.lambda0(3) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I3 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.B10(2) I3=x1.lambda0(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_I3_I2 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I2 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=D0(2) I3=s0(2) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I1=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=x0.shift I1=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=s0(4) I1=D0(4) I2=x1.phase0 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I2 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=s0(3) I1=D0(3) I2=x1.phase0 I3=x1.lambda0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x1.lambda0(4) I1=x1.B10(4) I2=x1.phase0 I3=x1.lambda0_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I3 O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x1.lambda10(4) D=x1.lambda10_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda10(3) D=x1.lambda10_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda9(3) I3=x1.enable O=x1.lambda10_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda10(2) D=x1.lambda10_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda9(2) I3=x1.enable O=x1.lambda10_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda10(1) D=x1.lambda10_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda9(1) I3=x1.enable O=x1.lambda10_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda10(0) D=x1.lambda10_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda9(0) I3=x1.enable O=x1.lambda10_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda9(4) I3=x1.enable O=x1.lambda10_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda11(4) D=x1.lambda11_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda11(3) D=x1.lambda11_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda10(3) I3=x1.enable O=x1.lambda11_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda11(2) D=x1.lambda11_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda10(2) I3=x1.enable O=x1.lambda11_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda11(1) D=x1.lambda11_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda10(1) I3=x1.enable O=x1.lambda11_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda11(0) D=x1.lambda11_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda10(0) I3=x1.enable O=x1.lambda11_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda10(4) I3=x1.enable O=x1.lambda11_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda1(4) D=x1.lambda1_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda1(3) D=x1.lambda1_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0(3) I3=x1.enable O=x1.lambda1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda1(2) D=x1.lambda1_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0(2) I3=x1.enable O=x1.lambda1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda1(1) D=x1.lambda1_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0(1) I3=x1.enable O=x1.lambda1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda1(0) D=x1.lambda1_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0(0) I3=x1.enable O=x1.lambda1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda0(4) I3=x1.enable O=x1.lambda1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda2(4) D=x1.lambda2_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda2(3) D=x1.lambda2_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda1(3) I3=x1.enable O=x1.lambda2_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda2(2) D=x1.lambda2_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda1(2) I3=x1.enable O=x1.lambda2_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda2(1) D=x1.lambda2_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda1(1) I3=x1.enable O=x1.lambda2_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda2(0) D=x1.lambda2_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda1(0) I3=x1.enable O=x1.lambda2_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda1(4) I3=x1.enable O=x1.lambda2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda3(4) D=x1.lambda3_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda3(3) D=x1.lambda3_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda2(3) I3=x1.enable O=x1.lambda3_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda3(2) D=x1.lambda3_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda2(2) I3=x1.enable O=x1.lambda3_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda3(1) D=x1.lambda3_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda2(1) I3=x1.enable O=x1.lambda3_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda3(0) D=x1.lambda3_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda2(0) I3=x1.enable O=x1.lambda3_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda2(4) I3=x1.enable O=x1.lambda3_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda4(4) D=x1.lambda4_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda4(3) D=x1.lambda4_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda3(3) I3=x1.enable O=x1.lambda4_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda4(2) D=x1.lambda4_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda3(2) I3=x1.enable O=x1.lambda4_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda4(1) D=x1.lambda4_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda3(1) I3=x1.enable O=x1.lambda4_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda4(0) D=x1.lambda4_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda3(0) I3=x1.enable O=x1.lambda4_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda3(4) I3=x1.enable O=x1.lambda4_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda5(4) D=x1.lambda5_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda5(3) D=x1.lambda5_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda4(3) I3=x1.enable O=x1.lambda5_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda5(2) D=x1.lambda5_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda4(2) I3=x1.enable O=x1.lambda5_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda5(1) D=x1.lambda5_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda4(1) I3=x1.enable O=x1.lambda5_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda5(0) D=x1.lambda5_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda4(0) I3=x1.enable O=x1.lambda5_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda4(4) I3=x1.enable O=x1.lambda5_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda6(4) D=x1.lambda6_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda6(3) D=x1.lambda6_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda5(3) I3=x1.enable O=x1.lambda6_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda6(2) D=x1.lambda6_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda5(2) I3=x1.enable O=x1.lambda6_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda6(1) D=x1.lambda6_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda5(1) I3=x1.enable O=x1.lambda6_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda6(0) D=x1.lambda6_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda5(0) I3=x1.enable O=x1.lambda6_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda5(4) I3=x1.enable O=x1.lambda6_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda7(4) D=x1.lambda7_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda7(3) D=x1.lambda7_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda6(3) I3=x1.enable O=x1.lambda7_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda7(2) D=x1.lambda7_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda6(2) I3=x1.enable O=x1.lambda7_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda7(1) D=x1.lambda7_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda6(1) I3=x1.enable O=x1.lambda7_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda7(0) D=x1.lambda7_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda6(0) I3=x1.enable O=x1.lambda7_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda6(4) I3=x1.enable O=x1.lambda7_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda8(4) D=x1.lambda8_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda8(3) D=x1.lambda8_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda7(3) I3=x1.enable O=x1.lambda8_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda8(2) D=x1.lambda8_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda7(2) I3=x1.enable O=x1.lambda8_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda8(1) D=x1.lambda8_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda7(1) I3=x1.enable O=x1.lambda8_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda8(0) D=x1.lambda8_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda7(0) I3=x1.enable O=x1.lambda8_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda7(4) I3=x1.enable O=x1.lambda8_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda9(4) D=x1.lambda9_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.lambda9(3) D=x1.lambda9_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda8(3) I3=x1.enable O=x1.lambda9_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda9(2) D=x1.lambda9_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda8(2) I3=x1.enable O=x1.lambda9_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda9(1) D=x1.lambda9_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda8(1) I3=x1.enable O=x1.lambda9_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.lambda9(0) D=x1.lambda9_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda8(0) I3=x1.enable O=x1.lambda9_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda8(4) I3=x1.enable O=x1.lambda9_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega0(4) D=x1.omega0_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega0(3) D=x1.omega0_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.omega0_ff_CQZ_1_D_LUT4_O_I0 I1=x1.phase12 I2=x1.omega11(3) I3=x1.enable O=x1.omega0_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=x1.lambda0_ff_CQZ_1_D_LUT4_O_I0 I1=x1.omega0_ff_CQZ_1_D_LUT4_O_I0 I2=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I2 I3=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3 O=x1.D_ff_CQZ_1_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I2 I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I1 I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0 O=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=s6(3) I1=x1.lambda6(0) I2=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2 I3=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3 O=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2 I1=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3 I2=s6(3) I3=x1.lambda6(0) O=x1.lambda0_ff_CQZ_D_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 I3=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 O=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=s6(1) I1=x1.lambda6(2) I2=s6(2) I3=x1.lambda6(1) O=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.lambda6(3) I3=s6(0) O=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=x1.D_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=x1.omega0_ff_CQZ_1_D_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 O=x1.omega0_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt ff CQZ=x1.omega0(2) D=x1.omega0_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.omega0_ff_CQZ_2_D_LUT4_O_I0 I1=x1.phase12 I2=x1.omega11(2) I3=x1.enable O=x1.omega0_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=x1.omega0_ff_CQZ_4_D_LUT4_O_I1 I1=x1.omega0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 I2=x1.omega0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3_LUT4_I3_O O=x1.omega0_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=x1.omega0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x1.lambda2(2) I1=x1.A10(2) I2=x1.phase0 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x1.omega0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x1.omega0(1) D=x1.omega0_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.omega0_ff_CQZ_3_D_LUT4_O_I0 I1=x1.phase12 I2=x1.omega11(1) I3=x1.enable O=x1.omega0_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I2=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x1.omega0_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3 O=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3 O=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=D0(2) I3=s10(2) O=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=D0(1) I3=s10(1) O=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.A10(0) I3=x1.lambda2(0) O=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.A10(1) I3=x1.lambda2(1) O=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=D0(0) I3=s10(0) O=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x1.omega0(0) D=x1.omega0_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.phase12 I1=x1.omega0_ff_CQZ_4_D_LUT4_O_I1 I2=x1.omega11(0) I3=x1.enable O=x1.omega0_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010011111111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x1.omega0_ff_CQZ_4_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x1.phase12 I1=x1.omega0_ff_CQZ_D_LUT4_O_I1 I2=x1.omega11(4) I3=x1.enable O=x1.omega0_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0 I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I1 I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I2 I3=x1.omega0_ff_CQZ_D_LUT4_O_I1 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=s8(0) I1=x1.lambda4(3) I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I2 I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I1 I2=x1.lambda4(2) I3=s8(1) O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=s8(2) I1=x1.lambda4(1) I2=s8(3) I3=x1.lambda4(0) O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=s8(1) I1=s8(2) I2=x1.lambda4(0) I3=x1.lambda4(1) O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=x0.shift I1=x1.lambda4(2) I2=s8(0) I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=s8(1) I1=x1.lambda4(1) I2=s8(2) I3=x1.lambda4(0) O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I1 I2=x1.lambda4(2) I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=s8(0) I1=s8(1) I2=x1.lambda4(0) I3=x1.lambda4(1) O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=x1.lambda2(3) I1=x1.A10(3) I2=x1.phase0 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=s10(3) I1=D0(3) I2=x1.phase0 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x1.lambda2(2) I1=x1.A10(2) I2=x1.phase0 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I2=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3_LUT4_I3_O I3=x1.omega0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=x1.omega0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I1=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3_LUT4_I3_O I2=x1.omega0_ff_CQZ_4_D_LUT4_O_I1 I3=x1.omega0_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I1 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3_LUT4_I3_O O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=s10(3) I1=D0(3) I2=x1.phase0 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x1.lambda2(2) I1=x1.A10(2) I2=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3 I3=x1.phase0 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=s10(4) I1=D0(4) I2=x1.phase0 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x1.lambda2(3) I1=x1.A10(3) I2=x1.phase0 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I2=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=x1.lambda2(4) I1=x1.A10(4) I2=x1.phase0 I3=x1.omega0_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x1.omega0_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x1.omega10(4) D=x1.omega10_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega10(3) D=x1.omega10_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega9(3) I3=x1.enable O=x1.omega10_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega10(2) D=x1.omega10_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega9(2) I3=x1.enable O=x1.omega10_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega10(1) D=x1.omega10_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega9(1) I3=x1.enable O=x1.omega10_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega10(0) D=x1.omega10_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega9(0) I3=x1.enable O=x1.omega10_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega9(4) I3=x1.enable O=x1.omega10_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega11(4) D=x1.omega11_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega11(3) D=x1.omega11_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega10(3) I3=x1.enable O=x1.omega11_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega11(2) D=x1.omega11_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega10(2) I3=x1.enable O=x1.omega11_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega11(1) D=x1.omega11_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega10(1) I3=x1.enable O=x1.omega11_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega11(0) D=x1.omega11_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega10(0) I3=x1.enable O=x1.omega11_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega10(4) I3=x1.enable O=x1.omega11_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega1(4) D=x1.omega1_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega1(3) D=x1.omega1_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0(3) I3=x1.enable O=x1.omega1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega1(2) D=x1.omega1_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0(2) I3=x1.enable O=x1.omega1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega1(1) D=x1.omega1_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0(1) I3=x1.enable O=x1.omega1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega1(0) D=x1.omega1_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0(0) I3=x1.enable O=x1.omega1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega0(4) I3=x1.enable O=x1.omega1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega2(4) D=x1.omega2_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega2(3) D=x1.omega2_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega1(3) I3=x1.enable O=x1.omega2_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega2(2) D=x1.omega2_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega1(2) I3=x1.enable O=x1.omega2_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega2(1) D=x1.omega2_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega1(1) I3=x1.enable O=x1.omega2_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega2(0) D=x1.omega2_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega1(0) I3=x1.enable O=x1.omega2_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega1(4) I3=x1.enable O=x1.omega2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega3(4) D=x1.omega3_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega3(3) D=x1.omega3_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega2(3) I3=x1.enable O=x1.omega3_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega3(2) D=x1.omega3_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega2(2) I3=x1.enable O=x1.omega3_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega3(1) D=x1.omega3_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega2(1) I3=x1.enable O=x1.omega3_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega3(0) D=x1.omega3_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega2(0) I3=x1.enable O=x1.omega3_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega2(4) I3=x1.enable O=x1.omega3_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega4(4) D=x1.omega4_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega4(3) D=x1.omega4_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega3(3) I3=x1.enable O=x1.omega4_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega4(2) D=x1.omega4_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega3(2) I3=x1.enable O=x1.omega4_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega4(1) D=x1.omega4_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega3(1) I3=x1.enable O=x1.omega4_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega4(0) D=x1.omega4_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega3(0) I3=x1.enable O=x1.omega4_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega3(4) I3=x1.enable O=x1.omega4_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega5(4) D=x1.omega5_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega5(3) D=x1.omega5_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega4(3) I3=x1.enable O=x1.omega5_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega5(2) D=x1.omega5_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega4(2) I3=x1.enable O=x1.omega5_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega5(1) D=x1.omega5_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega4(1) I3=x1.enable O=x1.omega5_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega5(0) D=x1.omega5_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega4(0) I3=x1.enable O=x1.omega5_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega4(4) I3=x1.enable O=x1.omega5_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega6(4) D=x1.omega6_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega6(3) D=x1.omega6_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega5(3) I3=x1.enable O=x1.omega6_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega6(2) D=x1.omega6_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega5(2) I3=x1.enable O=x1.omega6_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega6(1) D=x1.omega6_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega5(1) I3=x1.enable O=x1.omega6_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega6(0) D=x1.omega6_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega5(0) I3=x1.enable O=x1.omega6_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega5(4) I3=x1.enable O=x1.omega6_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega7(4) D=x1.omega7_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega7(3) D=x1.omega7_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega6(3) I3=x1.enable O=x1.omega7_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega7(2) D=x1.omega7_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega6(2) I3=x1.enable O=x1.omega7_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega7(1) D=x1.omega7_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega6(1) I3=x1.enable O=x1.omega7_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega7(0) D=x1.omega7_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega6(0) I3=x1.enable O=x1.omega7_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega6(4) I3=x1.enable O=x1.omega7_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega8(4) D=x1.omega8_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega8(3) D=x1.omega8_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega7(3) I3=x1.enable O=x1.omega8_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega8(2) D=x1.omega8_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega7(2) I3=x1.enable O=x1.omega8_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega8(1) D=x1.omega8_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega7(1) I3=x1.enable O=x1.omega8_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega8(0) D=x1.omega8_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega7(0) I3=x1.enable O=x1.omega8_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega7(4) I3=x1.enable O=x1.omega8_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega9(4) D=x1.omega9_ff_CQZ_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x1.omega9(3) D=x1.omega9_ff_CQZ_1_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega8(3) I3=x1.enable O=x1.omega9_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega9(2) D=x1.omega9_ff_CQZ_2_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega8(2) I3=x1.enable O=x1.omega9_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega9(1) D=x1.omega9_ff_CQZ_3_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega8(1) I3=x1.enable O=x1.omega9_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=x1.omega9(0) D=x1.omega9_ff_CQZ_4_D QCK=x0.clk QEN=x1.phase0_LUT4_I3_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:48.13-48.141|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:341.2-539.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega8(0) I3=x1.enable O=x1.omega9_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.omega8(4) I3=x1.enable O=x1.omega9_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x1.enable I3=x1.phase0 O=x1.phase0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt ff CQZ=x1.phase0 D=phase_LUT4_I1_O(0) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.clrn I2=x1.enable I3=x1.phase12 O=phase_LUT4_I1_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt ff CQZ=x1.phase12 D=phase_LUT4_I1_O(12) QCK=x0.clk QEN=with_error_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:52.2-129.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a0(4) D=x2.a0_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a0(3) D=x2.a0_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a0(3) I1=alpha(3) I2=x2.shorten I3=x0.clrn O=x2.a0_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a0(2) D=x2.a0_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a0(2) I1=alpha(2) I2=x2.shorten I3=x0.clrn O=x2.a0_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a0(1) D=x2.a0_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a0(1) I1=alpha(1) I2=x2.shorten I3=x0.clrn O=x2.a0_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a0(0) D=x2.a0_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a0(0) I1=alpha(0) I2=x2.shorten I3=x0.clrn O=x2.a0_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x2.a0(4) I1=alpha(4) I2=x2.shorten I3=x0.clrn O=x2.a0_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a10(4) D=x2.a10_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a10(3) D=x2.a10_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a10_ff_CQZ_1_D_LUT4_O_I0 I1=x2.a9(3) I2=x2.shorten I3=x0.clrn O=x2.a10_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a10_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a10_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 O=x2.a10_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=x2.a10(2) D=x2.a10_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a10_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a9(2) I2=x2.shorten I3=x0.clrn O=x2.a10_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a10_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a10_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a10_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a10_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 I3=x2.a10_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a10_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=x2.a10(1) D=x2.a10_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a10_ff_CQZ_3_D_LUT4_O_I0 I1=x2.a9(1) I2=x2.shorten I3=x0.clrn O=x2.a10_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a10(1) I1=x2.l10(1) I2=x2.shorten I3=x2.a10_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a10_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l10(2) I3=x2.a10(2) O=x2.a10_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.a10(0) D=x2.a10_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a10_ff_CQZ_4_D_LUT4_O_I0 I1=x2.a9(0) I2=x2.shorten I3=x0.clrn O=x2.a10_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x2.a10(0) I1=x2.l10(0) I2=x2.shorten I3=x2.a10_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a10_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110001010011 +.subckt LUT4 I0=x2.a10(1) I1=x2.l10(1) I2=x2.shorten I3=x2.a10_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 O=x2.a10_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110001010011 +.subckt LUT4 I0=x2.a10_ff_CQZ_D_LUT4_O_I0 I1=x2.a9(4) I2=x2.shorten I3=x0.clrn O=x2.a10_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a10_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a10_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a10_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l10(4) I3=x2.a10(4) O=x2.a10_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.a10(0) I1=x2.l10(0) I2=x2.shorten I3=x2.a10_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x2.a10_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l10(3) I3=x2.a10(3) O=x2.a10_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=alpha(4) D=x2.a11_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=alpha(3) D=x2.a11_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a11_ff_CQZ_1_D_LUT4_O_I0 I1=x2.a10(3) I2=x2.shorten I3=x0.clrn O=x2.a11_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a11_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a11_ff_CQZ_D_LUT4_O_I0 O=x2.a11_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l11(1) I3=alpha(1) O=x2.a11_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=alpha(2) D=x2.a11_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a11_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a10(2) I2=x2.shorten I3=x0.clrn O=x2.a11_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I2=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 I3=x2.a11_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a11_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt ff CQZ=alpha(1) D=x2.a11_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a11_ff_CQZ_3_D_LUT4_O_I0 I1=x2.a10(1) I2=x2.shorten I3=x0.clrn O=x2.a11_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a11_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a11_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=alpha(0) I1=x2.l11(0) I2=x2.shorten I3=x2.a11_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 O=x2.a11_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=alpha(0) D=x2.a11_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a11_ff_CQZ_4_D_LUT4_O_I0 I1=x2.a10(0) I2=x2.shorten I3=x0.clrn O=x2.a11_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a11_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a11_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=alpha(0) I1=x2.l11(0) I2=x2.shorten I3=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x2.a11_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x2.a11_ff_CQZ_D_LUT4_O_I0 I1=x2.a10(4) I2=x2.shorten I3=x0.clrn O=x2.a11_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a11_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l11(4) I3=alpha(4) O=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=alpha(2) I1=x2.l11(2) I2=x2.shorten I3=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l11(3) I3=alpha(3) O=x2.a11_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.a1(4) D=x2.a1_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a1(3) D=x2.a1_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a1(2) I1=x2.a0(3) I2=x2.shorten I3=x0.clrn O=x2.a1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a1(2) D=x2.a1_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a1_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a0(2) I2=x2.shorten I3=x0.clrn O=x2.a1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a1(1) I1=x2.l1(1) I2=x2.shorten I3=x2.l1_ff_CQZ_4_D_LUT4_O_I0 O=x2.a1_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a1(1) D=x2.a1_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a1(0) I1=x2.a0(1) I2=x2.shorten I3=x0.clrn O=x2.a1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a1(0) D=x2.a1_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a1(4) I1=x2.a0(0) I2=x2.shorten I3=x0.clrn O=x2.a1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x2.a1(3) I1=x2.a0(4) I2=x2.shorten I3=x0.clrn O=x2.a1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a2(4) D=x2.a2_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a2(3) D=x2.a2_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a2_ff_CQZ_1_D_LUT4_O_I0 I1=x2.a1(3) I2=x2.shorten I3=x0.clrn O=x2.a2_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a2(1) I1=x2.l2(1) I2=x2.shorten I3=x2.l2_ff_CQZ_3_D_LUT4_O_I0 O=x2.a2_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a2(2) D=x2.a2_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a2_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a1(2) I2=x2.shorten I3=x0.clrn O=x2.a2_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a2(0) I1=x2.l2(0) I2=x2.shorten I3=x2.l2_ff_CQZ_4_D_LUT4_O_I0 O=x2.a2_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a2(1) D=x2.a2_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a2(4) I1=x2.a1(1) I2=x2.shorten I3=x0.clrn O=x2.a2_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a2(0) D=x2.a2_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a2(3) I1=x2.a1(0) I2=x2.shorten I3=x0.clrn O=x2.a2_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x2.a2(2) I1=x2.a1(4) I2=x2.shorten I3=x0.clrn O=x2.a2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a3(4) D=x2.a3_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a3(3) D=x2.a3_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a3_ff_CQZ_1_D_LUT4_O_I0 I1=x2.a2(3) I2=x2.shorten I3=x0.clrn O=x2.a3_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a3(0) I1=x2.l3(0) I2=x2.shorten I3=x2.l3_ff_CQZ_3_D_LUT4_O_I0 O=x2.a3_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a3(2) D=x2.a3_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a3_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a2(2) I2=x2.shorten I3=x0.clrn O=x2.a3_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a3_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 I3=x2.l3_ff_CQZ_4_D_LUT4_O_I0 O=x2.a3_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=x2.a3(1) D=x2.a3_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a3(3) I1=x2.a2(1) I2=x2.shorten I3=x0.clrn O=x2.a3_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a3(0) D=x2.a3_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a3(2) I1=x2.a2(0) I2=x2.shorten I3=x0.clrn O=x2.a3_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x2.a3_ff_CQZ_D_LUT4_O_I0 I1=x2.a2(4) I2=x2.shorten I3=x0.clrn O=x2.a3_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a3(1) I1=x2.l3(1) I2=x2.shorten I3=x2.a3_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a3_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l3(4) I3=x2.a3(4) O=x2.a3_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.a4(4) D=x2.a4_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a4(3) D=x2.a4_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a4_ff_CQZ_1_D_LUT4_O_I0 I1=x2.a3(3) I2=x2.shorten I3=x0.clrn O=x2.a4_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.l4_ff_CQZ_3_D_LUT4_O_I0 I3=x2.a4_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a4_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=x2.a4(2) D=x2.a4_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a4_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a3(2) I2=x2.shorten I3=x0.clrn O=x2.a4_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a4_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 I3=x2.a4_ff_CQZ_4_D_LUT4_O_I0 O=x2.a4_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=x2.a4(1) D=x2.a4_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a4(2) I1=x2.a3(1) I2=x2.shorten I3=x0.clrn O=x2.a4_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.a4(0) D=x2.a4_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a4_ff_CQZ_4_D_LUT4_O_I0 I1=x2.a3(0) I2=x2.shorten I3=x0.clrn O=x2.a4_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x2.a4(1) I1=x2.l4(1) I2=x2.shorten I3=x2.a4_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a4_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l4(4) I3=x2.a4(4) O=x2.a4_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.a4_ff_CQZ_D_LUT4_O_I0 I1=x2.a3(4) I2=x2.shorten I3=x0.clrn O=x2.a4_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a4(0) I1=x2.l4(0) I2=x2.shorten I3=x2.a4_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a4_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l4(3) I3=x2.a4(3) O=x2.a4_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.a5(4) D=x2.a5_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a5(3) D=x2.a5_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a5_ff_CQZ_1_D_LUT4_O_I0 I1=x2.a4(3) I2=x2.shorten I3=x0.clrn O=x2.a5_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a5_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 I3=x2.a5_ff_CQZ_3_D_LUT4_O_I0 O=x2.a5_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=x2.a5(2) D=x2.a5_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a5_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a4(2) I2=x2.shorten I3=x0.clrn O=x2.a5_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a5(2) I1=x2.l5(2) I2=x2.shorten I3=x2.a5_ff_CQZ_4_D_LUT4_O_I0 O=x2.a5_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a5(1) D=x2.a5_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a5_ff_CQZ_3_D_LUT4_O_I0 I1=x2.a4(1) I2=x2.shorten I3=x0.clrn O=x2.a5_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a5(1) I1=x2.l5(1) I2=x2.shorten I3=x2.a5_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a5_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a5(0) D=x2.a5_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a5_ff_CQZ_4_D_LUT4_O_I0 I1=x2.a4(0) I2=x2.shorten I3=x0.clrn O=x2.a5_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x2.a5(0) I1=x2.l5(0) I2=x2.shorten I3=x2.a5_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a5_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l5(3) I3=x2.a5(3) O=x2.a5_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.a5_ff_CQZ_D_LUT4_O_I0 I1=x2.a4(4) I2=x2.shorten I3=x0.clrn O=x2.a5_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a5(2) I1=x2.l5(2) I2=x2.shorten I3=x2.a5_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a5_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l5(4) I3=x2.a5(4) O=x2.a5_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.a6(4) D=x2.a6_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a6(3) D=x2.a6_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a6_ff_CQZ_1_D_LUT4_O_I0 I1=x2.a5(3) I2=x2.shorten I3=x0.clrn O=x2.a6_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a6_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 I3=x2.a6_ff_CQZ_3_D_LUT4_O_I0 O=x2.a6_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=x2.a6(2) D=x2.a6_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a6_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a5(2) I2=x2.shorten I3=x0.clrn O=x2.a6_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a6(1) I1=x2.l6(1) I2=x2.shorten I3=x2.a6_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a6_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a6(1) D=x2.a6_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a6_ff_CQZ_3_D_LUT4_O_I0 I1=x2.a5(1) I2=x2.shorten I3=x0.clrn O=x2.a6_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a6(0) I1=x2.l6(0) I2=x2.shorten I3=x2.a6_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a6_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l6(3) I3=x2.a6(3) O=x2.a6_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.a6(0) D=x2.a6_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a6_ff_CQZ_4_D_LUT4_O_I0 I1=x2.a5(0) I2=x2.shorten I3=x0.clrn O=x2.a6_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x2.a6(4) I1=x2.l6(4) I2=x2.shorten I3=x2.a6_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a6_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l6(2) I3=x2.a6(2) O=x2.a6_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.a6_ff_CQZ_D_LUT4_O_I0 I1=x2.a5(4) I2=x2.shorten I3=x0.clrn O=x2.a6_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a6(4) I1=x2.l6(4) I2=x2.shorten I3=x2.a6_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a6_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x2.a6(1) I1=x2.l6(1) I2=x2.shorten I3=x2.a6_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a6_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a7(4) D=x2.a7_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a7(3) D=x2.a7_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a7_ff_CQZ_1_D_LUT4_O_I0 I1=x2.a6(3) I2=x2.shorten I3=x0.clrn O=x2.a7_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a7_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a7_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I2 O=x2.a7_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=x2.a7(2) D=x2.a7_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a7_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a6(2) I2=x2.shorten I3=x0.clrn O=x2.a7_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a7_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 I3=x2.a7_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x2.a7_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x2.a7(0) I1=x2.l7(0) I2=x2.shorten I3=x2.a7_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I2 O=x2.a7_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a7(1) D=x2.a7_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a7_ff_CQZ_3_D_LUT4_O_I0 I1=x2.a6(1) I2=x2.shorten I3=x0.clrn O=x2.a7_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a7_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a7_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a7_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l7(2) I3=x2.a7(2) O=x2.a7_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l7(4) I3=x2.a7(4) O=x2.a7_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.a7(0) D=x2.a7_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a7_ff_CQZ_4_D_LUT4_O_I0 I1=x2.a6(0) I2=x2.shorten I3=x0.clrn O=x2.a7_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110011111111 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a7_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a7_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a7_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l7(1) I3=x2.a7(1) O=x2.a7_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.a7(3) I1=x2.l7(3) I2=x2.shorten I3=x2.a7_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a7_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x2.a7_ff_CQZ_D_LUT4_O_I0 I1=x2.a6(4) I2=x2.shorten I3=x0.clrn O=x2.a7_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a7(3) I1=x2.l7(3) I2=x2.shorten I3=x2.a7_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a7_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x2.a7(0) I1=x2.l7(0) I2=x2.shorten I3=x2.a7_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 O=x2.a7_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a8(4) D=x2.a8_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a8(3) D=x2.a8_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a8_ff_CQZ_1_D_LUT4_O_I0 I1=x2.a7(3) I2=x2.shorten I3=x0.clrn O=x2.a8_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a8(0) I1=x2.l8(0) I2=x2.shorten I3=x2.a8_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a8_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110001010011 +.subckt ff CQZ=x2.a8(2) D=x2.a8_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a8_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a7(2) I2=x2.shorten I3=x0.clrn O=x2.a8_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a8(4) I1=x2.l8(4) I2=x2.shorten I3=x2.a8_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a8_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a8(1) D=x2.a8_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a8_ff_CQZ_3_D_LUT4_O_I0 I1=x2.a7(1) I2=x2.shorten I3=x0.clrn O=x2.a8_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a8_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a8_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a8_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l8(3) I3=x2.a8(3) O=x2.a8_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.a8(4) I1=x2.l8(4) I2=x2.shorten I3=x2.a8_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a8_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110001010011 +.subckt ff CQZ=x2.a8(0) D=x2.a8_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a8_ff_CQZ_4_D_LUT4_O_I0 I1=x2.a7(0) I2=x2.shorten I3=x0.clrn O=x2.a8_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x2.a8(2) I1=x2.l8(2) I2=x2.shorten I3=x2.a8_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a8_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x2.a8(0) I1=x2.l8(0) I2=x2.shorten I3=x2.a8_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 O=x2.a8_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x2.a8_ff_CQZ_D_LUT4_O_I0 I1=x2.a7(4) I2=x2.shorten I3=x0.clrn O=x2.a8_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a8(2) I1=x2.l8(2) I2=x2.shorten I3=x2.a8_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a8_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l8(1) I3=x2.a8(1) O=x2.a8_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.a9(4) D=x2.a9_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.a9(3) D=x2.a9_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a9_ff_CQZ_1_D_LUT4_O_I0 I1=x2.a8(3) I2=x2.shorten I3=x0.clrn O=x2.a9_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a9_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a9_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x2.a9_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l9(0) I3=x2.a9(0) O=x2.a9_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.a9(2) D=x2.a9_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a9_ff_CQZ_2_D_LUT4_O_I0 I1=x2.a8(2) I2=x2.shorten I3=x0.clrn O=x2.a9_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a9_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 I3=x2.a9_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 O=x2.a9_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=x2.a9(3) I1=x2.l9(3) I2=x2.shorten I3=x2.a9_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 O=x2.a9_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110001010011 +.subckt ff CQZ=x2.a9(1) D=x2.a9_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a9_ff_CQZ_3_D_LUT4_O_I0 I1=x2.a8(1) I2=x2.shorten I3=x0.clrn O=x2.a9_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a9_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 I3=x2.a9_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 O=x2.a9_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x2.a9(3) I1=x2.l9(3) I2=x2.shorten I3=x2.a9_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 O=x2.a9_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.a9(0) D=x2.a9_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I1_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a9_ff_CQZ_4_D_LUT4_O_I0 I1=x2.a8(0) I2=x2.shorten I3=x0.clrn O=x2.a9_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=x2.a9(1) I1=x2.l9(1) I2=x2.shorten I3=x2.a9_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 O=x2.a9_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l9(2) I3=x2.a9(2) O=x2.a9_ff_CQZ_4_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.a9_ff_CQZ_D_LUT4_O_I0 I1=x2.a8(4) I2=x2.shorten I3=x0.clrn O=x2.a9_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.a9_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=x2.a9_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=x2.a9_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l9(4) I3=x2.a9(4) O=x2.a9_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.a9(1) I1=x2.l9(1) I2=x2.shorten I3=x2.a9_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 O=x2.a9_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001110101100 +.subckt ff CQZ=x2.l0(4) D=x2.l0_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l0(3) D=x2.l0_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.l0_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l0_ff_CQZ_1_D_LUT4_O_I1 I2=x2.search I3=x0.clrn O=x2.l0_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0 I1=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 I2=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 I3=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 O=x2.l0_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=x0.shift I1=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2 I2=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I3 I3=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 O=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2 I1=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I3 I2=x2.l0_ff_CQZ_4_D_LUT4_O_I1 I3=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 O=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3 I1=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=s11(2) I1=x1.phase0 I2=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I2 O=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I1=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=error_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I1=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=alpha(3) I3=x2.load O=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=s11(3) I3=x1.phase0 O=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I1 I3=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I0 O=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=error_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I1=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=x1.D_ff_CQZ_3_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=x1.D_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x0.shift I1=x1.phase0 I2=x1.lambda11(3) I3=x1.lambda1(3) O=x2.l0_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.a0(3) I3=x2.l0(3) O=x2.l0_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt ff CQZ=x2.l0(2) D=x2.l0_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.search I1=x1.D_ff_CQZ_2_D_LUT4_O_I1 I2=x2.l0_ff_CQZ_2_D_LUT4_O_I2 I3=x0.clrn O=x2.l0_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=x2.a0(2) I1=x2.l0(2) I2=x2.shorten I3=x2.search O=x2.l0_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l0(1) D=x2.l0_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x1.D_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l0_ff_CQZ_3_D_LUT4_O_I1 I2=x2.search I3=x0.clrn O=x2.l0_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l0(1) I3=x2.a0(1) O=x2.l0_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=x2.l0(0) D=x2.l0_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.search I1=x2.l0_ff_CQZ_4_D_LUT4_O_I1 I2=x2.l0_ff_CQZ_4_D_LUT4_O_I2 I3=x0.clrn O=x2.l0_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x2.a0(0) I1=x2.l0(0) I2=x2.shorten I3=x2.search O=x2.l0_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.search I1=x1.B0_ff_CQZ_D_LUT4_O_I0 I2=x2.l0_ff_CQZ_D_LUT4_O_I2 I3=x0.clrn O=x2.l0_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x2.a0(4) I1=x2.l0(4) I2=x2.shorten I3=x2.search O=x2.l0_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l10(4) D=x2.l10_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l10(3) D=x2.l10_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a10_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l9(3) I2=x2.search I3=x0.clrn O=x2.l10_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt ff CQZ=x2.l10(2) D=x2.l10_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a10_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l9(2) I2=x2.search I3=x0.clrn O=x2.l10_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l10(1) D=x2.l10_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a10_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l9(1) I2=x2.search I3=x0.clrn O=x2.l10_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l10(0) D=x2.l10_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a10_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l9(0) I2=x2.search I3=x0.clrn O=x2.l10_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a10_ff_CQZ_D_LUT4_O_I0 I1=x2.l9(4) I2=x2.search I3=x0.clrn O=x2.l10_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l11(4) D=x2.l11_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l11(3) D=x2.l11_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a11_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l10(3) I2=x2.search I3=x0.clrn O=x2.l11_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l11(2) D=x2.l11_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a11_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l10(2) I2=x2.search I3=x0.clrn O=x2.l11_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l11(1) D=x2.l11_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a11_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l10(1) I2=x2.search I3=x0.clrn O=x2.l11_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l11(0) D=x2.l11_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a11_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l10(0) I2=x2.search I3=x0.clrn O=x2.l11_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a11_ff_CQZ_D_LUT4_O_I0 I1=x2.l10(4) I2=x2.search I3=x0.clrn O=x2.l11_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l1(4) D=x2.l1_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l1(3) D=x2.l1_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.l0(3) I1=x2.l1_ff_CQZ_1_D_LUT4_O_I1 I2=x2.search I3=x0.clrn O=x2.l1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.a1(2) I3=x2.l1(2) O=x2.l1_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt ff CQZ=x2.l1(2) D=x2.l1_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a1_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l0(2) I2=x2.search I3=x0.clrn O=x2.l1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l1(1) D=x2.l1_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.l0(1) I1=x2.l1_ff_CQZ_3_D_LUT4_O_I1 I2=x2.search I3=x0.clrn O=x2.l1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.a1(0) I3=x2.l1(0) O=x2.l1_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt ff CQZ=x2.l1(0) D=x2.l1_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.l1_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l0(0) I2=x2.search I3=x0.clrn O=x2.l1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l1(4) I3=x2.a1(4) O=x2.l1_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.l0(4) I1=x2.l1_ff_CQZ_D_LUT4_O_I1 I2=x2.search I3=x0.clrn O=x2.l1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.a1(3) I3=x2.l1(3) O=x2.l1_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt ff CQZ=x2.l2(4) D=x2.l2_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l2(3) D=x2.l2_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a2_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l1(3) I2=x2.search I3=x0.clrn O=x2.l2_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l2(2) D=x2.l2_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a2_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l1(2) I2=x2.search I3=x0.clrn O=x2.l2_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l2(1) D=x2.l2_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.l2_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l1(1) I2=x2.search I3=x0.clrn O=x2.l2_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l2(4) I3=x2.a2(4) O=x2.l2_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.l2(0) D=x2.l2_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.l2_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l1(0) I2=x2.search I3=x0.clrn O=x2.l2_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l2(3) I3=x2.a2(3) O=x2.l2_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.l1(4) I1=x2.l2_ff_CQZ_D_LUT4_O_I1 I2=x2.search I3=x0.clrn O=x2.l2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.a2(2) I3=x2.l2(2) O=x2.l2_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt ff CQZ=x2.l3(4) D=x2.l3_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l3(3) D=x2.l3_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a3_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l2(3) I2=x2.search I3=x0.clrn O=x2.l3_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l3(2) D=x2.l3_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a3_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l2(2) I2=x2.search I3=x0.clrn O=x2.l3_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l3(1) D=x2.l3_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.l3_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l2(1) I2=x2.search I3=x0.clrn O=x2.l3_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l3(3) I3=x2.a3(3) O=x2.l3_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.l3(0) D=x2.l3_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.l3_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l2(0) I2=x2.search I3=x0.clrn O=x2.l3_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l3(2) I3=x2.a3(2) O=x2.l3_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=x2.a3_ff_CQZ_D_LUT4_O_I0 I1=x2.l2(4) I2=x2.search I3=x0.clrn O=x2.l3_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l4(4) D=x2.l4_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l4(3) D=x2.l4_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a4_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l3(3) I2=x2.search I3=x0.clrn O=x2.l4_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l4(2) D=x2.l4_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a4_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l3(2) I2=x2.search I3=x0.clrn O=x2.l4_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l4(1) D=x2.l4_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.l4_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l3(1) I2=x2.search I3=x0.clrn O=x2.l4_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x2.shorten I2=x2.l4(2) I3=x2.a4(2) O=x2.l4_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=x2.l4(0) D=x2.l4_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a4_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l3(0) I2=x2.search I3=x0.clrn O=x2.l4_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a4_ff_CQZ_D_LUT4_O_I0 I1=x2.l3(4) I2=x2.search I3=x0.clrn O=x2.l4_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l5(4) D=x2.l5_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l5(3) D=x2.l5_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a5_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l4(3) I2=x2.search I3=x0.clrn O=x2.l5_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l5(2) D=x2.l5_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a5_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l4(2) I2=x2.search I3=x0.clrn O=x2.l5_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l5(1) D=x2.l5_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a5_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l4(1) I2=x2.search I3=x0.clrn O=x2.l5_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l5(0) D=x2.l5_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a5_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l4(0) I2=x2.search I3=x0.clrn O=x2.l5_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a5_ff_CQZ_D_LUT4_O_I0 I1=x2.l4(4) I2=x2.search I3=x0.clrn O=x2.l5_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l6(4) D=x2.l6_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l6(3) D=x2.l6_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a6_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l5(3) I2=x2.search I3=x0.clrn O=x2.l6_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l6(2) D=x2.l6_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a6_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l5(2) I2=x2.search I3=x0.clrn O=x2.l6_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l6(1) D=x2.l6_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a6_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l5(1) I2=x2.search I3=x0.clrn O=x2.l6_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l6(0) D=x2.l6_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a6_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l5(0) I2=x2.search I3=x0.clrn O=x2.l6_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a6_ff_CQZ_D_LUT4_O_I0 I1=x2.l5(4) I2=x2.search I3=x0.clrn O=x2.l6_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l7(4) D=x2.l7_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l7(3) D=x2.l7_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a7_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l6(3) I2=x2.search I3=x0.clrn O=x2.l7_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l7(2) D=x2.l7_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a7_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l6(2) I2=x2.search I3=x0.clrn O=x2.l7_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l7(1) D=x2.l7_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a7_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l6(1) I2=x2.search I3=x0.clrn O=x2.l7_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l7(0) D=x2.l7_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a7_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l6(0) I2=x2.search I3=x0.clrn O=x2.l7_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x2.a7_ff_CQZ_D_LUT4_O_I0 I1=x2.l6(4) I2=x2.search I3=x0.clrn O=x2.l7_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l8(4) D=x2.l8_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l8(3) D=x2.l8_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a8_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l7(3) I2=x2.search I3=x0.clrn O=x2.l8_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l8(2) D=x2.l8_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a8_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l7(2) I2=x2.search I3=x0.clrn O=x2.l8_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l8(1) D=x2.l8_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a8_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l7(1) I2=x2.search I3=x0.clrn O=x2.l8_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l8(0) D=x2.l8_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a8_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l7(0) I2=x2.search I3=x0.clrn O=x2.l8_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a8_ff_CQZ_D_LUT4_O_I0 I1=x2.l7(4) I2=x2.search I3=x0.clrn O=x2.l8_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l9(4) D=x2.l9_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.l9(3) D=x2.l9_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a9_ff_CQZ_1_D_LUT4_O_I0 I1=x2.l8(3) I2=x2.search I3=x0.clrn O=x2.l9_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l9(2) D=x2.l9_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a9_ff_CQZ_2_D_LUT4_O_I0 I1=x2.l8(2) I2=x2.search I3=x0.clrn O=x2.l9_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l9(1) D=x2.l9_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a9_ff_CQZ_3_D_LUT4_O_I0 I1=x2.l8(1) I2=x2.search I3=x0.clrn O=x2.l9_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.l9(0) D=x2.l9_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.a9_ff_CQZ_4_D_LUT4_O_I0 I1=x2.l8(0) I2=x2.search I3=x0.clrn O=x2.l9_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.a9_ff_CQZ_D_LUT4_O_I0 I1=x2.l8(4) I2=x2.search I3=x0.clrn O=x2.l9_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.o0(4) D=x2.o0_ff_CQZ_D QCK=x0.clk QEN=x2.o0_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o0(3) D=x2.o0_ff_CQZ_1_D QCK=x0.clk QEN=x2.o0_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x1.A0_ff_CQZ_1_D_LUT4_O_I0 O=x2.o0_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=x2.o0(2) D=x2.o0_ff_CQZ_2_D QCK=x0.clk QEN=x2.o0_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x1.A0_ff_CQZ_2_D_LUT4_O_I0 O=x2.o0_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=x2.o0(1) D=x2.o0_ff_CQZ_3_D QCK=x0.clk QEN=x2.o0_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x1.D_ff_CQZ_3_D_LUT4_O_I1 O=x2.o0_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=x2.o0(0) D=x2.o0_ff_CQZ_4_D QCK=x0.clk QEN=x2.o0_ff_CQZ_QEN QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x1.A0_ff_CQZ_4_D_LUT4_O_I0 O=x2.o0_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x1.D_ff_CQZ_D_LUT4_O_I3 O=x2.o0_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=chien_load_LUT4_I1_O I2=x0.clrn I3=x2.shorten O=x2.o0_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt ff CQZ=x2.o10(4) D=x2.o10_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o10(3) D=x2.o10_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o10_ff_CQZ_1_D_LUT4_O_I0 I1=x2.o9(3) I2=x2.search I3=x0.clrn O=x2.o10_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o10(4) I2=x2.o10(3) I3=x2.o10(2) O=x2.o10_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o10(2) D=x2.o10_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o10_ff_CQZ_2_D_LUT4_O_I0 I1=x2.o9(2) I2=x2.search I3=x0.clrn O=x2.o10_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.o10(1) I3=x2.o10_ff_CQZ_1_D_LUT4_O_I0 O=x2.o10_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=x2.o10(1) D=x2.o10_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o10_ff_CQZ_3_D_LUT4_O_I3 O=x2.o10_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o9(1) I1=x2.o10(1) I2=x2.o10(2) I3=x2.search O=x2.o10_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o10(0) D=x2.o10_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o10_ff_CQZ_4_D_LUT4_O_I0 I1=x2.o9(0) I2=x2.search I3=x0.clrn O=x2.o10_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o10(4) I2=x2.o10(1) I3=x2.o10(0) O=x2.o10_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x2.search I1=x2.o9(4) I2=x2.o10_ff_CQZ_D_LUT4_O_I2 I3=x0.clrn O=x2.o10_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x2.o10(0) I1=x2.o10(3) I2=x2.o10(4) I3=x2.search O=x2.o10_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=x2.o11(4) D=x2.o11_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o11(3) D=x2.o11_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o11_ff_CQZ_1_D_LUT4_O_I0 I1=x2.o10(3) I2=x2.search I3=x0.clrn O=x2.o11_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x2.o11(1) I3=x2.o11_ff_CQZ_D_LUT4_O_I0 O=x2.o11_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=x2.o11(2) D=x2.o11_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.search I1=x2.o10(2) I2=x2.o11_ff_CQZ_2_D_LUT4_O_I2 I3=x0.clrn O=x2.o11_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x2.o11_ff_CQZ_D_LUT4_O_I0 I1=x2.o11(0) I2=x2.o11(1) I3=x2.search O=x2.o11_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=x2.o11(1) D=x2.o11_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o11_ff_CQZ_3_D_LUT4_O_I0 I1=x2.o10(1) I2=x2.search I3=x0.clrn O=x2.o11_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o11(1) I2=x2.o11(0) I3=x2.o11(4) O=x2.o11_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o11(0) D=x2.o11_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o11_ff_CQZ_4_D_LUT4_O_I0 I1=x2.o10(0) I2=x2.search I3=x0.clrn O=x2.o11_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o11(3) I2=x2.o11(0) I3=x2.o11(4) O=x2.o11_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x2.o11_ff_CQZ_D_LUT4_O_I0 I1=x2.o10(4) I2=x2.search I3=x0.clrn O=x2.o11_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o11(3) I2=x2.o11(2) I3=x2.o11(4) O=x2.o11_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt ff CQZ=x2.o1(4) D=x2.o1_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o1(3) D=x2.o1_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o1(2) I1=x2.o0(3) I2=x2.search I3=x0.clrn O=x2.o1_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.o1(2) D=x2.o1_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o1_ff_CQZ_2_D_LUT4_O_I3 O=x2.o1_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o0(2) I1=x2.o1(4) I2=x2.o1(1) I3=x2.search O=x2.o1_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o1(1) D=x2.o1_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o1(0) I1=x2.o0(1) I2=x2.search I3=x0.clrn O=x2.o1_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.o1(0) D=x2.o1_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o1(4) I1=x2.o0(0) I2=x2.search I3=x0.clrn O=x2.o1_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.o1(3) I1=x2.o0(4) I2=x2.search I3=x0.clrn O=x2.o1_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.o2(4) D=x2.o2_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o2(3) D=x2.o2_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o2_ff_CQZ_1_D_LUT4_O_I3 O=x2.o2_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o1(3) I1=x2.o2(4) I2=x2.o2(1) I3=x2.search O=x2.o2_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o2(2) D=x2.o2_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o2_ff_CQZ_2_D_LUT4_O_I3 O=x2.o2_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o1(2) I1=x2.o2(3) I2=x2.o2(0) I3=x2.search O=x2.o2_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o2(1) D=x2.o2_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o2(4) I1=x2.o1(1) I2=x2.search I3=x0.clrn O=x2.o2_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.o2(0) D=x2.o2_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o2(3) I1=x2.o1(0) I2=x2.search I3=x0.clrn O=x2.o2_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x2.o2(2) I1=x2.o1(4) I2=x2.search I3=x0.clrn O=x2.o2_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.o3(4) D=x2.o3_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o3(3) D=x2.o3_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o3_ff_CQZ_1_D_LUT4_O_I3 O=x2.o3_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o2(3) I1=x2.o3(3) I2=x2.o3(0) I3=x2.search O=x2.o3_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o3(2) D=x2.o3_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o3_ff_CQZ_2_D_LUT4_O_I3 O=x2.o3_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o2(2) I1=x2.o3(2) I2=x2.o3(4) I3=x2.search O=x2.o3_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o3(1) D=x2.o3_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o3(3) I1=x2.o2(1) I2=x2.search I3=x0.clrn O=x2.o3_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.o3(0) D=x2.o3_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o3(2) I1=x2.o2(0) I2=x2.search I3=x0.clrn O=x2.o3_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o3_ff_CQZ_D_LUT4_O_I3 O=x2.o3_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o2(4) I1=x2.o3(1) I2=x2.o3(4) I3=x2.search O=x2.o3_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o4(4) D=x2.o4_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o4(3) D=x2.o4_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o4_ff_CQZ_1_D_LUT4_O_I3 O=x2.o4_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o3(3) I1=x2.o4(2) I2=x2.o4(4) I3=x2.search O=x2.o4_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o4(2) D=x2.o4_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o4_ff_CQZ_2_D_LUT4_O_I0 I1=x2.o3(2) I2=x2.search I3=x0.clrn O=x2.o4_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o4(4) I2=x2.o4(3) I3=x2.o4(1) O=x2.o4_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o4(1) D=x2.o4_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o4(2) I1=x2.o3(1) I2=x2.search I3=x0.clrn O=x2.o4_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt ff CQZ=x2.o4(0) D=x2.o4_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o4_ff_CQZ_4_D_LUT4_O_I3 O=x2.o4_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o3(0) I1=x2.o4(1) I2=x2.o4(4) I3=x2.search O=x2.o4_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o4_ff_CQZ_D_LUT4_O_I3 O=x2.o4_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o3(4) I1=x2.o4(0) I2=x2.o4(3) I3=x2.search O=x2.o4_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o5(4) D=x2.o5_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o5(3) D=x2.o5_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o5_ff_CQZ_1_D_LUT4_O_I0 I1=x2.o4(3) I2=x2.search I3=x0.clrn O=x2.o5_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o5(4) I2=x2.o5(3) I3=x2.o5(1) O=x2.o5_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o5(2) D=x2.o5_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o5_ff_CQZ_2_D_LUT4_O_I0 I1=x2.o4(2) I2=x2.search I3=x0.clrn O=x2.o5_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o5(3) I2=x2.o5(2) I3=x2.o5(0) O=x2.o5_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o5(1) D=x2.o5_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o5_ff_CQZ_3_D_LUT4_O_I3 O=x2.o5_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o4(1) I1=x2.o5(1) I2=x2.o5(4) I3=x2.search O=x2.o5_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o5(0) D=x2.o5_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o5_ff_CQZ_4_D_LUT4_O_I3 O=x2.o5_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o4(0) I1=x2.o5(0) I2=x2.o5(3) I3=x2.search O=x2.o5_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o5_ff_CQZ_D_LUT4_O_I3 O=x2.o5_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o4(4) I1=x2.o5(2) I2=x2.o5(4) I3=x2.search O=x2.o5_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o6(4) D=x2.o6_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o6(3) D=x2.o6_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o6_ff_CQZ_1_D_LUT4_O_I0 I1=x2.o5(3) I2=x2.search I3=x0.clrn O=x2.o6_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o6(3) I2=x2.o6(2) I3=x2.o6(0) O=x2.o6_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o6(2) D=x2.o6_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o6_ff_CQZ_2_D_LUT4_O_I3 O=x2.o6_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o5(2) I1=x2.o6(1) I2=x2.o6(2) I3=x2.search O=x2.o6_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o6(1) D=x2.o6_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o6_ff_CQZ_3_D_LUT4_O_I3 O=x2.o6_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o5(1) I1=x2.o6(0) I2=x2.o6(3) I3=x2.search O=x2.o6_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o6(0) D=x2.o6_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o6_ff_CQZ_4_D_LUT4_O_I3 O=x2.o6_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o5(0) I1=x2.o6(2) I2=x2.o6(4) I3=x2.search O=x2.o6_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt LUT4 I0=x2.o6_ff_CQZ_D_LUT4_O_I0 I1=x2.o5(4) I2=x2.search I3=x0.clrn O=x2.o6_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o6(4) I2=x2.o6(3) I3=x2.o6(1) O=x2.o6_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o7(4) D=x2.o7_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o7(3) D=x2.o7_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o7_ff_CQZ_1_D_LUT4_O_I3 O=x2.o7_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o6(3) I1=x2.o7(1) I2=x2.o7(2) I3=x2.search O=x2.o7_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o7(2) D=x2.o7_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o7_ff_CQZ_2_D_LUT4_O_I0 I1=x2.o6(2) I2=x2.search I3=x0.clrn O=x2.o7_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o7(4) I2=x2.o7(1) I3=x2.o7(0) O=x2.o7_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o7(1) D=x2.o7_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o7_ff_CQZ_3_D_LUT4_O_I3 O=x2.o7_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o6(1) I1=x2.o7(2) I2=x2.o7(4) I3=x2.search O=x2.o7_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o7(0) D=x2.o7_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.search I1=x2.o6(0) I2=x2.o7_ff_CQZ_4_D_LUT4_O_I2 I3=x0.clrn O=x2.o7_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x2.o7(1) I1=x2.o7(3) I2=x2.o7(4) I3=x2.search O=x2.o7_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=x2.o7_ff_CQZ_D_LUT4_O_I0 I1=x2.o6(4) I2=x2.search I3=x0.clrn O=x2.o7_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o7(3) I2=x2.o7(2) I3=x2.o7(0) O=x2.o7_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o8(4) D=x2.o8_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o8(3) D=x2.o8_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.search I1=x2.o7(3) I2=x2.o8_ff_CQZ_1_D_LUT4_O_I2 I3=x0.clrn O=x2.o8_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=x2.o8(0) I1=x2.o8(1) I2=x2.o8(4) I3=x2.search O=x2.o8_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt ff CQZ=x2.o8(2) D=x2.o8_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o8_ff_CQZ_2_D_LUT4_O_I0 I1=x2.o7(2) I2=x2.search I3=x0.clrn O=x2.o8_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o8(4) I2=x2.o8(3) I3=x2.o8(0) O=x2.o8_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o8(1) D=x2.o8_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o8_ff_CQZ_3_D_LUT4_O_I0 I1=x2.o7(1) I2=x2.search I3=x0.clrn O=x2.o8_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o8(4) I2=x2.o8(3) I3=x2.o8(1) O=x2.o8_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o8(0) D=x2.o8_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o8_ff_CQZ_4_D_LUT4_O_I0 I1=x2.o7(0) I2=x2.search I3=x0.clrn O=x2.o8_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o8(3) I2=x2.o8(2) I3=x2.o8(0) O=x2.o8_ff_CQZ_4_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o8_ff_CQZ_D_LUT4_O_I3 O=x2.o8_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o7(4) I1=x2.o8(1) I2=x2.o8(2) I3=x2.search O=x2.o8_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt ff CQZ=x2.o9(4) D=x2.o9_ff_CQZ_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=x2.o9(3) D=x2.o9_ff_CQZ_1_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o9_ff_CQZ_1_D_LUT4_O_I0 I1=x2.o8(3) I2=x2.search I3=x0.clrn O=x2.o9_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o9(4) I2=x2.o9(3) I3=x2.o9(0) O=x2.o9_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o9(2) D=x2.o9_ff_CQZ_2_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o9_ff_CQZ_2_D_LUT4_O_I0 I1=x2.o8(2) I2=x2.search I3=x0.clrn O=x2.o9_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o9(4) I2=x2.o9(3) I3=x2.o9(2) O=x2.o9_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o9(1) D=x2.o9_ff_CQZ_3_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x2.o9_ff_CQZ_3_D_LUT4_O_I0 I1=x2.o8(1) I2=x2.search I3=x0.clrn O=x2.o9_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o9(3) I2=x2.o9(2) I3=x2.o9(0) O=x2.o9_ff_CQZ_3_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=x2.o9(0) D=x2.o9_ff_CQZ_4_D QCK=x0.clk QEN=chien_load_LUT4_I0_O QRT=x0.shift QST=x0.shift +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:49.14-49.100|/home/tpagarani/git/yosys-testing/Designs/rs_decoder_1/rtl/rs_decoder_1.v:962.2-1084.5|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=x0.shift I1=x0.shift I2=x0.clrn I3=x2.o9_ff_CQZ_4_D_LUT4_O_I3 O=x2.o9_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=x2.o8(0) I1=x2.o9(1) I2=x2.o9(2) I3=x2.search O=x2.o9_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001101010101 +.subckt LUT4 I0=x2.o9_ff_CQZ_D_LUT4_O_I0 I1=x2.o8(4) I2=x2.search I3=x0.clrn O=x2.o9_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=x0.shift I1=x2.o9(4) I2=x2.o9(1) I3=x2.o9(0) O=x2.o9_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=$iopadmap$x(4) I3=x0.clrn O=u_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=$iopadmap$x(3) I3=x0.clrn O=u_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=$iopadmap$x(2) I3=x0.clrn O=u_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=$iopadmap$x(1) I3=x0.clrn O=u_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=x0.shift I1=x0.shift I2=$iopadmap$x(0) I3=x0.clrn O=u_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.end diff --git a/BENCHMARK/rs_decoder_1/rtl/rs_decoder_1.v b/BENCHMARK/rs_decoder_1/rtl/rs_decoder_1.v new file mode 100644 index 00000000..70790225 --- /dev/null +++ b/BENCHMARK/rs_decoder_1/rtl/rs_decoder_1.v @@ -0,0 +1,1412 @@ +// ------------------------------------------------------------------------- +//Reed-Solomon decoder +//Copyright (C) Wed May 22 09:59:27 2002 +//by Ming-Han Lei(hendrik@humanistic.org) +// +//This program is free software; you can redistribute it and/or +//modify it under the terms of the GNU Lesser General Public License +//as published by the Free Software Foundation; either version 2 +//of the License, or (at your option) any later version. +// +//This program is distributed in the hope that it will be useful, +//but WITHOUT ANY WARRANTY; without even the implied warranty of +//MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +//GNU Lesser General Public License for more details. +// +//You should have received a copy of the GNU Lesser General Public License +//along with this program; if not, write to the Free Software +//Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. +// -------------------------------------------------------------------------- + +module rs_decoder_1(x, error, with_error, enable, valid, k, clk, clrn); + input enable, clk, clrn; + input [4:0] k, x; + output [4:0] error; + wire [4:0] error; + output with_error, valid; + reg valid; + wire with_error; + + wire [4:0] s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11; + wire [4:0] lambda, omega, alpha; + reg [3:0] count; + reg [12:0] phase; + wire [4:0] D0, D1, DI; + //reg [4:0] D, D2; + wire [4:0] D, D2; + reg [4:0] u, length0, length2; + wire [4:0] length1, length3; + reg syn_enable, syn_init, syn_shift, berl_enable; + reg chien_search, chien_load, shorten; + + always @ (chien_search or shorten) + valid = chien_search & ~shorten; + + wire bit1; + assign bit1 = syn_shift&phase[0]; + rsdec_syn x0 (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, u, syn_enable, bit1, syn_init, clk, clrn); + rsdec_berl x1 (lambda, omega, s0, s11, s10, s9, s8, s7, s6, s5, s4, s3, s2, s1, D0, D2, count, phase[0], phase[12], berl_enable, clk, clrn); + rsdec_chien x2 (error, alpha, lambda, omega, D1, DI, chien_search, chien_load, shorten, clk, clrn); + inverse x3 (DI, D); + + always @ (posedge clk)// or negedge clrn) + begin + if (~clrn) + begin + syn_enable <= 0; + syn_shift <= 0; + berl_enable <= 0; + chien_search <= 1; + chien_load <= 0; + length0 <= 0; + length2 <= 31 - k; + count <= -1; + phase <= 1; + u <= 0; + shorten <= 1; + syn_init <= 0; + end + else + begin + if (enable & ~syn_enable & ~syn_shift) + begin + syn_enable <= 1; + syn_init <= 1; + end + else if (syn_enable) + begin + length0 <= length1; + syn_init <= 0; + if (length1 == k) + begin + syn_enable <= 0; + syn_shift <= 1; + berl_enable <= 1; + end + end + else if (berl_enable & with_error) + begin + if (phase[0]) + begin + count <= count + 1; + if (count == 11) + begin + syn_shift <= 0; + length0 <= 0; + chien_load <= 1; + length2 <= length0; + end + end + phase <= {phase[11:0], phase[12]}; + end + else if (berl_enable & ~with_error) + if (&count) + begin + syn_shift <= 0; + length0 <= 0; + berl_enable <= 0; + end + else + phase <= {phase[11:0], phase[12]}; + else if (chien_load & phase[12]) + begin + berl_enable <= 0; + chien_load <= 0; + chien_search <= 1; + count <= -1; + phase <= 1; + end + else if (chien_search) + begin + length2 <= length3; + if (length3 == 0) + chien_search <= 0; + end + else if (enable) u <= x; + else if (shorten == 1 && length2 == 0) + shorten <= 0; + end + end + +// always @ (chien_search or D0 or D1) +// if (chien_search) D = D1; +// else D = D0; + assign D = chien_search ? D1 : D0; + +// always @ (DI or alpha or chien_load) +// if (chien_load) D2 = alpha; +// else D2 = DI; + assign D2 = chien_load ? alpha : DI; + + assign length1 = length0 + 1; + assign length3 = length2 - 1; +// always @ (syn_shift or s0 or s1 or s2 or s3 or s4 or s5 or s6 or s7 or s8 or s9 or s10 or s11) +// if (syn_shift && (s0 | s1 | s2 | s3 | s4 | s5 | s6 | s7 | s8 | s9 | s10 | s11)!= 0) +// with_error = 1; +// else with_error = 0; +wire temp; + assign temp = syn_shift && (s0 | s1 | s2 | s3 | s4 | s5 | s6 | s7 | s8 | s9 | s10 | s11); + assign with_error = temp != 0 ? 1'b1 : 1'b0; + +endmodule + +// ------------------------------------------------------------------------- +//The inverse lookup table for Galois field +//Copyright (C) Tue Apr 2 17:21:59 2002 +//by Ming-Han Lei(hendrik@humanistic.org) +// +//This program is free software; you can redistribute it and/or +//modify it under the terms of the GNU Lesser General Public License +//as published by the Free Software Foundation; either version 2 +//of the License, or (at your option) any later version. +// +//This program is distributed in the hope that it will be useful, +//but WITHOUT ANY WARRANTY; without even the implied warranty of +//MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +//GNU Lesser General Public License for more details. +// +//You should have received a copy of the GNU Lesser General Public License +//along with this program; if not, write to the Free Software +//Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. +// -------------------------------------------------------------------------- + +module inverse(y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + case (x) // synopsys full_case parallel_case + 1: y = 1; // 0 -> 31 + 2: y = 18; // 1 -> 30 + 4: y = 9; // 2 -> 29 + 8: y = 22; // 3 -> 28 + 16: y = 11; // 4 -> 27 + 5: y = 23; // 5 -> 26 + 10: y = 25; // 6 -> 25 + 20: y = 30; // 7 -> 24 + 13: y = 15; // 8 -> 23 + 26: y = 21; // 9 -> 22 + 17: y = 24; // 10 -> 21 + 7: y = 12; // 11 -> 20 + 14: y = 6; // 12 -> 19 + 28: y = 3; // 13 -> 18 + 29: y = 19; // 14 -> 17 + 31: y = 27; // 15 -> 16 + 27: y = 31; // 16 -> 15 + 19: y = 29; // 17 -> 14 + 3: y = 28; // 18 -> 13 + 6: y = 14; // 19 -> 12 + 12: y = 7; // 20 -> 11 + 24: y = 17; // 21 -> 10 + 21: y = 26; // 22 -> 9 + 15: y = 13; // 23 -> 8 + 30: y = 20; // 24 -> 7 + 25: y = 10; // 25 -> 6 + 23: y = 5; // 26 -> 5 + 11: y = 16; // 27 -> 4 + 22: y = 8; // 28 -> 3 + 9: y = 4; // 29 -> 2 + 18: y = 2; // 30 -> 1 + endcase +endmodule + +// ------------------------------------------------------------------------- +//Berlekamp circuit for Reed-Solomon decoder +//Copyright (C) Tue Apr 2 17:21:42 2002 +//by Ming-Han Lei(hendrik@humanistic.org) +// +//This program is free software; you can redistribute it and/or +//modify it under the terms of the GNU Lesser General Public License +//as published by the Free Software Foundation; either version 2 +//of the License, or (at your option) any later version. +// +//This program is distributed in the hope that it will be useful, +//but WITHOUT ANY WARRANTY; without even the implied warranty of +//MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +//GNU Lesser General Public License for more details. +// +//You should have received a copy of the GNU Lesser General Public License +//along with this program; if not, write to the Free Software +//Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. +// -------------------------------------------------------------------------- + +module rsdec_berl (lambda_out, omega_out, syndrome0, syndrome1, syndrome2, syndrome3, syndrome4, syndrome5, syndrome6, syndrome7, syndrome8, syndrome9, syndrome10, syndrome11, + D, DI, count, phase0, phase12, enable, clk, clrn); + input clk, clrn, enable, phase0, phase12; + input [4:0] syndrome0; + input [4:0] syndrome1; + input [4:0] syndrome2; + input [4:0] syndrome3; + input [4:0] syndrome4; + input [4:0] syndrome5; + input [4:0] syndrome6; + input [4:0] syndrome7; + input [4:0] syndrome8; + input [4:0] syndrome9; + input [4:0] syndrome10; + input [4:0] syndrome11; + input [4:0] DI; + input [3:0] count; + output [4:0] lambda_out; + output [4:0] omega_out; + reg [4:0] lambda_out; + reg [4:0] omega_out; + output [4:0] D; + reg [4:0] D; + + reg init, delta; + reg [2:0] L; + reg [4:0] lambda0; + reg [4:0] lambda1; + reg [4:0] lambda2; + reg [4:0] lambda3; + reg [4:0] lambda4; + reg [4:0] lambda5; + reg [4:0] lambda6; + reg [4:0] lambda7; + reg [4:0] lambda8; + reg [4:0] lambda9; + reg [4:0] lambda10; + reg [4:0] lambda11; + reg [4:0] B0; + reg [4:0] B1; + reg [4:0] B2; + reg [4:0] B3; + reg [4:0] B4; + reg [4:0] B5; + reg [4:0] B6; + reg [4:0] B7; + reg [4:0] B8; + reg [4:0] B9; + reg [4:0] B10; + reg [4:0] omega0; + reg [4:0] omega1; + reg [4:0] omega2; + reg [4:0] omega3; + reg [4:0] omega4; + reg [4:0] omega5; + reg [4:0] omega6; + reg [4:0] omega7; + reg [4:0] omega8; + reg [4:0] omega9; + reg [4:0] omega10; + reg [4:0] omega11; + reg [4:0] A0; + reg [4:0] A1; + reg [4:0] A2; + reg [4:0] A3; + reg [4:0] A4; + reg [4:0] A5; + reg [4:0] A6; + reg [4:0] A7; + reg [4:0] A8; + reg [4:0] A9; + reg [4:0] A10; + + wire [4:0] tmp0; + wire [4:0] tmp1; + wire [4:0] tmp2; + wire [4:0] tmp3; + wire [4:0] tmp4; + wire [4:0] tmp5; + wire [4:0] tmp6; + wire [4:0] tmp7; + wire [4:0] tmp8; + wire [4:0] tmp9; + wire [4:0] tmp10; + wire [4:0] tmp11; + + always @ (tmp1) lambda_out = tmp1; + always @ (tmp3) omega_out = tmp3; + + always @ (L or D or count) + // delta = (D != 0 && 2*L <= i); + if (D != 0 && count >= {L, 1'b0}) delta = 1; + else delta = 0; + + rsdec_berl_multiply x0 (tmp0, B10, D, lambda0, syndrome0, phase0); + rsdec_berl_multiply x1 (tmp1, lambda11, DI, lambda1, syndrome1, phase0); + rsdec_berl_multiply x2 (tmp2, A10, D, lambda2, syndrome2, phase0); + rsdec_berl_multiply x3 (tmp3, omega11, DI, lambda3, syndrome3, phase0); + multiply x4 (tmp4, lambda4, syndrome4); + multiply x5 (tmp5, lambda5, syndrome5); + multiply x6 (tmp6, lambda6, syndrome6); + multiply x7 (tmp7, lambda7, syndrome7); + multiply x8 (tmp8, lambda8, syndrome8); + multiply x9 (tmp9, lambda9, syndrome9); + multiply x10 (tmp10, lambda10, syndrome10); + multiply x11 (tmp11, lambda11, syndrome11); + + always @ (posedge clk)// or negedge clrn) + begin + // for (j = t-1; j >=0; j--) + // if (j != 0) lambda[j] += D * B[j-1]; +/* if (~clrn) + begin + lambda0 <= 0; + lambda1 <= 0; + lambda2 <= 0; + lambda3 <= 0; + lambda4 <= 0; + lambda5 <= 0; + lambda6 <= 0; + lambda7 <= 0; + lambda8 <= 0; + lambda9 <= 0; + lambda10 <= 0; + lambda11 <= 0; + B0 <= 0; + B1 <= 0; + B2 <= 0; + B3 <= 0; + B4 <= 0; + B5 <= 0; + B6 <= 0; + B7 <= 0; + B8 <= 0; + B9 <= 0; + B10 <= 0; + omega0 <= 0; + omega1 <= 0; + omega2 <= 0; + omega3 <= 0; + omega4 <= 0; + omega5 <= 0; + omega6 <= 0; + omega7 <= 0; + omega8 <= 0; + omega9 <= 0; + omega10 <= 0; + omega11 <= 0; + A0 <= 0; + A1 <= 0; + A2 <= 0; + A3 <= 0; + A4 <= 0; + A5 <= 0; + A6 <= 0; + A7 <= 0; + A8 <= 0; + A9 <= 0; + A10 <= 0; +// for (j = 0; j < 12; j = j + 1) lambda[j] <= 0; +// for (j = 0; j < 11; j = j + 1) B[j] <= 0; +// for (j = 0; j < 12; j = j + 1) omega[j] <= 0; +// for (j = 0; j < 11; j = j + 1) A[j] <= 0; + end + else*/ if (~enable) + begin + lambda0 <= 1; + lambda1 <= 0; + lambda2 <= 0; + lambda3 <= 0; + lambda4 <= 0; + lambda5 <= 0; + lambda6 <= 0; + lambda7 <= 0; + lambda8 <= 0; + lambda9 <= 0; + lambda10 <= 0; + lambda11 <= 0; + //for (j = 1; j < 12; j = j +1) lambda[j] <= 0; + B0 <= 1; + B1 <= 0; + B2 <= 0; + B3 <= 0; + B4 <= 0; + B5 <= 0; + B6 <= 0; + B7 <= 0; + B8 <= 0; + B9 <= 0; + B10 <= 0; + //for (j = 1; j < 11; j = j +1) B[j] <= 0; + omega0 <= 1; + omega1 <= 0; + omega2 <= 0; + omega3 <= 0; + omega4 <= 0; + omega5 <= 0; + omega6 <= 0; + omega7 <= 0; + omega8 <= 0; + omega9 <= 0; + omega10 <= 0; + omega11 <= 0; + //for (j = 1; j < 12; j = j +1) omega[j] <= 0; + A0 <= 0; + A1 <= 0; + A2 <= 0; + A3 <= 0; + A4 <= 0; + A5 <= 0; + A6 <= 0; + A7 <= 0; + A8 <= 0; + A9 <= 0; + A10 <= 0; + //for (j = 0; j < 11; j = j + 1) A[j] <= 0; + end + else + begin + if (~phase0) + begin + if (~phase12) lambda0 <= lambda11 ^ tmp0; + else lambda0 <= lambda11; + //for (j = 1; j < 12; j = j + 1) + //lambda[j] <= lambda[j-1]; + lambda1 <= lambda0; + lambda2 <= lambda1; + lambda3 <= lambda2; + lambda4 <= lambda3; + lambda5 <= lambda4; + lambda6 <= lambda5; + lambda7 <= lambda6; + lambda8 <= lambda7; + lambda9 <= lambda8; + lambda10 <= lambda9; + lambda11 <= lambda10; +// end + + // for (j = t-1; j >=0; j--) + // if (delta) B[j] = lambda[j] *DI; + // else if (j != 0) B[j] = B[j-1]; + // else B[j] = 0; +// if (~phase0) +// begin + if (delta) B0 <= tmp1; + else if (~phase12) B0 <= B10; + else B0 <= 0; + //for (j = 1; j < 11; j = j + 1) + // B[j] <= B[j-1]; + B1 <= B0; + B2 <= B1; + B3 <= B2; + B4 <= B3; + B5 <= B4; + B6 <= B5; + B7 <= B6; + B8 <= B7; + B9 <= B8; + B10 <= B9; +// end + + // for (j = t-1; j >=0; j--) + // if (j != 0) omega[j] += D * A[j-1]; +// if (~phase0) +// begin + if (~phase12) omega0 <= omega11 ^ tmp2; + else omega0 <= omega11; + //for (j = 1; j < 12; j = j + 1) + // omega[j] <= omega[j-1]; + omega1 <= omega0; + omega2 <= omega1; + omega3 <= omega2; + omega4 <= omega3; + omega5 <= omega4; + omega6 <= omega5; + omega7 <= omega6; + omega8 <= omega7; + omega9 <= omega8; + omega10 <= omega9; + omega11 <= omega10; +// end + + // for (j = t-1; j >=0; j--) + // if (delta) A[j] = omega[j] *DI; + // else if (j != 0) A[j] = A[j-1]; + // else A[j] = 0; +// if (~phase0) +// begin + if (delta) A0 <= tmp3; + else if (~phase12) A0 <= A10; + //for (j = 1; j < 11; j = j + 1) + // A[j] <= A[j-1]; + A1 <= A0; + A2 <= A1; + A3 <= A2; + A4 <= A3; + A5 <= A4; + A6 <= A5; + A7 <= A6; + A8 <= A7; + A9 <= A8; + A10 <= A9; +// end + end + end + end + + always @ (posedge clk)// or negedge clrn) + begin + if (~clrn) + begin + L <= 0; + D <= 0; + end + else + begin + // if (delta) L = i - L + 1; + if ((phase0 & delta) && (count != -1)) L <= count - L + 1; + //for (D = j = 0; j < t; j = j + 1) + // D += lambda[j] * syndrome[t-j-1]; + if (phase0) + D <= tmp0 ^ tmp1 ^ tmp2 ^ tmp3 ^ tmp4 ^ tmp5 ^ tmp6 ^ tmp7 ^ tmp8 ^ tmp9 ^ tmp10 ^ tmp11; + end + end + +endmodule + + +module rsdec_berl_multiply (y, a, b, c, d, e); + input [4:0] a, b, c, d; + input e; + output [4:0] y; + wire [4:0] y; + reg [4:0] p, q; + + always @ (a or c or e) + if (e) p = c; + else p = a; + always @ (b or d or e) + if (e) q = d; + else q = b; + + multiply x0 (y, p, q); + +endmodule + +module multiply (y, a, b); + input [4:0] a, b; + output [4:0] y; + reg [9:0] tempy; + wire [4:0] y; + + assign y = tempy[4:0]; + + always @(a or b) + begin + tempy = a * b; + end +/* + always @ (a or b) + begin + y[0] = (a[0] & b[0]) ^ (a[1] & b[4]) ^ (a[2] & b[3]) ^ (a[3] & b[2]) ^ (a[4] & b[1]) ^ (a[4] & b[4]); + y[1] = (a[0] & b[1]) ^ (a[1] & b[0]) ^ (a[2] & b[4]) ^ (a[3] & b[3]) ^ (a[4] & b[2]); + y[2] = (a[0] & b[2]) ^ (a[1] & b[1]) ^ (a[1] & b[4]) ^ (a[2] & b[0]) ^ (a[2] & b[3]) ^ (a[3] & b[2]) ^ (a[3] & b[4]) ^ (a[4] & b[1]) ^ (a[4] & b[3]) ^ (a[4] & b[4]); + y[3] = (a[0] & b[3]) ^ (a[1] & b[2]) ^ (a[2] & b[1]) ^ (a[2] & b[4]) ^ (a[3] & b[0]) ^ (a[3] & b[3]) ^ (a[4] & b[2]) ^ (a[4] & b[4]); + y[4] = (a[0] & b[4]) ^ (a[1] & b[3]) ^ (a[2] & b[2]) ^ (a[3] & b[1]) ^ (a[3] & b[4]) ^ (a[4] & b[0]) ^ (a[4] & b[3]); + endi +*/ +endmodule + +// ------------------------------------------------------------------------- +//Chien-Forney search circuit for Reed-Solomon decoder +//Copyright (C) Tue Apr 2 17:21:51 2002 +//by Ming-Han Lei(hendrik@humanistic.org) +// +//This program is free software; you can redistribute it and/or +//modify it under the terms of the GNU Lesser General Public License +//as published by the Free Software Foundation; either version 2 +//of the License, or (at your option) any later version. +// +//This program is distributed in the hope that it will be useful, +//but WITHOUT ANY WARRANTY; without even the implied warranty of +//MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +//GNU Lesser General Public License for more details. +// +//You should have received a copy of the GNU Lesser General Public License +//along with this program; if not, write to the Free Software +//Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. +// -------------------------------------------------------------------------- + +module rsdec_chien_scale0 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[0]; + y[1] = x[1]; + y[2] = x[2]; + y[3] = x[3]; + y[4] = x[4]; + end +endmodule + +module rsdec_chien_scale1 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[4]; + y[1] = x[0]; + y[2] = x[1] ^ x[4]; + y[3] = x[2]; + y[4] = x[3]; + end +endmodule + +module rsdec_chien_scale2 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[3]; + y[1] = x[4]; + y[2] = x[0] ^ x[3]; + y[3] = x[1] ^ x[4]; + y[4] = x[2]; + end +endmodule + +module rsdec_chien_scale3 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[2]; + y[1] = x[3]; + y[2] = x[2] ^ x[4]; + y[3] = x[0] ^ x[3]; + y[4] = x[1] ^ x[4]; + end +endmodule + +module rsdec_chien_scale4 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[1] ^ x[4]; + y[1] = x[2]; + y[2] = x[1] ^ x[3] ^ x[4]; + y[3] = x[2] ^ x[4]; + y[4] = x[0] ^ x[3]; + end +endmodule + +module rsdec_chien_scale5 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[0] ^ x[3]; + y[1] = x[1] ^ x[4]; + y[2] = x[0] ^ x[2] ^ x[3]; + y[3] = x[1] ^ x[3] ^ x[4]; + y[4] = x[2] ^ x[4]; + end +endmodule + +module rsdec_chien_scale6 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[2] ^ x[4]; + y[1] = x[0] ^ x[3]; + y[2] = x[1] ^ x[2]; + y[3] = x[0] ^ x[2] ^ x[3]; + y[4] = x[1] ^ x[3] ^ x[4]; + end +endmodule + +module rsdec_chien_scale7 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[1] ^ x[3] ^ x[4]; + y[1] = x[2] ^ x[4]; + y[2] = x[0] ^ x[1] ^ x[4]; + y[3] = x[1] ^ x[2]; + y[4] = x[0] ^ x[2] ^ x[3]; + end +endmodule + +module rsdec_chien_scale8 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[0] ^ x[2] ^ x[3]; + y[1] = x[1] ^ x[3] ^ x[4]; + y[2] = x[0] ^ x[3] ^ x[4]; + y[3] = x[0] ^ x[1] ^ x[4]; + y[4] = x[1] ^ x[2]; + end +endmodule + +module rsdec_chien_scale9 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[1] ^ x[2]; + y[1] = x[0] ^ x[2] ^ x[3]; + y[2] = x[2] ^ x[3] ^ x[4]; + y[3] = x[0] ^ x[3] ^ x[4]; + y[4] = x[0] ^ x[1] ^ x[4]; + end +endmodule + +module rsdec_chien_scale10 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[0] ^ x[1] ^ x[4]; + y[1] = x[1] ^ x[2]; + y[2] = x[1] ^ x[2] ^ x[3] ^ x[4]; + y[3] = x[2] ^ x[3] ^ x[4]; + y[4] = x[0] ^ x[3] ^ x[4]; + end +endmodule + +module rsdec_chien_scale11 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + + always @ (x) + begin + y[0] = x[0] ^ x[3] ^ x[4]; + y[1] = x[0] ^ x[1] ^ x[4]; + y[2] = x[0] ^ x[1] ^ x[2] ^ x[3] ^ x[4]; + y[3] = x[1] ^ x[2] ^ x[3] ^ x[4]; + y[4] = x[2] ^ x[3] ^ x[4]; + end +endmodule + +module rsdec_chien (error, alpha, lambda, omega, even, D, search, load, shorten, clk, clrn); + input clk, clrn, load, search, shorten; + input [4:0] D; + input [4:0] lambda; + input [4:0] omega; + output [4:0] even, error; + output [4:0] alpha; + reg [4:0] even, error; + reg [4:0] alpha; + + wire [4:0] scale0; + wire [4:0] scale1; + wire [4:0] scale2; + wire [4:0] scale3; + wire [4:0] scale4; + wire [4:0] scale5; + wire [4:0] scale6; + wire [4:0] scale7; + wire [4:0] scale8; + wire [4:0] scale9; + wire [4:0] scale10; + wire [4:0] scale11; + wire [4:0] scale12; + wire [4:0] scale13; + wire [4:0] scale14; + wire [4:0] scale15; + wire [4:0] scale16; + wire [4:0] scale17; + wire [4:0] scale18; + wire [4:0] scale19; + wire [4:0] scale20; + wire [4:0] scale21; + wire [4:0] scale22; + wire [4:0] scale23; + reg [4:0] data0; + reg [4:0] data1; + reg [4:0] data2; + reg [4:0] data3; + reg [4:0] data4; + reg [4:0] data5; + reg [4:0] data6; + reg [4:0] data7; + reg [4:0] data8; + reg [4:0] data9; + reg [4:0] data10; + reg [4:0] data11; + reg [4:0] a0; + reg [4:0] a1; + reg [4:0] a2; + reg [4:0] a3; + reg [4:0] a4; + reg [4:0] a5; + reg [4:0] a6; + reg [4:0] a7; + reg [4:0] a8; + reg [4:0] a9; + reg [4:0] a10; + reg [4:0] a11; + reg [4:0] l0; + reg [4:0] l1; + reg [4:0] l2; + reg [4:0] l3; + reg [4:0] l4; + reg [4:0] l5; + reg [4:0] l6; + reg [4:0] l7; + reg [4:0] l8; + reg [4:0] l9; + reg [4:0] l10; + reg [4:0] l11; + reg [4:0] o0; + reg [4:0] o1; + reg [4:0] o2; + reg [4:0] o3; + reg [4:0] o4; + reg [4:0] o5; + reg [4:0] o6; + reg [4:0] o7; + reg [4:0] o8; + reg [4:0] o9; + reg [4:0] o10; + reg [4:0] o11; + reg [4:0] odd, numerator; + wire [4:0] tmp; + + rsdec_chien_scale0 x0 (scale0, data0); + rsdec_chien_scale1 x1 (scale1, data1); + rsdec_chien_scale2 x2 (scale2, data2); + rsdec_chien_scale3 x3 (scale3, data3); + rsdec_chien_scale4 x4 (scale4, data4); + rsdec_chien_scale5 x5 (scale5, data5); + rsdec_chien_scale6 x6 (scale6, data6); + rsdec_chien_scale7 x7 (scale7, data7); + rsdec_chien_scale8 x8 (scale8, data8); + rsdec_chien_scale9 x9 (scale9, data9); + rsdec_chien_scale10 x10 (scale10, data10); + rsdec_chien_scale11 x11 (scale11, data11); + rsdec_chien_scale0 x12 (scale12, o0); + rsdec_chien_scale1 x13 (scale13, o1); + rsdec_chien_scale2 x14 (scale14, o2); + rsdec_chien_scale3 x15 (scale15, o3); + rsdec_chien_scale4 x16 (scale16, o4); + rsdec_chien_scale5 x17 (scale17, o5); + rsdec_chien_scale6 x18 (scale18, o6); + rsdec_chien_scale7 x19 (scale19, o7); + rsdec_chien_scale8 x20 (scale20, o8); + rsdec_chien_scale9 x21 (scale21, o9); + rsdec_chien_scale10 x22 (scale22, o10); + rsdec_chien_scale11 x23 (scale23, o11); + + always @ (shorten or a0 or l0) + if (shorten) data0 = a0; + else data0 = l0; + + always @ (shorten or a1 or l1) + if (shorten) data1 = a1; + else data1 = l1; + + always @ (shorten or a2 or l2) + if (shorten) data2 = a2; + else data2 = l2; + + always @ (shorten or a3 or l3) + if (shorten) data3 = a3; + else data3 = l3; + + always @ (shorten or a4 or l4) + if (shorten) data4 = a4; + else data4 = l4; + + always @ (shorten or a5 or l5) + if (shorten) data5 = a5; + else data5 = l5; + + always @ (shorten or a6 or l6) + if (shorten) data6 = a6; + else data6 = l6; + + always @ (shorten or a7 or l7) + if (shorten) data7 = a7; + else data7 = l7; + + always @ (shorten or a8 or l8) + if (shorten) data8 = a8; + else data8 = l8; + + always @ (shorten or a9 or l9) + if (shorten) data9 = a9; + else data9 = l9; + + always @ (shorten or a10 or l10) + if (shorten) data10 = a10; + else data10 = l10; + + always @ (shorten or a11 or l11) + if (shorten) data11 = a11; + else data11 = l11; + + always @ (posedge clk)// or negedge clrn) + begin + if (~clrn) + begin + l0 <= 0; + l1 <= 0; + l2 <= 0; + l3 <= 0; + l4 <= 0; + l5 <= 0; + l6 <= 0; + l7 <= 0; + l8 <= 0; + l9 <= 0; + l10 <= 0; + l11 <= 0; + o0 <= 0; + o1 <= 0; + o2 <= 0; + o3 <= 0; + o4 <= 0; + o5 <= 0; + o6 <= 0; + o7 <= 0; + o8 <= 0; + o9 <= 0; + o10 <= 0; + o11 <= 0; + a0 <= 1; + a1 <= 1; + a2 <= 1; + a3 <= 1; + a4 <= 1; + a5 <= 1; + a6 <= 1; + a7 <= 1; + a8 <= 1; + a9 <= 1; + a10 <= 1; + a11 <= 1; + end + else if (shorten) + begin + a0 <= scale0; + a1 <= scale1; + a2 <= scale2; + a3 <= scale3; + a4 <= scale4; + a5 <= scale5; + a6 <= scale6; + a7 <= scale7; + a8 <= scale8; + a9 <= scale9; + a10 <= scale10; + a11 <= scale11; + end + else if (search) + begin + l0 <= scale0; + l1 <= scale1; + l2 <= scale2; + l3 <= scale3; + l4 <= scale4; + l5 <= scale5; + l6 <= scale6; + l7 <= scale7; + l8 <= scale8; + l9 <= scale9; + l10 <= scale10; + l11 <= scale11; + o0 <= scale12; + o1 <= scale13; + o2 <= scale14; + o3 <= scale15; + o4 <= scale16; + o5 <= scale17; + o6 <= scale18; + o7 <= scale19; + o8 <= scale20; + o9 <= scale21; + o10 <= scale22; + o11 <= scale23; + end + else if (load) + begin + l0 <= lambda; + l1 <= l0; + l2 <= l1; + l3 <= l2; + l4 <= l3; + l5 <= l4; + l6 <= l5; + l7 <= l6; + l8 <= l7; + l9 <= l8; + l10 <= l9; + l11 <= l10; + o0 <= omega; + o1 <= o0; + o2 <= o1; + o3 <= o2; + o4 <= o3; + o5 <= o4; + o6 <= o5; + o7 <= o6; + o8 <= o7; + o9 <= o8; + o10 <= o9; + o11 <= o10; + a0 <= a11; + a1 <= a0; + a2 <= a1; + a3 <= a2; + a4 <= a3; + a5 <= a4; + a6 <= a5; + a7 <= a6; + a8 <= a7; + a9 <= a8; + a10 <= a9; + a11 <= a10; + end + end + + always @ (l0 or l2 or l4 or l6 or l8 or l10) + even = l0 ^ l2 ^ l4 ^ l6 ^ l8 ^ l10; + + always @ (l1 or l3 or l5 or l7 or l9 or l11) + odd = l1 ^ l3 ^ l5 ^ l7 ^ l9 ^ l11; + + always @ (o0 or o1 or o2 or o3 or o4 or o5 or o6 or o7 or o8 or o9 or o10 or o11) + numerator = o0 ^ o1 ^ o2 ^ o3 ^ o4 ^ o5 ^ o6 ^ o7 ^ o8 ^ o9 ^ o10 ^ o11; + + multiply m0 (tmp, numerator, D); + + always @ (even or odd or tmp) + if (even == odd) error = tmp; + else error = 0; + + always @ (a11) alpha = a11; + +endmodule + +// ------------------------------------------------------------------------- +//Syndrome generator circuit in Reed-Solomon Decoder +//Copyright (C) Tue Apr 2 17:22:07 2002 +//by Ming-Han Lei(hendrik@humanistic.org) +// +//This program is free software; you can redistribute it and/or +//modify it under the terms of the GNU Lesser General Public License +//as published by the Free Software Foundation; either version 2 +//of the License, or (at your option) any later version. +// +//This program is distributed in the hope that it will be useful, +//but WITHOUT ANY WARRANTY; without even the implied warranty of +//MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +//GNU General Public License for more details. +// +//You should have received a copy of the GNU Lesser General Public License +//along with this program; if not, write to the Free Software +//Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. +// -------------------------------------------------------------------------- + +module rsdec_syn_m0 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[4]; + y[1] = x[0]; + y[2] = x[1] ^ x[4]; + y[3] = x[2]; + y[4] = x[3]; + end +endmodule + +module rsdec_syn_m1 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[3]; + y[1] = x[4]; + y[2] = x[0] ^ x[3]; + y[3] = x[1] ^ x[4]; + y[4] = x[2]; + end +endmodule + +module rsdec_syn_m2 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[2]; + y[1] = x[3]; + y[2] = x[2] ^ x[4]; + y[3] = x[0] ^ x[3]; + y[4] = x[1] ^ x[4]; + end +endmodule + +module rsdec_syn_m3 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[1] ^ x[4]; + y[1] = x[2]; + y[2] = x[1] ^ x[3] ^ x[4]; + y[3] = x[2] ^ x[4]; + y[4] = x[0] ^ x[3]; + end +endmodule + +module rsdec_syn_m4 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[0] ^ x[3]; + y[1] = x[1] ^ x[4]; + y[2] = x[0] ^ x[2] ^ x[3]; + y[3] = x[1] ^ x[3] ^ x[4]; + y[4] = x[2] ^ x[4]; + end +endmodule + +module rsdec_syn_m5 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[2] ^ x[4]; + y[1] = x[0] ^ x[3]; + y[2] = x[1] ^ x[2]; + y[3] = x[0] ^ x[2] ^ x[3]; + y[4] = x[1] ^ x[3] ^ x[4]; + end +endmodule + +module rsdec_syn_m6 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[1] ^ x[3] ^ x[4]; + y[1] = x[2] ^ x[4]; + y[2] = x[0] ^ x[1] ^ x[4]; + y[3] = x[1] ^ x[2]; + y[4] = x[0] ^ x[2] ^ x[3]; + end +endmodule + +module rsdec_syn_m7 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[0] ^ x[2] ^ x[3]; + y[1] = x[1] ^ x[3] ^ x[4]; + y[2] = x[0] ^ x[3] ^ x[4]; + y[3] = x[0] ^ x[1] ^ x[4]; + y[4] = x[1] ^ x[2]; + end +endmodule + +module rsdec_syn_m8 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[1] ^ x[2]; + y[1] = x[0] ^ x[2] ^ x[3]; + y[2] = x[2] ^ x[3] ^ x[4]; + y[3] = x[0] ^ x[3] ^ x[4]; + y[4] = x[0] ^ x[1] ^ x[4]; + end +endmodule + +module rsdec_syn_m9 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[0] ^ x[1] ^ x[4]; + y[1] = x[1] ^ x[2]; + y[2] = x[1] ^ x[2] ^ x[3] ^ x[4]; + y[3] = x[2] ^ x[3] ^ x[4]; + y[4] = x[0] ^ x[3] ^ x[4]; + end +endmodule + +module rsdec_syn_m10 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[0] ^ x[3] ^ x[4]; + y[1] = x[0] ^ x[1] ^ x[4]; + y[2] = x[0] ^ x[1] ^ x[2] ^ x[3] ^ x[4]; + y[3] = x[1] ^ x[2] ^ x[3] ^ x[4]; + y[4] = x[2] ^ x[3] ^ x[4]; + end +endmodule + +module rsdec_syn_m11 (y, x); + input [4:0] x; + output [4:0] y; + reg [4:0] y; + always @ (x) + begin + y[0] = x[2] ^ x[3] ^ x[4]; + y[1] = x[0] ^ x[3] ^ x[4]; + y[2] = x[0] ^ x[1] ^ x[2] ^ x[3]; + y[3] = x[0] ^ x[1] ^ x[2] ^ x[3] ^ x[4]; + y[4] = x[1] ^ x[2] ^ x[3] ^ x[4]; + end +endmodule + +module rsdec_syn (y0, y1, y2, y3, y4, y5, y6, y7, y8, y9, y10, y11, u, enable, shift, init, clk, clrn); + input [4:0] u; + input clk, clrn, shift, init, enable; + output [4:0] y0; + output [4:0] y1; + output [4:0] y2; + output [4:0] y3; + output [4:0] y4; + output [4:0] y5; + output [4:0] y6; + output [4:0] y7; + output [4:0] y8; + output [4:0] y9; + output [4:0] y10; + output [4:0] y11; + reg [4:0] y0; + reg [4:0] y1; + reg [4:0] y2; + reg [4:0] y3; + reg [4:0] y4; + reg [4:0] y5; + reg [4:0] y6; + reg [4:0] y7; + reg [4:0] y8; + reg [4:0] y9; + reg [4:0] y10; + reg [4:0] y11; + + wire [4:0] scale0; + wire [4:0] scale1; + wire [4:0] scale2; + wire [4:0] scale3; + wire [4:0] scale4; + wire [4:0] scale5; + wire [4:0] scale6; + wire [4:0] scale7; + wire [4:0] scale8; + wire [4:0] scale9; + wire [4:0] scale10; + wire [4:0] scale11; + + rsdec_syn_m0 m0 (scale0, y0); + rsdec_syn_m1 m1 (scale1, y1); + rsdec_syn_m2 m2 (scale2, y2); + rsdec_syn_m3 m3 (scale3, y3); + rsdec_syn_m4 m4 (scale4, y4); + rsdec_syn_m5 m5 (scale5, y5); + rsdec_syn_m6 m6 (scale6, y6); + rsdec_syn_m7 m7 (scale7, y7); + rsdec_syn_m8 m8 (scale8, y8); + rsdec_syn_m9 m9 (scale9, y9); + rsdec_syn_m10 m10 (scale10, y10); + rsdec_syn_m11 m11 (scale11, y11); + + always @ (posedge clk)// or negedge clrn) + begin + if (~clrn) + begin + y0 <= 0; + y1 <= 0; + y2 <= 0; + y3 <= 0; + y4 <= 0; + y5 <= 0; + y6 <= 0; + y7 <= 0; + y8 <= 0; + y9 <= 0; + y10 <= 0; + y11 <= 0; + end + else if (init) + begin + y0 <= u; + y1 <= u; + y2 <= u; + y3 <= u; + y4 <= u; + y5 <= u; + y6 <= u; + y7 <= u; + y8 <= u; + y9 <= u; + y10 <= u; + y11 <= u; + end + else if (enable) + begin + y0 <= scale0 ^ u; + y1 <= scale1 ^ u; + y2 <= scale2 ^ u; + y3 <= scale3 ^ u; + y4 <= scale4 ^ u; + y5 <= scale5 ^ u; + y6 <= scale6 ^ u; + y7 <= scale7 ^ u; + y8 <= scale8 ^ u; + y9 <= scale9 ^ u; + y10 <= scale10 ^ u; + y11 <= scale11 ^ u; + end + else if (shift) + begin + y0 <= y1; + y1 <= y2; + y2 <= y3; + y3 <= y4; + y4 <= y5; + y5 <= y6; + y6 <= y7; + y7 <= y8; + y8 <= y9; + y9 <= y10; + y10 <= y11; + y11 <= y0; + end + end + +endmodule + diff --git a/BENCHMARK/sdc_controller/rtl/bistable_domain_cross.v b/BENCHMARK/sdc_controller/rtl/bistable_domain_cross.v new file mode 100644 index 00000000..b0c0be4a --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/bistable_domain_cross.v @@ -0,0 +1,75 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE SD Card Controller IP Core //// +//// //// +//// bistable_domain_cross.v //// +//// //// +//// This file is part of the WISHBONE SD Card //// +//// Controller IP Core project //// +//// http://opencores.org/project,sd_card_controller //// +//// //// +//// Description //// +//// Clock synchronisation beetween two clock domains. //// +//// Assumption is that input signal duration has to be at least //// +//// one clk_b clock period. //// +//// //// +//// Author(s): //// +//// - Marek Czerski, ma.czerski@gmail.com //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Authors //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +module bistable_domain_cross( + rst, + clk_a, + in, + clk_b, + out +); +parameter width = 1; +input rst; +input clk_a; +input [width-1:0] in; +input clk_b; +output [width-1:0] out; + +// We use a two-stages shift-register to synchronize in to the clk_b clock domain +reg [width-1:0] sync_clk_b [1:0]; +always @(posedge clk_b or posedge rst) +begin + if (rst == 1) begin + sync_clk_b[0] <= 0; + sync_clk_b[1] <= 0; + end else begin + sync_clk_b[0] <= in; + sync_clk_b[1] <= sync_clk_b[0]; + end +end + +assign out = sync_clk_b[1]; // new signal synchronized to (=ready to be used in) clk_b domain + +endmodule diff --git a/BENCHMARK/sdc_controller/rtl/edge_detect.v b/BENCHMARK/sdc_controller/rtl/edge_detect.v new file mode 100644 index 00000000..99f14bec --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/edge_detect.v @@ -0,0 +1,64 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE SD Card Controller IP Core //// +//// //// +//// edge_detect.v //// +//// //// +//// This file is part of the WISHBONE SD Card //// +//// Controller IP Core project //// +//// http://opencores.org/project,sd_card_controller //// +//// //// +//// Description //// +//// Signal edge detection. If input signal transitions between //// +//// two states, output signal is generated for one clock cycle. //// +//// //// +//// Author(s): //// +//// - Marek Czerski, ma.czerski@gmail.com //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Authors //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +module edge_detect ( + input rst, + input clk, + input sig, + output rise, + output fall +); + +reg [1:0] sig_reg; + +always @(posedge clk or posedge rst) + if (rst == 1'b1) + sig_reg <= 2'b00; + else + sig_reg <= {sig_reg[0], sig}; + +assign rise = sig_reg[0] == 1'b1 && sig_reg[1] == 1'b0 ? 1'b1 : 1'b0; +assign fall = sig_reg[0] == 1'b0 && sig_reg[1] == 1'b1 ? 1'b1 : 1'b0; + +endmodule \ No newline at end of file diff --git a/BENCHMARK/sdc_controller/rtl/generic_dpram.v b/BENCHMARK/sdc_controller/rtl/generic_dpram.v new file mode 100644 index 00000000..02ff9b72 --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/generic_dpram.v @@ -0,0 +1,501 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// Generic Dual-Port Synchronous RAM //// +//// //// +//// This file is part of memory library available from //// +//// http://www.opencores.org/cvsweb.shtml/generic_memories/ //// +//// //// +//// Description //// +//// This block is a wrapper with common dual-port //// +//// synchronous memory interface for different //// +//// types of ASIC and FPGA RAMs. Beside universal memory //// +//// interface it also provides behavioral model of generic //// +//// dual-port synchronous RAM. //// +//// It also contains a fully synthesizeable model for FPGAs. //// +//// It should be used in all OPENCORES designs that want to be //// +//// portable accross different target technologies and //// +//// independent of target memory. //// +//// //// +//// Supported ASIC RAMs are: //// +//// - Artisan Dual-Port Sync RAM //// +//// - Avant! Two-Port Sync RAM (*) //// +//// - Virage 2-port Sync RAM //// +//// //// +//// Supported FPGA RAMs are: //// +//// - Generic FPGA (VENDOR_FPGA) //// +//// Tested RAMs: Altera, Xilinx //// +//// Synthesis tools: LeonardoSpectrum, Synplicity //// +//// - Xilinx (VENDOR_XILINX) //// +//// - Altera (VENDOR_ALTERA) //// +//// //// +//// To Do: //// +//// - fix Avant! //// +//// - add additional RAMs (VS etc) //// +//// //// +//// Author(s): //// +//// - Richard Herveille, richard@asics.ws //// +//// - Damjan Lampret, lampret@opencores.org //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2000 Authors and OPENCORES.ORG //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// +// +// CVS Revision History +// +// $Log: not supported by cvs2svn $ +// Revision 1.3 2001/11/09 00:34:18 samg +// minor changes: unified with all common rams +// +// Revision 1.2 2001/11/08 19:11:31 samg +// added valid checks to behvioral model +// +// Revision 1.1.1.1 2001/09/14 09:57:10 rherveille +// Major cleanup. +// Files are now compliant to Altera & Xilinx memories. +// Memories are now compatible, i.e. drop-in replacements. +// Added synthesizeable generic FPGA description. +// Created "generic_memories" cvs entry. +// +// Revision 1.1.1.2 2001/08/21 13:09:27 damjan +// *** empty log message *** +// +// Revision 1.1 2001/08/20 18:23:20 damjan +// Initial revision +// +// Revision 1.1 2001/08/09 13:39:33 lampret +// Major clean-up. +// +// Revision 1.2 2001/07/30 05:38:02 lampret +// Adding empty directories required by HDL coding guidelines +// +// + +//`include "timescale.v" + +`define VENDOR_FPGA +//`define VENDOR_XILINX +//`define VENDOR_ALTERA + +module generic_dpram( + // Generic synchronous dual-port RAM interface + rclk, rrst, rce, oe, raddr, do, + wclk, wrst, wce, we, waddr, di +); + + // + // Default address and data buses width + // + parameter aw = 5; // number of bits in address-bus + parameter dw = 16; // number of bits in data-bus + + // + // Generic synchronous double-port RAM interface + // + // read port + input rclk; // read clock, rising edge trigger + input rrst; // read port reset, active high + input rce; // read port chip enable, active high + input oe; // output enable, active high + input [aw-1:0] raddr; // read address + output [dw-1:0] do; // data output + + // write port + input wclk; // write clock, rising edge trigger + input wrst; // write port reset, active high + input wce; // write port chip enable, active high + input we; // write enable, active high + input [aw-1:0] waddr; // write address + input [dw-1:0] di; // data input + + // + // Module body + // + +`ifdef VENDOR_FPGA + // + // Instantiation synthesizeable FPGA memory + // + // This code has been tested using LeonardoSpectrum and Synplicity. + // The code correctly instantiates Altera EABs and Xilinx BlockRAMs. + // + reg [dw-1:0] mem [(1< timeout_reg) begin + int_status_reg[`INT_CMD_CTE] <= 1; + int_status_reg[`INT_CMD_EI] <= 1; + go_idle_o <= 1; + end + //Incoming New Status + else begin //if ( req_in_int == 1) begin + if (finish_i) begin //Data avaible + if (crc_check & !crc_ok_i) begin + int_status_reg[`INT_CMD_CCRCE] <= 1; + int_status_reg[`INT_CMD_EI] <= 1; + end + if (index_check & !index_ok_i) begin + int_status_reg[`INT_CMD_CIE] <= 1; + int_status_reg[`INT_CMD_EI] <= 1; + end + int_status_reg[`INT_CMD_CC] <= 1; + if (expect_response != 0) begin + response_0_o <= response_i[119:88]; + response_1_o <= response_i[87:56]; + response_2_o <= response_i[55:24]; + response_3_o <= {response_i[23:0], 8'h00}; + end + // end + end ////Data avaible + end //Status change + end //EXECUTE state + BUSY_CHECK: begin + start_xfr_o <= 0; + go_idle_o <= 0; + end + endcase + if (int_status_rst_i) + int_status_reg <= 0; + end +end + +endmodule diff --git a/BENCHMARK/sdc_controller/rtl/sd_cmd_serial_host.v b/BENCHMARK/sdc_controller/rtl/sd_cmd_serial_host.v new file mode 100644 index 00000000..9dcb7bfb --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/sd_cmd_serial_host.v @@ -0,0 +1,336 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE SD Card Controller IP Core //// +//// //// +//// sd_cmd_serial_host.v //// +//// //// +//// This file is part of the WISHBONE SD Card //// +//// Controller IP Core project //// +//// http://opencores.org/project,sd_card_controller //// +//// //// +//// Description //// +//// Module resposible for sending and receiving commands //// +//// through 1-bit sd card command interface //// +//// //// +//// Author(s): //// +//// - Marek Czerski, ma.czerski@gmail.com //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Authors //// +//// //// +//// Based on original work by //// +//// Adam Edvardsson (adam.edvardsson@orsoc.se) //// +//// //// +//// Copyright (C) 2009 Authors //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +module sd_cmd_serial_host ( + sd_clk, + rst, + setting_i, + cmd_i, + start_i, + response_o, + crc_ok_o, + index_ok_o, + finish_o, + cmd_dat_i, + cmd_out_o, + cmd_oe_o + ); + +//---------------Input ports--------------- +input sd_clk; +input rst; +input [1:0] setting_i; +input [39:0] cmd_i; +input start_i; +input cmd_dat_i; +//---------------Output ports--------------- +output reg [119:0] response_o; +output reg finish_o; +output reg crc_ok_o; +output reg index_ok_o; +output reg cmd_oe_o; +output reg cmd_out_o; + +//-------------Internal Constant------------- +parameter INIT_DELAY = 4; +parameter BITS_TO_SEND = 48; +parameter CMD_SIZE = 40; +parameter RESP_SIZE = 128; + +//---------------Internal variable----------- +reg cmd_dat_reg; +integer resp_len; +reg with_response; +reg [CMD_SIZE-1:0] cmd_buff; +reg [RESP_SIZE-1:0] resp_buff; +integer resp_idx; +//CRC +reg crc_rst; +reg [6:0]crc_in; +wire [6:0] crc_val; +reg crc_enable; +reg crc_bit; +reg crc_ok; +//-Internal Counterns +integer counter; +//-State Machine +parameter STATE_SIZE = 10; +parameter + INIT = 7'h00, + IDLE = 7'h01, + SETUP_CRC = 7'h02, + WRITE = 7'h04, + READ_WAIT = 7'h08, + READ = 7'h10, + FINISH_WR = 7'h20, + FINISH_WO = 7'h40; +reg [STATE_SIZE-1:0] state; +reg [STATE_SIZE-1:0] next_state; +//Misc +`define cmd_idx (CMD_SIZE-1-counter) + +//sd cmd input pad register +always @(posedge sd_clk) + cmd_dat_reg <= cmd_dat_i; + +//------------------------------------------ +sd_crc_7 CRC_7( + crc_bit, + crc_enable, + sd_clk, + crc_rst, + crc_val); + +//------------------------------------------ +always @(state or counter or start_i or with_response or cmd_dat_reg or resp_len) +begin: FSM_COMBO + case(state) + INIT: begin + if (counter >= INIT_DELAY) begin + next_state <= IDLE; + end + else begin + next_state <= INIT; + end + end + IDLE: begin + if (start_i) begin + next_state <= SETUP_CRC; + end + else begin + next_state <= IDLE; + end + end + SETUP_CRC: + next_state <= WRITE; + WRITE: + if (counter >= BITS_TO_SEND && with_response) begin + next_state <= READ_WAIT; + end + else if (counter >= BITS_TO_SEND) begin + next_state <= FINISH_WO; + end + else begin + next_state <= WRITE; + end + READ_WAIT: + if (!cmd_dat_reg) begin + next_state <= READ; + end + else begin + next_state <= READ_WAIT; + end + FINISH_WO: + next_state <= IDLE; + READ: + if (counter >= resp_len+8) begin + next_state <= FINISH_WR; + end + else begin + next_state <= READ; + end + FINISH_WR: + next_state <= IDLE; + default: + next_state <= INIT; + endcase +end + +always @(posedge sd_clk or posedge rst) +begin: COMMAND_DECODER + if (rst) begin + resp_len <= 0; + with_response <= 0; + cmd_buff <= 0; + end + else begin + if (start_i == 1) begin + resp_len <= setting_i[1] ? 127 : 39; + with_response <= setting_i[0]; + cmd_buff <= cmd_i; + end + end +end + +//----------------Seq logic------------ +always @(posedge sd_clk or posedge rst) +begin: FSM_SEQ + if (rst) begin + state <= INIT; + end + else begin + state <= next_state; + end +end + +//-------------OUTPUT_LOGIC------- +always @(posedge sd_clk or posedge rst) +begin: FSM_OUT + if (rst) begin + crc_enable <= 0; + resp_idx <= 0; + cmd_oe_o <= 1; + cmd_out_o <= 1; + resp_buff <= 0; + finish_o <= 0; + crc_rst <= 1; + crc_bit <= 0; + crc_in <= 0; + response_o <= 0; + index_ok_o <= 0; + crc_ok_o <= 0; + crc_ok <= 0; + counter <= 0; + end + else begin + case(state) + INIT: begin + counter <= counter+1; + cmd_oe_o <= 1; + cmd_out_o <= 1; + end + IDLE: begin + cmd_oe_o <= 0; //Put CMD to Z + counter <= 0; + crc_rst <= 1; + crc_enable <= 0; + response_o <= 0; + resp_idx <= 0; + crc_ok_o <= 0; + index_ok_o <= 0; + finish_o <= 0; + end + SETUP_CRC: begin + crc_rst <= 0; + crc_enable <= 1; + crc_bit <= cmd_buff[`cmd_idx]; + end + WRITE: begin + if (counter < BITS_TO_SEND-8) begin // 1->40 CMD, (41 >= CNT && CNT <=47) CRC, 48 stop_bit + cmd_oe_o <= 1; + cmd_out_o <= cmd_buff[`cmd_idx]; + if (counter < BITS_TO_SEND-9) begin //1 step ahead + crc_bit <= cmd_buff[`cmd_idx-1]; + end else begin + crc_enable <= 0; + end + end + else if (counter < BITS_TO_SEND-1) begin + cmd_oe_o <= 1; + crc_enable <= 0; + cmd_out_o <= crc_val[BITS_TO_SEND-counter-2]; + end + else if (counter == BITS_TO_SEND-1) begin + cmd_oe_o <= 1; + cmd_out_o <= 1'b1; + end + else begin + cmd_oe_o <= 0; + cmd_out_o <= 1'b1; + end + counter <= counter+1; + end + READ_WAIT: begin + crc_enable <= 0; + crc_rst <= 1; + counter <= 1; + cmd_oe_o <= 0; + resp_buff[RESP_SIZE-1] <= cmd_dat_reg; + end + FINISH_WO: begin + finish_o <= 1; + crc_enable <= 0; + crc_rst <= 1; + counter <= 0; + cmd_oe_o <= 0; + end + READ: begin + crc_rst <= 0; + crc_enable <= (resp_len != RESP_SIZE-1 || counter > 7); + cmd_oe_o <= 0; + if (counter <= resp_len) begin + if (counter < 8) //1+1+6 (S,T,Index) + resp_buff[RESP_SIZE-1-counter] <= cmd_dat_reg; + else begin + resp_idx <= resp_idx + 1; + resp_buff[RESP_SIZE-9-resp_idx] <= cmd_dat_reg; + end + crc_bit <= cmd_dat_reg; + end + else if (counter-resp_len <= 7) begin + crc_in[(resp_len+7)-(counter)] <= cmd_dat_reg; + crc_enable <= 0; + end + else begin + crc_enable <= 0; + if (crc_in == crc_val) crc_ok <= 1; + else crc_ok <= 0; + end + counter <= counter + 1; + end + FINISH_WR: begin + if (cmd_buff[37:32] == resp_buff[125:120]) + index_ok_o <= 1; + else + index_ok_o <= 0; + crc_ok_o <= crc_ok; + finish_o <= 1; + crc_enable <= 0; + crc_rst <= 1; + counter <= 0; + cmd_oe_o <= 0; + response_o <= resp_buff[119:0]; + end + endcase + end +end + +endmodule + + diff --git a/BENCHMARK/sdc_controller/rtl/sd_controller_wb.v b/BENCHMARK/sdc_controller/rtl/sd_controller_wb.v new file mode 100644 index 00000000..e92ed511 --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/sd_controller_wb.v @@ -0,0 +1,195 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE SD Card Controller IP Core //// +//// //// +//// sd_controller_wb.v //// +//// //// +//// This file is part of the WISHBONE SD Card //// +//// Controller IP Core project //// +//// http://opencores.org/project,sd_card_controller //// +//// //// +//// Description //// +//// Wishbone interface responsible for comunication with core //// +//// //// +//// Author(s): //// +//// - Marek Czerski, ma.czerski@gmail.com //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Authors //// +//// //// +//// Based on original work by //// +//// Adam Edvardsson (adam.edvardsson@orsoc.se) //// +//// //// +//// Copyright (C) 2009 Authors //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// +`include "sd_defines.h" + +module sd_controller_wb( + // WISHBONE slave + wb_clk_i, wb_rst_i, wb_dat_i, wb_dat_o, + wb_adr_i, wb_sel_i, wb_we_i, wb_cyc_i, wb_stb_i, wb_ack_o, + cmd_start, + data_int_rst, + cmd_int_rst, + argument_reg, + command_reg, + response_0_reg, + response_1_reg, + response_2_reg, + response_3_reg, + software_reset_reg, + timeout_reg, + block_size_reg, + controll_setting_reg, + cmd_int_status_reg, + cmd_int_enable_reg, + clock_divider_reg, + block_count_reg, + dma_addr_reg, + data_int_status_reg, + data_int_enable_reg + ); + +// WISHBONE common +input wb_clk_i; // WISHBONE clock +input wb_rst_i; // WISHBONE reset +input [31:0] wb_dat_i; // WISHBONE data input +output reg [31:0] wb_dat_o; // WISHBONE data output +// WISHBONE error output + +// WISHBONE slave +input [7:0] wb_adr_i; // WISHBONE address input +input [3:0] wb_sel_i; // WISHBONE byte select input +input wb_we_i; // WISHBONE write enable input +input wb_cyc_i; // WISHBONE cycle input +input wb_stb_i; // WISHBONE strobe input +output reg wb_ack_o; // WISHBONE acknowledge output +output reg cmd_start; +//Buss accessible registers +output reg [31:0] argument_reg; +output reg [`CMD_REG_SIZE-1:0] command_reg; +input wire [31:0] response_0_reg; +input wire [31:0] response_1_reg; +input wire [31:0] response_2_reg; +input wire [31:0] response_3_reg; +output reg [0:0] software_reset_reg; +output reg [15:0] timeout_reg; +output reg [`BLKSIZE_W-1:0] block_size_reg; +output reg [15:0] controll_setting_reg; +input wire [`INT_CMD_SIZE-1:0] cmd_int_status_reg; +output reg [`INT_CMD_SIZE-1:0] cmd_int_enable_reg; +output reg [7:0] clock_divider_reg; +input wire [`INT_DATA_SIZE-1:0] data_int_status_reg; +output reg [`INT_DATA_SIZE-1:0] data_int_enable_reg; +//Register Controll +output reg data_int_rst; +output reg cmd_int_rst; +output reg [`BLKCNT_W-1:0]block_count_reg; +output reg [31:0] dma_addr_reg; + +parameter voltage_controll_reg = `SUPPLY_VOLTAGE_mV; +parameter capabilies_reg = 16'b0000_0000_0000_0000; + +always @(posedge wb_clk_i or posedge wb_rst_i) +begin + if (wb_rst_i)begin + argument_reg <= 0; + command_reg <= 0; + software_reset_reg <= 0; + timeout_reg <= 0; + block_size_reg <= `RESET_BLOCK_SIZE; + controll_setting_reg <= 0; + cmd_int_enable_reg <= 0; + clock_divider_reg <= `RESET_CLK_DIV; + wb_ack_o <= 0; + cmd_start <= 0; + data_int_rst <= 0; + data_int_enable_reg <= 0; + cmd_int_rst <= 0; + block_count_reg <= 0; + dma_addr_reg <= 0; + end + else + begin + cmd_start <= 1'b0; + data_int_rst <= 0; + cmd_int_rst <= 0; + if ((wb_stb_i & wb_cyc_i) || wb_ack_o)begin + if (wb_we_i) begin + case (wb_adr_i) + `argument: begin + argument_reg <= wb_dat_i; + cmd_start <= 1'b1; + end + `command: command_reg <= wb_dat_i[`CMD_REG_SIZE-1:0]; + `reset: software_reset_reg <= wb_dat_i[0]; + `timeout: timeout_reg <= wb_dat_i[15:0]; + `blksize: block_size_reg <= wb_dat_i[`BLKSIZE_W-1:0]; + `controller: controll_setting_reg <= wb_dat_i[15:0]; + `cmd_iser: cmd_int_enable_reg <= wb_dat_i[4:0]; + `cmd_isr: cmd_int_rst <= 1; + `clock_d: clock_divider_reg <= wb_dat_i[7:0]; + `data_isr: data_int_rst <= 1; + `data_iser: data_int_enable_reg <= wb_dat_i[`INT_DATA_SIZE-1:0]; + `dst_src_addr: dma_addr_reg <= wb_dat_i; + `blkcnt: block_count_reg <= wb_dat_i[`BLKCNT_W-1:0]; + endcase + end + wb_ack_o <= wb_cyc_i & wb_stb_i & ~wb_ack_o; + end + end +end + +always @(posedge wb_clk_i or posedge wb_rst_i)begin + if (wb_rst_i == 1) + wb_dat_o <= 0; + else + if (wb_stb_i & wb_cyc_i) begin //CS + case (wb_adr_i) + `argument: wb_dat_o <= argument_reg; + `command: wb_dat_o <= command_reg; + `resp0: wb_dat_o <= response_0_reg; + `resp1: wb_dat_o <= response_1_reg; + `resp2: wb_dat_o <= response_2_reg; + `resp3: wb_dat_o <= response_3_reg; + `controller: wb_dat_o <= controll_setting_reg; + `blksize: wb_dat_o <= block_size_reg; + `voltage: wb_dat_o <= voltage_controll_reg; + `reset: wb_dat_o <= software_reset_reg; + `timeout: wb_dat_o <= timeout_reg; + `cmd_isr: wb_dat_o <= cmd_int_status_reg; + `cmd_iser: wb_dat_o <= cmd_int_enable_reg; + `clock_d: wb_dat_o <= clock_divider_reg; + `capa: wb_dat_o <= capabilies_reg; + `data_isr: wb_dat_o <= data_int_status_reg; + `blkcnt: wb_dat_o <= block_count_reg; + `data_iser: wb_dat_o <= data_int_enable_reg; + `dst_src_addr: wb_dat_o <= dma_addr_reg; + endcase + end +end + +endmodule diff --git a/BENCHMARK/sdc_controller/rtl/sd_crc_16.v b/BENCHMARK/sdc_controller/rtl/sd_crc_16.v new file mode 100644 index 00000000..d398aa7b --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/sd_crc_16.v @@ -0,0 +1,43 @@ +// ========================================================================== +// CRC Generation Unit - Linear Feedback Shift Register implementation +// (c) Kay Gorontzi, GHSi.de, distributed under the terms of LGPL +// ========================================================================== +module sd_crc_16(BITVAL, ENABLE, BITSTRB, CLEAR, CRC); + input BITVAL; // Next input bit + input ENABLE; // Enable calculation + input BITSTRB; // Current bit valid (Clock) + input CLEAR; // Init CRC value + output [15:0] CRC; // Current output CRC value + + reg [15:0] CRC; // We need output registers + wire inv; + + assign inv = BITVAL ^ CRC[15]; // XOR required? + + always @(posedge BITSTRB or posedge CLEAR) begin + if (CLEAR) begin + CRC <= 0; // Init before calculation + end + else begin + if (ENABLE == 1) begin + CRC[15] <= CRC[14]; + CRC[14] <= CRC[13]; + CRC[13] <= CRC[12]; + CRC[12] <= CRC[11] ^ inv; + CRC[11] <= CRC[10]; + CRC[10] <= CRC[9]; + CRC[9] <= CRC[8]; + CRC[8] <= CRC[7]; + CRC[7] <= CRC[6]; + CRC[6] <= CRC[5]; + CRC[5] <= CRC[4] ^ inv; + CRC[4] <= CRC[3]; + CRC[3] <= CRC[2]; + CRC[2] <= CRC[1]; + CRC[1] <= CRC[0]; + CRC[0] <= inv; + end + end + end + +endmodule \ No newline at end of file diff --git a/BENCHMARK/sdc_controller/rtl/sd_crc_7.v b/BENCHMARK/sdc_controller/rtl/sd_crc_7.v new file mode 100644 index 00000000..fee434e9 --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/sd_crc_7.v @@ -0,0 +1,34 @@ +// ========================================================================== +// CRC Generation Unit - Linear Feedback Shift Register implementation +// (c) Kay Gorontzi, GHSi.de, distributed under the terms of LGPL +// ========================================================================== +module sd_crc_7(BITVAL, ENABLE, BITSTRB, CLEAR, CRC); + input BITVAL; // Next input bit + input ENABLE; // Enable calculation + input BITSTRB; // Current bit valid (Clock) + input CLEAR; // Init CRC value + output [6:0] CRC; // Current output CRC value + + reg [6:0] CRC; // We need output registers + wire inv; + + assign inv = BITVAL ^ CRC[6]; // XOR required? + + always @(posedge BITSTRB or posedge CLEAR) begin + if (CLEAR) begin + CRC <= 0; // Init before calculation + end + else begin + if (ENABLE == 1) begin + CRC[6] <= CRC[5]; + CRC[5] <= CRC[4]; + CRC[4] <= CRC[3]; + CRC[3] <= CRC[2] ^ inv; + CRC[2] <= CRC[1]; + CRC[1] <= CRC[0]; + CRC[0] <= inv; + end + end + end + +endmodule \ No newline at end of file diff --git a/BENCHMARK/sdc_controller/rtl/sd_data_master.v b/BENCHMARK/sdc_controller/rtl/sd_data_master.v new file mode 100644 index 00000000..56cfe9bd --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/sd_data_master.v @@ -0,0 +1,209 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE SD Card Controller IP Core //// +//// //// +//// sd_data_master.v //// +//// //// +//// This file is part of the WISHBONE SD Card //// +//// Controller IP Core project //// +//// http://opencores.org/project,sd_card_controller //// +//// //// +//// Description //// +//// State machine resposible for controlling data transfers //// +//// on 4-bit sd card data interface //// +//// //// +//// Author(s): //// +//// - Marek Czerski, ma.czerski@gmail.com //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Authors //// +//// //// +//// Based on original work by //// +//// Adam Edvardsson (adam.edvardsson@orsoc.se) //// +//// //// +//// Copyright (C) 2009 Authors //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// +`include "sd_defines.h" + +module sd_data_master ( + input sd_clk, + input rst, + input start_tx_i, + input start_rx_i, + //Output to SD-Host Reg + output reg d_write_o, + output reg d_read_o, + //To fifo filler + output reg start_tx_fifo_o, + output reg start_rx_fifo_o, + input tx_fifo_empty_i, + input tx_fifo_full_i, + input rx_fifo_full_i, + //SD-DATA_Host + input xfr_complete_i, + input crc_ok_i, + //status output + output reg [`INT_DATA_SIZE-1:0] int_status_o, + input int_status_rst_i + ); + +reg tx_cycle; +parameter SIZE = 3; +reg [SIZE-1:0] state; +reg [SIZE-1:0] next_state; +parameter IDLE = 3'b000; +parameter START_TX_FIFO = 3'b001; +parameter START_RX_FIFO = 3'b010; +parameter DATA_TRANSFER = 3'b100; + +reg trans_done; + +always @(state or start_tx_i or start_rx_i or tx_fifo_full_i or xfr_complete_i or trans_done) +begin: FSM_COMBO + case(state) + IDLE: begin + if (start_tx_i == 1) begin + next_state <= START_TX_FIFO; + end + else if (start_rx_i == 1) begin + next_state <= START_RX_FIFO; + end + else begin + next_state <= IDLE; + end + end + START_TX_FIFO: begin + if (tx_fifo_full_i == 1 && xfr_complete_i == 0) + next_state <= DATA_TRANSFER; + else + next_state <= START_TX_FIFO; + end + START_RX_FIFO: begin + if (xfr_complete_i == 0) + next_state <= DATA_TRANSFER; + else + next_state <= START_RX_FIFO; + end + DATA_TRANSFER: begin + if (trans_done) + next_state <= IDLE; + else + next_state <= DATA_TRANSFER; + end + default: next_state <= IDLE; + endcase +end + +//----------------Seq logic------------ +always @(posedge sd_clk or posedge rst) +begin: FSM_SEQ + if (rst) begin + state <= IDLE; + end + else begin + state <= next_state; + end +end + +//Output logic----------------- +always @(posedge sd_clk or posedge rst) +begin + if (rst) begin + start_tx_fifo_o <= 0; + start_rx_fifo_o <= 0; + d_write_o <= 0; + d_read_o <= 0; + trans_done <= 0; + tx_cycle <= 0; + int_status_o <= 0; + end + else begin + case(state) + IDLE: begin + start_tx_fifo_o <= 0; + start_rx_fifo_o <= 0; + d_write_o <= 0; + d_read_o <= 0; + trans_done <= 0; + tx_cycle <= 0; + end + START_RX_FIFO: begin + start_rx_fifo_o <= 1; + start_tx_fifo_o <= 0; + tx_cycle <= 0; + d_read_o <= 1; + end + START_TX_FIFO: begin + start_rx_fifo_o <= 0; + start_tx_fifo_o <= 1; + tx_cycle <= 1; + if (tx_fifo_full_i == 1) + d_write_o <= 1; + end + DATA_TRANSFER: begin + d_read_o <= 0; + d_write_o <= 0; + if (tx_cycle) begin + if (tx_fifo_empty_i) begin + if (!trans_done) + int_status_o[`INT_DATA_CFE] <= 1; + trans_done <= 1; + //stop sd_data_serial_host + d_write_o <= 1; + d_read_o <= 1; + end + end + else begin + if (rx_fifo_full_i) begin + if (!trans_done) + int_status_o[`INT_DATA_CFE] <= 1; + trans_done <= 1; + //stop sd_data_serial_host + d_write_o <= 1; + d_read_o <= 1; + end + end + if (xfr_complete_i) begin //Transfer complete + d_write_o <= 0; + d_read_o <= 0; + trans_done <= 1; + if (!crc_ok_i) begin //Wrong CRC and Data line free. + if (!trans_done) + int_status_o[`INT_DATA_CCRCE] <= 1; + end + else if (crc_ok_i) begin //Data Line free + if (!trans_done) + int_status_o[`INT_DATA_CC] <= 1; + end + end + end + endcase + if (int_status_rst_i) + int_status_o<=0; + end +end + +endmodule diff --git a/BENCHMARK/sdc_controller/rtl/sd_data_serial_host.v b/BENCHMARK/sdc_controller/rtl/sd_data_serial_host.v new file mode 100644 index 00000000..0b16e65d --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/sd_data_serial_host.v @@ -0,0 +1,374 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE SD Card Controller IP Core //// +//// //// +//// sd_data_serial_host.v //// +//// //// +//// This file is part of the WISHBONE SD Card //// +//// Controller IP Core project //// +//// http://opencores.org/project,sd_card_controller //// +//// //// +//// Description //// +//// Module resposible for sending and receiving data through //// +//// 4-bit sd card data interface //// +//// //// +//// Author(s): //// +//// - Marek Czerski, ma.czerski@gmail.com //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Authors //// +//// //// +//// Based on original work by //// +//// Adam Edvardsson (adam.edvardsson@orsoc.se) //// +//// //// +//// Copyright (C) 2009 Authors //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// +`include "sd_defines.h" + +module sd_data_serial_host( + input sd_clk, + input rst, + //Tx Fifo + input [31:0] data_in, + output reg rd, + //Rx Fifo + output reg [31:0] data_out, + output reg we, + //tristate data + output reg DAT_oe_o, + output reg[3:0] DAT_dat_o, + input [3:0] DAT_dat_i, + //Controll signals + input [`BLKSIZE_W-1:0] blksize, + input bus_4bit, + input [`BLKCNT_W-1:0] blkcnt, + input [1:0] start, + output sd_data_busy, + output busy, + output reg crc_ok + ); + +reg [3:0] DAT_dat_reg; +reg [`BLKSIZE_W-1+3:0] data_cycles; +reg bus_4bit_reg; +//CRC16 +reg [3:0] crc_in; +reg crc_en; +reg crc_rst; +wire [15:0] crc_out [3:0]; +reg [15:0] transf_cnt; +parameter SIZE = 6; +reg [SIZE-1:0] state; +reg [SIZE-1:0] next_state; +parameter IDLE = 6'b000001; +parameter WRITE_DAT = 6'b000010; +parameter WRITE_CRC = 6'b000100; +parameter WRITE_BUSY = 6'b001000; +parameter READ_WAIT = 6'b010000; +parameter READ_DAT = 6'b100000; +reg [2:0] crc_status; +reg busy_int; +reg [`BLKCNT_W-1:0] blkcnt_reg; +reg next_block; +wire start_bit; +reg [4:0] crc_c; +reg [3:0] last_din; +reg [2:0] crc_s ; +reg [4:0] data_send_index; + +//sd data input pad register +always @(posedge sd_clk) + DAT_dat_reg <= DAT_dat_i; + +genvar i; +generate + for(i=0; i<4; i=i+1) begin: CRC_16_gen + sd_crc_16 CRC_16_i (crc_in[i],crc_en, sd_clk, crc_rst, crc_out[i]); + end +endgenerate + +assign busy = (state != IDLE); +assign start_bit = !DAT_dat_reg[0]; +assign sd_data_busy = !DAT_dat_reg[0]; + +always @(state or start or start_bit or transf_cnt or data_cycles or crc_status or crc_ok or busy_int or next_block) +begin: FSM_COMBO + case(state) + IDLE: begin + if (start == 2'b01) + next_state <= WRITE_DAT; + else if (start == 2'b10) + next_state <= READ_WAIT; + else + next_state <= IDLE; + end + WRITE_DAT: begin + if (transf_cnt >= data_cycles+21 && start_bit) + next_state <= WRITE_CRC; + else if (start == 2'b11) + next_state <= IDLE; + else + next_state <= WRITE_DAT; + end + WRITE_CRC: begin + if (crc_status == 3) + next_state <= WRITE_BUSY; + else + next_state <= WRITE_CRC; + end + WRITE_BUSY: begin + if (!busy_int && next_block && crc_ok) + next_state <= WRITE_DAT; + else if (!busy_int) + next_state <= IDLE; + else + next_state <= WRITE_BUSY; + end + READ_WAIT: begin + if (start_bit) + next_state <= READ_DAT; + else + next_state <= READ_WAIT; + end + READ_DAT: begin + if (transf_cnt == data_cycles+17 && next_block && crc_ok) + next_state <= READ_WAIT; + else if (transf_cnt == data_cycles+17) + next_state <= IDLE; + else if (start == 2'b11) + next_state <= IDLE; + else + next_state <= READ_DAT; + end + default: next_state <= IDLE; + endcase +end + +always @(posedge sd_clk or posedge rst) +begin: FSM_OUT + if (rst) begin + state <= IDLE; + DAT_oe_o <= 0; + crc_en <= 0; + crc_rst <= 1; + transf_cnt <= 0; + crc_c <= 15; + rd <= 0; + last_din <= 0; + crc_c <= 0; + crc_in <= 0; + DAT_dat_o <= 0; + crc_status <= 0; + crc_s <= 0; + we <= 0; + data_out <= 0; + crc_ok <= 0; + busy_int <= 0; + data_send_index <= 0; + next_block <= 0; + blkcnt_reg <= 0; + data_cycles <= 0; + bus_4bit_reg <= 0; + end + else begin + state <= next_state; + case(state) + IDLE: begin + DAT_oe_o <= 0; + DAT_dat_o <= 4'b1111; + crc_en <= 0; + crc_rst <= 1; + transf_cnt <= 0; + crc_c <= 16; + crc_status <= 0; + crc_s <= 0; + we <= 0; + rd <= 0; + data_send_index <= 0; + next_block <= 0; + blkcnt_reg <= blkcnt; + data_cycles <= (bus_4bit ? (blksize << 1) : (blksize << 3)); + bus_4bit_reg <= bus_4bit; + end + WRITE_DAT: begin + crc_ok <= 0; + transf_cnt <= transf_cnt + 16'h1; + next_block <= 0; + rd <= 0; + if (transf_cnt == 1) begin + crc_rst <= 0; + crc_en <= 1; + if (bus_4bit_reg) begin + last_din <= data_in[31:28]; + crc_in <= data_in[31:28]; + end + else begin + last_din <= {3'h7, data_in[31]}; + crc_in <= {3'h7, data_in[31]}; + end + DAT_oe_o <= 1; + DAT_dat_o <= bus_4bit_reg ? 4'h0 : 4'he; + data_send_index <= 1; + end + else if ((transf_cnt >= 2) && (transf_cnt <= data_cycles+1)) begin + DAT_oe_o<=1; + if (bus_4bit_reg) begin + last_din <= { + data_in[31-(data_send_index[2:0]<<2)], + data_in[30-(data_send_index[2:0]<<2)], + data_in[29-(data_send_index[2:0]<<2)], + data_in[28-(data_send_index[2:0]<<2)] + }; + crc_in <= { + data_in[31-(data_send_index[2:0]<<2)], + data_in[30-(data_send_index[2:0]<<2)], + data_in[29-(data_send_index[2:0]<<2)], + data_in[28-(data_send_index[2:0]<<2)] + }; + if (data_send_index[2:0] == 3'h5/*not 7 - read delay !!!*/) begin + rd <= 1; + end + if (data_send_index[2:0] == 3'h7) begin + data_send_index <= 0; + end + else + data_send_index<=data_send_index + 5'h1; + end + else begin + last_din <= {3'h7, data_in[31-data_send_index]}; + crc_in <= {3'h7, data_in[31-data_send_index]}; + if (data_send_index == 29/*not 31 - read delay !!!*/) begin + rd <= 1; + end + if (data_send_index == 31) begin + data_send_index <= 0; + end + else + data_send_index<=data_send_index + 5'h1; + end + DAT_dat_o<= last_din; + if (transf_cnt == data_cycles+1) + crc_en<=0; + end + else if (transf_cnt > data_cycles+1 & crc_c!=0) begin + crc_en <= 0; + crc_c <= crc_c - 5'h1; + DAT_oe_o <= 1; + DAT_dat_o[0] <= crc_out[0][crc_c-1]; + if (bus_4bit_reg) + DAT_dat_o[3:1] <= {crc_out[3][crc_c-1], crc_out[2][crc_c-1], crc_out[1][crc_c-1]}; + else + DAT_dat_o[3:1] <= {3'h7}; + end + else if (transf_cnt == data_cycles+18) begin + DAT_oe_o <= 1; + DAT_dat_o <= 4'hf; + end + else if (transf_cnt >= data_cycles+19) begin + DAT_oe_o <= 0; + end + end + WRITE_CRC: begin + DAT_oe_o <= 0; + if (crc_status < 3) + crc_s[crc_status] <= DAT_dat_reg[0]; + crc_status <= crc_status + 3'h1; + busy_int <= 1; + end + WRITE_BUSY: begin + if (crc_s == 3'b010) + crc_ok <= 1; + else + crc_ok <= 0; + busy_int <= !DAT_dat_reg[0]; + next_block <= (blkcnt_reg != 0); + if (next_state != WRITE_BUSY) begin + blkcnt_reg <= blkcnt_reg - `BLKCNT_W'h1; + crc_rst <= 1; + crc_c <= 16; + crc_status <= 0; + end + transf_cnt <= 0; + end + READ_WAIT: begin + DAT_oe_o <= 0; + crc_rst <= 0; + crc_en <= 1; + crc_in <= 0; + crc_c <= 15;// end + next_block <= 0; + transf_cnt <= 0; + end + READ_DAT: begin + if (transf_cnt < data_cycles) begin + if (bus_4bit_reg) begin + we <= (transf_cnt[2:0] == 7); + data_out[31-(transf_cnt[2:0]<<2)] <= DAT_dat_reg[3]; + data_out[30-(transf_cnt[2:0]<<2)] <= DAT_dat_reg[2]; + data_out[29-(transf_cnt[2:0]<<2)] <= DAT_dat_reg[1]; + data_out[28-(transf_cnt[2:0]<<2)] <= DAT_dat_reg[0]; + end + else begin + we <= (transf_cnt[4:0] == 31); + data_out[31-transf_cnt[4:0]] <= DAT_dat_reg[0]; + end + crc_in <= DAT_dat_reg; + crc_ok <= 1; + transf_cnt <= transf_cnt + 16'h1; + end + else if (transf_cnt <= data_cycles+16) begin + transf_cnt <= transf_cnt + 16'h1; + crc_en <= 0; + last_din <= DAT_dat_reg; + we<=0; + if (transf_cnt > data_cycles) begin + crc_c <= crc_c - 5'h1; + if (crc_out[0][crc_c] != last_din[0]) + crc_ok <= 0; + if (crc_out[1][crc_c] != last_din[1] && bus_4bit_reg) + crc_ok<=0; + if (crc_out[2][crc_c] != last_din[2] && bus_4bit_reg) + crc_ok <= 0; + if (crc_out[3][crc_c] != last_din[3] && bus_4bit_reg) + crc_ok <= 0; + if (crc_c == 0) begin + next_block <= (blkcnt_reg != 0); + blkcnt_reg <= blkcnt_reg - `BLKCNT_W'h1; + crc_rst <= 1; + end + end + end + end + endcase + end +end + +endmodule + + + + + diff --git a/BENCHMARK/sdc_controller/rtl/sd_data_xfer_trig.v b/BENCHMARK/sdc_controller/rtl/sd_data_xfer_trig.v new file mode 100644 index 00000000..c10ff86c --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/sd_data_xfer_trig.v @@ -0,0 +1,126 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE SD Card Controller IP Core //// +//// //// +//// sd_data_xfer_trig.v //// +//// //// +//// This file is part of the WISHBONE SD Card //// +//// Controller IP Core project //// +//// http://opencores.org/project,sd_card_controller //// +//// //// +//// Description //// +//// Module resposible for triggering data transfer based on //// +//// command transfer completition code //// +//// //// +//// Author(s): //// +//// - Marek Czerski, ma.czerski@gmail.com //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Authors //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// +`include "sd_defines.h" + +module sd_data_xfer_trig ( + input sd_clk, + input rst, + input cmd_with_data_start_i, + input r_w_i, + input [`INT_CMD_SIZE-1:0] cmd_int_status_i, + output reg start_tx_o, + output reg start_rx_o + ); + +reg r_w_reg; +parameter SIZE = 2; +reg [SIZE-1:0] state; +reg [SIZE-1:0] next_state; +parameter IDLE = 2'b00; +parameter WAIT_FOR_CMD_INT = 2'b01; +parameter TRIGGER_XFER = 2'b10; + +always @(state or cmd_with_data_start_i or r_w_i or cmd_int_status_i) +begin: FSM_COMBO + case(state) + IDLE: begin + if (cmd_with_data_start_i & r_w_i) + next_state <= TRIGGER_XFER; + else if (cmd_with_data_start_i) + next_state <= WAIT_FOR_CMD_INT; + else + next_state <= IDLE; + end + WAIT_FOR_CMD_INT: begin + if (cmd_int_status_i[`INT_CMD_CC]) + next_state <= TRIGGER_XFER; + else if (cmd_int_status_i[`INT_CMD_EI]) + next_state <= IDLE; + else + next_state <= WAIT_FOR_CMD_INT; + end + TRIGGER_XFER: begin + next_state <= IDLE; + end + default: next_state <= IDLE; + endcase +end + +always @(posedge sd_clk or posedge rst) +begin: FSM_SEQ + if (rst) begin + state <= IDLE; + end + else begin + state <= next_state; + end +end + +always @(posedge sd_clk or posedge rst) +begin + if (rst) begin + start_tx_o <= 0; + start_rx_o <= 0; + r_w_reg <= 0; + end + else begin + case(state) + IDLE: begin + start_tx_o <= 0; + start_rx_o <= 0; + r_w_reg <= r_w_i; + end + WAIT_FOR_CMD_INT: begin + start_tx_o <= 0; + start_rx_o <= 0; + end + TRIGGER_XFER: begin + start_tx_o <= ~r_w_reg; + start_rx_o <= r_w_reg; + end + endcase + end +end + +endmodule \ No newline at end of file diff --git a/BENCHMARK/sdc_controller/rtl/sd_fifo_filler.v b/BENCHMARK/sdc_controller/rtl/sd_fifo_filler.v new file mode 100644 index 00000000..f750ef62 --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/sd_fifo_filler.v @@ -0,0 +1,148 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE SD Card Controller IP Core //// +//// //// +//// sd_fifo_filler.v //// +//// //// +//// This file is part of the WISHBONE SD Card //// +//// Controller IP Core project //// +//// http://opencores.org/project,sd_card_controller //// +//// //// +//// Description //// +//// Fifo interface between sd card and wishbone clock domains //// +//// and DMA engine eble to write/read to/from CPU memory //// +//// //// +//// Author(s): //// +//// - Marek Czerski, ma.czerski@gmail.com //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Authors //// +//// //// +//// Based on original work by //// +//// Adam Edvardsson (adam.edvardsson@orsoc.se) //// +//// //// +//// Copyright (C) 2009 Authors //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +module sd_fifo_filler( + input wb_clk, + input rst, + //WB Signals + output [31:0] wbm_adr_o, + output wbm_we_o, + output [31:0] wbm_dat_o, + input [31:0] wbm_dat_i, + output wbm_cyc_o, + output wbm_stb_o, + input wbm_ack_i, + //Data Master Control signals + input en_rx_i, + input en_tx_i, + input [31:0] adr_i, + //Data Serial signals + input sd_clk, + input [31:0] dat_i, + output [31:0] dat_o, + input wr_i, + input rd_i, + output sd_full_o, + output sd_empty_o, + output wb_full_o, + output wb_empty_o + ); + +`define FIFO_MEM_ADR_SIZE 4 +`define MEM_OFFSET 4 + +wire reset_fifo; +wire fifo_rd; +reg [31:0] offset; +reg fifo_rd_ack; +reg fifo_rd_reg; + +assign fifo_rd = wbm_cyc_o & wbm_ack_i; +assign reset_fifo = !en_rx_i & !en_tx_i; + +assign wbm_we_o = en_rx_i & !wb_empty_o; +assign wbm_cyc_o = en_rx_i ? en_rx_i & !wb_empty_o : en_tx_i & !wb_full_o; +assign wbm_stb_o = en_rx_i ? wbm_cyc_o & fifo_rd_ack : wbm_cyc_o; + +generic_fifo_dc_gray #( + .dw(32), + .aw(`FIFO_MEM_ADR_SIZE) + ) generic_fifo_dc_gray0 ( + .rd_clk(wb_clk), + .wr_clk(sd_clk), + .rst(!(rst | reset_fifo)), + .clr(1'b0), + .din(dat_i), + .we(wr_i), + .dout(wbm_dat_o), + .re(en_rx_i & wbm_cyc_o & wbm_ack_i), + .full(sd_full_o), + .empty(wb_empty_o), + .wr_level(), + .rd_level() + ); + +generic_fifo_dc_gray #( + .dw(32), + .aw(`FIFO_MEM_ADR_SIZE) + ) generic_fifo_dc_gray1 ( + .rd_clk(sd_clk), + .wr_clk(wb_clk), + .rst(!(rst | reset_fifo)), + .clr(1'b0), + .din(wbm_dat_i), + .we(en_tx_i & wbm_cyc_o & wbm_stb_o & wbm_ack_i), + .dout(dat_o), + .re(rd_i), + .full(wb_full_o), + .empty(sd_empty_o), + .wr_level(), + .rd_level() + ); + +assign wbm_adr_o = adr_i+offset; + +always @(posedge wb_clk or posedge rst) + if (rst) begin + offset <= 0; + fifo_rd_reg <= 0; + fifo_rd_ack <= 1; + end + else begin + fifo_rd_reg <= fifo_rd; + fifo_rd_ack <= fifo_rd_reg | !fifo_rd; + if (wbm_cyc_o & wbm_stb_o & wbm_ack_i) + offset <= offset + `MEM_OFFSET; + else if (reset_fifo) + offset <= 0; + end + +endmodule + + diff --git a/BENCHMARK/sdc_controller/rtl/sdc_controller.v b/BENCHMARK/sdc_controller/rtl/sdc_controller.v new file mode 100644 index 00000000..58de16b8 --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/sdc_controller.v @@ -0,0 +1,411 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE SD Card Controller IP Core //// +//// //// +//// sdc_controller.v //// +//// //// +//// This file is part of the WISHBONE SD Card //// +//// Controller IP Core project //// +//// http://opencores.org/project,sd_card_controller //// +//// //// +//// Description //// +//// Top level entity. //// +//// This core is based on the "sd card controller" project from //// +//// http://opencores.org/project,sdcard_mass_storage_controller //// +//// but has been largely rewritten. A lot of effort has been //// +//// made to make the core more generic and easily usable //// +//// with OSs like Linux. //// +//// - data transfer commands are not fixed //// +//// - data transfer block size is configurable //// +//// - multiple block transfer support //// +//// - R2 responses (136 bit) support //// +//// //// +//// Author(s): //// +//// - Marek Czerski, ma.czerski@gmail.com //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Authors //// +//// //// +//// Based on original work by //// +//// Adam Edvardsson (adam.edvardsson@orsoc.se) //// +//// //// +//// Copyright (C) 2009 Authors //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// +`include "sd_defines.h" + +module sdc_controller( + // WISHBONE common + wb_clk_i, + wb_rst_i, + // WISHBONE slave + wb_dat_i, + wb_dat_o, + wb_adr_i, + wb_sel_i, + wb_we_i, + wb_cyc_i, + wb_stb_i, + wb_ack_o, + // WISHBONE master + m_wb_dat_o, + m_wb_dat_i, + m_wb_adr_o, + m_wb_sel_o, + m_wb_we_o, + m_wb_cyc_o, + m_wb_stb_o, + m_wb_ack_i, + m_wb_cti_o, + m_wb_bte_o, + //SD BUS + sd_cmd_dat_i, + sd_cmd_out_o, + sd_cmd_oe_o, + //card_detect, + sd_dat_dat_i, + sd_dat_out_o, + sd_dat_oe_o, + sd_clk_o_pad, + sd_clk_i_pad, + int_cmd, + int_data + ); + +input wb_clk_i; +input wb_rst_i; +input [31:0] wb_dat_i; +output [31:0] wb_dat_o; +//input card_detect; +input [7:0] wb_adr_i; +input [3:0] wb_sel_i; +input wb_we_i; +input wb_cyc_i; +input wb_stb_i; +output wb_ack_o; +output [31:0] m_wb_adr_o; +output [3:0] m_wb_sel_o; +output m_wb_we_o; +input [31:0] m_wb_dat_i; +output [31:0] m_wb_dat_o; +output m_wb_cyc_o; +output m_wb_stb_o; +input m_wb_ack_i; +output [2:0] m_wb_cti_o; +output [1:0] m_wb_bte_o; +input wire [3:0] sd_dat_dat_i; +output wire [3:0] sd_dat_out_o; +output wire sd_dat_oe_o; +input wire sd_cmd_dat_i; +output wire sd_cmd_out_o; +output wire sd_cmd_oe_o; +output sd_clk_o_pad; +input wire sd_clk_i_pad; +output int_cmd, int_data; + +//SD clock +wire sd_clk_o; //Sd_clk used in the system + +wire go_idle; +wire cmd_start_wb_clk; +wire cmd_start_sd_clk; +wire cmd_start; +wire [1:0] cmd_setting; +wire cmd_start_tx; +wire [39:0] cmd; +wire [119:0] cmd_response; +wire cmd_crc_ok; +wire cmd_index_ok; +wire cmd_finish; + +wire d_write; +wire d_read; +wire [31:0] data_in_rx_fifo; +wire [31:0] data_out_tx_fifo; +wire start_tx_fifo; +wire start_rx_fifo; +wire tx_fifo_empty; +wire tx_fifo_full; +wire rx_fifo_full; +wire sd_data_busy; +wire data_busy; +wire data_crc_ok; +wire rd_fifo; +wire we_fifo; + +wire data_start_rx; +wire data_start_tx; +wire cmd_int_rst_wb_clk; +wire cmd_int_rst_sd_clk; +wire cmd_int_rst; +wire data_int_rst_wb_clk; +wire data_int_rst_sd_clk; +wire data_int_rst; + +//wb accessible registers +wire [31:0] argument_reg_wb_clk; +wire [`CMD_REG_SIZE-1:0] command_reg_wb_clk; +wire [15:0] timeout_reg_wb_clk; +wire [0:0] software_reset_reg_wb_clk; +wire [31:0] response_0_reg_wb_clk; +wire [31:0] response_1_reg_wb_clk; +wire [31:0] response_2_reg_wb_clk; +wire [31:0] response_3_reg_wb_clk; +wire [`BLKSIZE_W-1:0] block_size_reg_wb_clk; +wire [15:0] controll_setting_reg_wb_clk; +wire [`INT_CMD_SIZE-1:0] cmd_int_status_reg_wb_clk; +wire [`INT_DATA_SIZE-1:0] data_int_status_reg_wb_clk; +wire [`INT_CMD_SIZE-1:0] cmd_int_enable_reg_wb_clk; +wire [`INT_DATA_SIZE-1:0] data_int_enable_reg_wb_clk; +wire [`BLKCNT_W-1:0] block_count_reg_wb_clk; +wire [31:0] dma_addr_reg_wb_clk; +wire [7:0] clock_divider_reg_wb_clk; + +wire [31:0] argument_reg_sd_clk; +wire [`CMD_REG_SIZE-1:0] command_reg_sd_clk; +wire [15:0] timeout_reg_sd_clk; +wire [0:0] software_reset_reg_sd_clk; +wire [31:0] response_0_reg_sd_clk; +wire [31:0] response_1_reg_sd_clk; +wire [31:0] response_2_reg_sd_clk; +wire [31:0] response_3_reg_sd_clk; +wire [`BLKSIZE_W-1:0] block_size_reg_sd_clk; +wire [15:0] controll_setting_reg_sd_clk; +wire [`INT_CMD_SIZE-1:0] cmd_int_status_reg_sd_clk; +wire [2:0] data_int_status_reg_sd_clk; +wire [`INT_CMD_SIZE-1:0] cmd_int_enable_reg_sd_clk; +wire [2:0] data_int_enable_reg_sd_clk; +wire [`BLKCNT_W-1:0] block_count_reg_sd_clk; +wire [31:0] dma_addr_reg_sd_clk; +wire [7:0] clock_divider_reg_sd_clk; + +sd_clock_divider clock_divider0( + .CLK (sd_clk_i_pad), + .DIVIDER (clock_divider_reg_sd_clk), + .RST (wb_rst_i), + .SD_CLK (sd_clk_o) + ); + +assign sd_clk_o_pad = sd_clk_o ; + +sd_cmd_master sd_cmd_master0( + .sd_clk (sd_clk_o), + .rst (wb_rst_i | software_reset_reg_sd_clk[0]), + .start_i (cmd_start_sd_clk), + .int_status_rst_i(cmd_int_rst_sd_clk), + .setting_o (cmd_setting), + .start_xfr_o (cmd_start_tx), + .go_idle_o (go_idle), + .cmd_o (cmd), + .response_i (cmd_response), + .crc_ok_i (cmd_crc_ok), + .index_ok_i (cmd_index_ok), + .busy_i (sd_data_busy), + .finish_i (cmd_finish), + //input card_detect, + .argument_i (argument_reg_sd_clk), + .command_i (command_reg_sd_clk), + .timeout_i (timeout_reg_sd_clk), + .int_status_o (cmd_int_status_reg_sd_clk), + .response_0_o (response_0_reg_sd_clk), + .response_1_o (response_1_reg_sd_clk), + .response_2_o (response_2_reg_sd_clk), + .response_3_o (response_3_reg_sd_clk) + ); + +sd_cmd_serial_host cmd_serial_host0( + .sd_clk (sd_clk_o), + .rst (wb_rst_i | software_reset_reg_sd_clk[0] | go_idle), + .setting_i (cmd_setting), + .cmd_i (cmd), + .start_i (cmd_start_tx), + .finish_o (cmd_finish), + .response_o (cmd_response), + .crc_ok_o (cmd_crc_ok), + .index_ok_o (cmd_index_ok), + .cmd_dat_i (sd_cmd_dat_i), + .cmd_out_o (sd_cmd_out_o), + .cmd_oe_o (sd_cmd_oe_o) + ); + +sd_data_master sd_data_master0( + .sd_clk (sd_clk_o), + .rst (wb_rst_i | software_reset_reg_sd_clk[0]), + .start_tx_i (data_start_tx), + .start_rx_i (data_start_rx), + .d_write_o (d_write), + .d_read_o (d_read), + .start_tx_fifo_o (start_tx_fifo), + .start_rx_fifo_o (start_rx_fifo), + .tx_fifo_empty_i (tx_fifo_empty), + .tx_fifo_full_i (tx_fifo_full), + .rx_fifo_full_i (rx_fifo_full), + .xfr_complete_i (!data_busy), + .crc_ok_i (data_crc_ok), + .int_status_o (data_int_status_reg_sd_clk), + .int_status_rst_i (data_int_rst_sd_clk) + ); + +sd_data_serial_host sd_data_serial_host0( + .sd_clk (sd_clk_o), + .rst (wb_rst_i | software_reset_reg_sd_clk[0]), + .data_in (data_out_tx_fifo), + .rd (rd_fifo), + .data_out (data_in_rx_fifo), + .we (we_fifo), + .DAT_oe_o (sd_dat_oe_o), + .DAT_dat_o (sd_dat_out_o), + .DAT_dat_i (sd_dat_dat_i), + .blksize (block_size_reg_sd_clk), + .bus_4bit (controll_setting_reg_sd_clk[0]), + .blkcnt (block_count_reg_sd_clk), + .start ({d_read, d_write}), + .sd_data_busy (sd_data_busy), + .busy (data_busy), + .crc_ok (data_crc_ok) + ); + +sd_fifo_filler sd_fifo_filler0( + .wb_clk (wb_clk_i), + .rst (wb_rst_i | software_reset_reg_sd_clk[0]), + .wbm_adr_o (m_wb_adr_o), + .wbm_we_o (m_wb_we_o), + .wbm_dat_o (m_wb_dat_o), + .wbm_dat_i (m_wb_dat_i), + .wbm_cyc_o (m_wb_cyc_o), + .wbm_stb_o (m_wb_stb_o), + .wbm_ack_i (m_wb_ack_i), + .en_rx_i (start_rx_fifo), + .en_tx_i (start_tx_fifo), + .adr_i (dma_addr_reg_sd_clk), + .sd_clk (sd_clk_o), + .dat_i (data_in_rx_fifo), + .dat_o (data_out_tx_fifo), + .wr_i (we_fifo), + .rd_i (rd_fifo), + .sd_empty_o (tx_fifo_empty), + .sd_full_o (rx_fifo_full), + .wb_empty_o (), + .wb_full_o (tx_fifo_full) + ); + +sd_data_xfer_trig sd_data_xfer_trig0 ( + .sd_clk (sd_clk_o), + .rst (wb_rst_i | software_reset_reg_sd_clk[0]), + .cmd_with_data_start_i (cmd_start_sd_clk & (command_reg_sd_clk[`CMD_WITH_DATA] != 2'b00)), + .r_w_i (command_reg_sd_clk[`CMD_WITH_DATA] == 2'b01), + .cmd_int_status_i (cmd_int_status_reg_sd_clk), + .start_tx_o (data_start_tx), + .start_rx_o (data_start_rx) + ); + +sd_controller_wb sd_controller_wb0( + .wb_clk_i (wb_clk_i), + .wb_rst_i (wb_rst_i), + .wb_dat_i (wb_dat_i), + .wb_dat_o (wb_dat_o), + .wb_adr_i (wb_adr_i), + .wb_sel_i (wb_sel_i), + .wb_we_i (wb_we_i), + .wb_stb_i (wb_stb_i), + .wb_cyc_i (wb_cyc_i), + .wb_ack_o (wb_ack_o), + .cmd_start (cmd_start), + .data_int_rst (data_int_rst), + .cmd_int_rst (cmd_int_rst), + .argument_reg (argument_reg_wb_clk), + .command_reg (command_reg_wb_clk), + .response_0_reg (response_0_reg_wb_clk), + .response_1_reg (response_1_reg_wb_clk), + .response_2_reg (response_2_reg_wb_clk), + .response_3_reg (response_3_reg_wb_clk), + .software_reset_reg (software_reset_reg_wb_clk), + .timeout_reg (timeout_reg_wb_clk), + .block_size_reg (block_size_reg_wb_clk), + .controll_setting_reg (controll_setting_reg_wb_clk), + .cmd_int_status_reg (cmd_int_status_reg_wb_clk), + .cmd_int_enable_reg (cmd_int_enable_reg_wb_clk), + .clock_divider_reg (clock_divider_reg_wb_clk), + .block_count_reg (block_count_reg_wb_clk), + .dma_addr_reg (dma_addr_reg_wb_clk), + .data_int_status_reg (data_int_status_reg_wb_clk), + .data_int_enable_reg (data_int_enable_reg_wb_clk) + ); + +//clock domain crossing regiters +//assign cmd_start_sd_clk = cmd_start_wb_clk; +//assign data_int_rst_sd_clk = data_int_rst_wb_clk; +//assign cmd_int_rst_sd_clk = cmd_int_rst_wb_clk; +//assign argument_reg_sd_clk = argument_reg_wb_clk; +//assign command_reg_sd_clk = command_reg_wb_clk; +//assign response_0_reg_wb_clk = response_0_reg_sd_clk; +//assign response_1_reg_wb_clk = response_1_reg_sd_clk; +//assign response_2_reg_wb_clk = response_2_reg_sd_clk; +//assign response_3_reg_wb_clk = response_3_reg_sd_clk; +//assign software_reset_reg_sd_clk = software_reset_reg_wb_clk; +//assign timeout_reg_sd_clk = timeout_reg_wb_clk; +//assign block_size_reg_sd_clk = block_size_reg_wb_clk; +//assign controll_setting_reg_sd_clk = controll_setting_reg_wb_clk; +//assign cmd_int_status_reg_wb_clk = cmd_int_status_reg_sd_clk; +//assign cmd_int_enable_reg_sd_clk = cmd_int_enable_reg_wb_clk; +//assign clock_divider_reg_sd_clk = clock_divider_reg_wb_clk; +//assign block_count_reg_sd_clk = block_count_reg_wb_clk; +//assign dma_addr_reg_sd_clk = dma_addr_reg_wb_clk; +//assign data_int_status_reg_wb_clk = data_int_status_reg_sd_clk; +//assign data_int_enable_reg_sd_clk = data_int_enable_reg_wb_clk; + +edge_detect cmd_start_edge(.rst(wb_rst_i), .clk(wb_clk_i), .sig(cmd_start), .rise(cmd_start_wb_clk), .fall()); +edge_detect data_int_rst_edge(.rst(wb_rst_i), .clk(wb_clk_i), .sig(data_int_rst), .rise(data_int_rst_wb_clk), .fall()); +edge_detect cmd_int_rst_edge(.rst(wb_rst_i), .clk(wb_clk_i), .sig(cmd_int_rst), .rise(cmd_int_rst_wb_clk), .fall()); +monostable_domain_cross cmd_start_cross(wb_rst_i, wb_clk_i, cmd_start_wb_clk, sd_clk_o, cmd_start_sd_clk); +monostable_domain_cross data_int_rst_cross(wb_rst_i, wb_clk_i, data_int_rst_wb_clk, sd_clk_o, data_int_rst_sd_clk); +monostable_domain_cross cmd_int_rst_cross(wb_rst_i, wb_clk_i, cmd_int_rst_wb_clk, sd_clk_o, cmd_int_rst_sd_clk); +bistable_domain_cross #(32) argument_reg_cross(wb_rst_i, wb_clk_i, argument_reg_wb_clk, sd_clk_o, argument_reg_sd_clk); +bistable_domain_cross #(`CMD_REG_SIZE) command_reg_cross(wb_rst_i, wb_clk_i, command_reg_wb_clk, sd_clk_o, command_reg_sd_clk); +bistable_domain_cross #(32) response_0_reg_cross(wb_rst_i, sd_clk_o, response_0_reg_sd_clk, wb_clk_i, response_0_reg_wb_clk); +bistable_domain_cross #(32) response_1_reg_cross(wb_rst_i, sd_clk_o, response_1_reg_sd_clk, wb_clk_i, response_1_reg_wb_clk); +bistable_domain_cross #(32) response_2_reg_cross(wb_rst_i, sd_clk_o, response_2_reg_sd_clk, wb_clk_i, response_2_reg_wb_clk); +bistable_domain_cross #(32) response_3_reg_cross(wb_rst_i, sd_clk_o, response_3_reg_sd_clk, wb_clk_i, response_3_reg_wb_clk); +bistable_domain_cross software_reset_reg_cross(wb_rst_i, wb_clk_i, software_reset_reg_wb_clk, sd_clk_o, software_reset_reg_sd_clk); +bistable_domain_cross #(16) timeout_reg_cross(wb_rst_i, wb_clk_i, timeout_reg_wb_clk, sd_clk_o, timeout_reg_sd_clk); +bistable_domain_cross #(`BLKSIZE_W) block_size_reg_cross(wb_rst_i, wb_clk_i, block_size_reg_wb_clk, sd_clk_o, block_size_reg_sd_clk); +bistable_domain_cross #(16) controll_setting_reg_cross(wb_rst_i, wb_clk_i, controll_setting_reg_wb_clk, sd_clk_o, controll_setting_reg_sd_clk); +bistable_domain_cross #(`INT_CMD_SIZE) cmd_int_status_reg_cross(wb_rst_i, sd_clk_o, cmd_int_status_reg_sd_clk, wb_clk_i, cmd_int_status_reg_wb_clk); +bistable_domain_cross #(`INT_CMD_SIZE) cmd_int_enable_reg_cross(wb_rst_i, wb_clk_i, cmd_int_enable_reg_wb_clk, sd_clk_o, cmd_int_enable_reg_sd_clk); +bistable_domain_cross #(8) clock_divider_reg_cross(wb_rst_i, wb_clk_i, clock_divider_reg_wb_clk, sd_clk_i_pad, clock_divider_reg_sd_clk); +bistable_domain_cross #(`BLKCNT_W) block_count_reg_cross(wb_rst_i, wb_clk_i, block_count_reg_wb_clk, sd_clk_o, block_count_reg_sd_clk); +bistable_domain_cross #(32) dma_addr_reg_cross(wb_rst_i, wb_clk_i, dma_addr_reg_wb_clk, sd_clk_o, dma_addr_reg_sd_clk); +bistable_domain_cross #(`INT_DATA_SIZE) data_int_status_reg_cross(wb_rst_i, sd_clk_o, data_int_status_reg_sd_clk, wb_clk_i, data_int_status_reg_wb_clk); +bistable_domain_cross #(`INT_DATA_SIZE) data_int_enable_reg_cross(wb_rst_i, wb_clk_i, data_int_enable_reg_wb_clk, sd_clk_o, data_int_enable_reg_sd_clk); + +assign m_wb_cti_o = 3'b000; +assign m_wb_bte_o = 2'b00; + +assign int_cmd = |(cmd_int_status_reg_wb_clk & cmd_int_enable_reg_wb_clk); +assign int_data = |(data_int_status_reg_wb_clk & data_int_enable_reg_wb_clk); + +assign m_wb_sel_o = 4'b1111; + +endmodule diff --git a/BENCHMARK/sdc_controller/sdc_controller_yosys.blif b/BENCHMARK/sdc_controller/sdc_controller_yosys.blif new file mode 100644 index 00000000..66a08645 --- /dev/null +++ b/BENCHMARK/sdc_controller/sdc_controller_yosys.blif @@ -0,0 +1,24835 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model sdc_controller +.inputs wb_clk_i wb_rst_i wb_dat_i(0) wb_dat_i(1) wb_dat_i(2) wb_dat_i(3) wb_dat_i(4) wb_dat_i(5) wb_dat_i(6) wb_dat_i(7) wb_dat_i(8) wb_dat_i(9) wb_dat_i(10) wb_dat_i(11) wb_dat_i(12) wb_dat_i(13) wb_dat_i(14) wb_dat_i(15) wb_dat_i(16) wb_dat_i(17) wb_dat_i(18) wb_dat_i(19) wb_dat_i(20) wb_dat_i(21) wb_dat_i(22) wb_dat_i(23) wb_dat_i(24) wb_dat_i(25) wb_dat_i(26) wb_dat_i(27) wb_dat_i(28) wb_dat_i(29) wb_dat_i(30) wb_dat_i(31) wb_adr_i(0) wb_adr_i(1) wb_adr_i(2) wb_adr_i(3) wb_adr_i(4) wb_adr_i(5) wb_adr_i(6) wb_adr_i(7) wb_sel_i(0) wb_sel_i(1) wb_sel_i(2) wb_sel_i(3) wb_we_i wb_cyc_i wb_stb_i m_wb_dat_i(0) m_wb_dat_i(1) m_wb_dat_i(2) m_wb_dat_i(3) m_wb_dat_i(4) m_wb_dat_i(5) m_wb_dat_i(6) m_wb_dat_i(7) m_wb_dat_i(8) m_wb_dat_i(9) m_wb_dat_i(10) m_wb_dat_i(11) m_wb_dat_i(12) m_wb_dat_i(13) m_wb_dat_i(14) m_wb_dat_i(15) m_wb_dat_i(16) m_wb_dat_i(17) m_wb_dat_i(18) m_wb_dat_i(19) m_wb_dat_i(20) m_wb_dat_i(21) m_wb_dat_i(22) m_wb_dat_i(23) m_wb_dat_i(24) m_wb_dat_i(25) m_wb_dat_i(26) m_wb_dat_i(27) m_wb_dat_i(28) m_wb_dat_i(29) m_wb_dat_i(30) m_wb_dat_i(31) m_wb_ack_i sd_cmd_dat_i sd_dat_dat_i(0) sd_dat_dat_i(1) sd_dat_dat_i(2) sd_dat_dat_i(3) sd_clk_i_pad +.outputs wb_dat_o(0) wb_dat_o(1) wb_dat_o(2) wb_dat_o(3) wb_dat_o(4) wb_dat_o(5) wb_dat_o(6) wb_dat_o(7) wb_dat_o(8) wb_dat_o(9) wb_dat_o(10) wb_dat_o(11) wb_dat_o(12) wb_dat_o(13) wb_dat_o(14) wb_dat_o(15) wb_dat_o(16) wb_dat_o(17) wb_dat_o(18) wb_dat_o(19) wb_dat_o(20) wb_dat_o(21) wb_dat_o(22) wb_dat_o(23) wb_dat_o(24) wb_dat_o(25) wb_dat_o(26) wb_dat_o(27) wb_dat_o(28) wb_dat_o(29) wb_dat_o(30) wb_dat_o(31) wb_ack_o m_wb_dat_o(0) m_wb_dat_o(1) m_wb_dat_o(2) m_wb_dat_o(3) m_wb_dat_o(4) m_wb_dat_o(5) m_wb_dat_o(6) m_wb_dat_o(7) m_wb_dat_o(8) m_wb_dat_o(9) m_wb_dat_o(10) m_wb_dat_o(11) m_wb_dat_o(12) m_wb_dat_o(13) m_wb_dat_o(14) m_wb_dat_o(15) m_wb_dat_o(16) m_wb_dat_o(17) m_wb_dat_o(18) m_wb_dat_o(19) m_wb_dat_o(20) m_wb_dat_o(21) m_wb_dat_o(22) m_wb_dat_o(23) m_wb_dat_o(24) m_wb_dat_o(25) m_wb_dat_o(26) m_wb_dat_o(27) m_wb_dat_o(28) m_wb_dat_o(29) m_wb_dat_o(30) m_wb_dat_o(31) m_wb_adr_o(0) m_wb_adr_o(1) m_wb_adr_o(2) m_wb_adr_o(3) m_wb_adr_o(4) m_wb_adr_o(5) m_wb_adr_o(6) m_wb_adr_o(7) m_wb_adr_o(8) m_wb_adr_o(9) m_wb_adr_o(10) m_wb_adr_o(11) m_wb_adr_o(12) m_wb_adr_o(13) m_wb_adr_o(14) m_wb_adr_o(15) m_wb_adr_o(16) m_wb_adr_o(17) m_wb_adr_o(18) m_wb_adr_o(19) m_wb_adr_o(20) m_wb_adr_o(21) m_wb_adr_o(22) m_wb_adr_o(23) m_wb_adr_o(24) m_wb_adr_o(25) m_wb_adr_o(26) m_wb_adr_o(27) m_wb_adr_o(28) m_wb_adr_o(29) m_wb_adr_o(30) m_wb_adr_o(31) m_wb_sel_o(0) m_wb_sel_o(1) m_wb_sel_o(2) m_wb_sel_o(3) m_wb_we_o m_wb_cyc_o m_wb_stb_o m_wb_cti_o(0) m_wb_cti_o(1) m_wb_cti_o(2) m_wb_bte_o(0) m_wb_bte_o(1) sd_cmd_out_o sd_cmd_oe_o sd_dat_out_o(0) sd_dat_out_o(1) sd_dat_out_o(2) sd_dat_out_o(3) sd_dat_oe_o sd_clk_o_pad int_cmd int_data +.names $false +.names $true +1 +.names $undef +.subckt logic_1 a=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe +.subckt logic_0 a=sd_data_serial_host0.busy +.subckt out_buff A=$iopadmap$int_cmd Q=int_cmd +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$int_data Q=int_data +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=m_wb_ack_i Q=sd_fifo_filler0.wbm_ack_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(0) Q=m_wb_adr_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(1) Q=m_wb_adr_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(10) Q=m_wb_adr_o(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(11) Q=m_wb_adr_o(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(12) Q=m_wb_adr_o(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(13) Q=m_wb_adr_o(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(14) Q=m_wb_adr_o(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(15) Q=m_wb_adr_o(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(16) Q=m_wb_adr_o(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(17) Q=m_wb_adr_o(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(18) Q=m_wb_adr_o(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(19) Q=m_wb_adr_o(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(2) Q=m_wb_adr_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(20) Q=m_wb_adr_o(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(21) Q=m_wb_adr_o(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(22) Q=m_wb_adr_o(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(23) Q=m_wb_adr_o(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(24) Q=m_wb_adr_o(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(25) Q=m_wb_adr_o(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(26) Q=m_wb_adr_o(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(27) Q=m_wb_adr_o(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(28) Q=m_wb_adr_o(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(29) Q=m_wb_adr_o(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(3) Q=m_wb_adr_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(30) Q=m_wb_adr_o(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(31) Q=m_wb_adr_o(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(4) Q=m_wb_adr_o(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(5) Q=m_wb_adr_o(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(6) Q=m_wb_adr_o(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(7) Q=m_wb_adr_o(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(8) Q=m_wb_adr_o(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_adr_o(9) Q=m_wb_adr_o(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_data_serial_host0.busy Q=m_wb_bte_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_data_serial_host0.busy Q=m_wb_bte_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_data_serial_host0.busy Q=m_wb_cti_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_data_serial_host0.busy Q=m_wb_cti_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_data_serial_host0.busy Q=m_wb_cti_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_cyc_o Q=m_wb_cyc_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=m_wb_dat_i(0) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(1) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(10) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(11) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(12) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(13) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(14) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(15) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(16) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(17) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(18) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(19) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(2) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(20) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(21) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(22) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(23) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(24) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(25) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(26) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(27) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(28) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(29) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(3) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(30) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(31) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(4) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(5) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(6) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(7) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(8) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=m_wb_dat_i(9) Q=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(0) Q=m_wb_dat_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(1) Q=m_wb_dat_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(10) Q=m_wb_dat_o(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(11) Q=m_wb_dat_o(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(12) Q=m_wb_dat_o(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(13) Q=m_wb_dat_o(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(14) Q=m_wb_dat_o(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(15) Q=m_wb_dat_o(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(16) Q=m_wb_dat_o(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(17) Q=m_wb_dat_o(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(18) Q=m_wb_dat_o(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(19) Q=m_wb_dat_o(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(2) Q=m_wb_dat_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(20) Q=m_wb_dat_o(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(21) Q=m_wb_dat_o(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(22) Q=m_wb_dat_o(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(23) Q=m_wb_dat_o(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(24) Q=m_wb_dat_o(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(25) Q=m_wb_dat_o(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(26) Q=m_wb_dat_o(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(27) Q=m_wb_dat_o(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(28) Q=m_wb_dat_o(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(29) Q=m_wb_dat_o(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(3) Q=m_wb_dat_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(30) Q=m_wb_dat_o(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(31) Q=m_wb_dat_o(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(4) Q=m_wb_dat_o(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(5) Q=m_wb_dat_o(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(6) Q=m_wb_dat_o(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(7) Q=m_wb_dat_o(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(8) Q=m_wb_dat_o(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.dout(9) Q=m_wb_dat_o(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe Q=m_wb_sel_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe Q=m_wb_sel_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe Q=m_wb_sel_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe Q=m_wb_sel_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_stb_o Q=m_wb_stb_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_fifo_filler0.wbm_we_o Q=m_wb_we_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=sd_clk_i_pad Q=clock_divider0.CLK +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=argument_reg_cross.clk_b Q=sd_clk_o_pad +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=sd_cmd_dat_i Q=cmd_serial_host0.cmd_dat_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=cmd_serial_host0.cmd_oe_o Q=sd_cmd_oe_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cmd_serial_host0.cmd_out_o Q=sd_cmd_out_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=sd_dat_dat_i(0) Q=sd_data_serial_host0.DAT_dat_i(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=sd_dat_dat_i(1) Q=sd_data_serial_host0.DAT_dat_i(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=sd_dat_dat_i(2) Q=sd_data_serial_host0.DAT_dat_i(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=sd_dat_dat_i(3) Q=sd_data_serial_host0.DAT_dat_i(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=sd_data_serial_host0.DAT_oe_o Q=sd_dat_oe_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_data_serial_host0.DAT_dat_o(0) Q=sd_dat_out_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_data_serial_host0.DAT_dat_o(1) Q=sd_dat_out_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_data_serial_host0.DAT_dat_o(2) Q=sd_dat_out_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_data_serial_host0.DAT_dat_o(3) Q=sd_dat_out_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_ack_o Q=wb_ack_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=wb_adr_i(0) Q=sd_controller_wb0.wb_adr_i(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_adr_i(1) Q=sd_controller_wb0.wb_adr_i(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_adr_i(2) Q=sd_controller_wb0.wb_adr_i(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_adr_i(3) Q=sd_controller_wb0.wb_adr_i(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_adr_i(4) Q=sd_controller_wb0.wb_adr_i(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_adr_i(5) Q=sd_controller_wb0.wb_adr_i(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_adr_i(6) Q=sd_controller_wb0.wb_adr_i(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_adr_i(7) Q=sd_controller_wb0.wb_adr_i(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_clk_i Q=argument_reg_cross.clk_a +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_cyc_i Q=sd_controller_wb0.wb_cyc_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(0) Q=sd_controller_wb0.wb_dat_i(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(1) Q=sd_controller_wb0.wb_dat_i(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(10) Q=sd_controller_wb0.wb_dat_i(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(11) Q=sd_controller_wb0.wb_dat_i(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(12) Q=sd_controller_wb0.wb_dat_i(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(13) Q=sd_controller_wb0.wb_dat_i(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(14) Q=sd_controller_wb0.wb_dat_i(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(15) Q=sd_controller_wb0.wb_dat_i(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(16) Q=sd_controller_wb0.wb_dat_i(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(17) Q=sd_controller_wb0.wb_dat_i(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(18) Q=sd_controller_wb0.wb_dat_i(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(19) Q=sd_controller_wb0.wb_dat_i(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(2) Q=sd_controller_wb0.wb_dat_i(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(20) Q=sd_controller_wb0.wb_dat_i(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(21) Q=sd_controller_wb0.wb_dat_i(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(22) Q=sd_controller_wb0.wb_dat_i(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(23) Q=sd_controller_wb0.wb_dat_i(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(24) Q=sd_controller_wb0.wb_dat_i(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(25) Q=sd_controller_wb0.wb_dat_i(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(26) Q=sd_controller_wb0.wb_dat_i(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(27) Q=sd_controller_wb0.wb_dat_i(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(28) Q=sd_controller_wb0.wb_dat_i(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(29) Q=sd_controller_wb0.wb_dat_i(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(3) Q=sd_controller_wb0.wb_dat_i(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(30) Q=sd_controller_wb0.wb_dat_i(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(31) Q=sd_controller_wb0.wb_dat_i(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(4) Q=sd_controller_wb0.wb_dat_i(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(5) Q=sd_controller_wb0.wb_dat_i(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(6) Q=sd_controller_wb0.wb_dat_i(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(7) Q=sd_controller_wb0.wb_dat_i(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(8) Q=sd_controller_wb0.wb_dat_i(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_dat_i(9) Q=sd_controller_wb0.wb_dat_i(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(0) Q=wb_dat_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(1) Q=wb_dat_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(10) Q=wb_dat_o(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(11) Q=wb_dat_o(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(12) Q=wb_dat_o(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(13) Q=wb_dat_o(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(14) Q=wb_dat_o(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(15) Q=wb_dat_o(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(16) Q=wb_dat_o(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(17) Q=wb_dat_o(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(18) Q=wb_dat_o(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(19) Q=wb_dat_o(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(2) Q=wb_dat_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(20) Q=wb_dat_o(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(21) Q=wb_dat_o(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(22) Q=wb_dat_o(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(23) Q=wb_dat_o(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(24) Q=wb_dat_o(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(25) Q=wb_dat_o(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(26) Q=wb_dat_o(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(27) Q=wb_dat_o(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(28) Q=wb_dat_o(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(29) Q=wb_dat_o(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(3) Q=wb_dat_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(30) Q=wb_dat_o(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(31) Q=wb_dat_o(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(4) Q=wb_dat_o(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(5) Q=wb_dat_o(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(6) Q=wb_dat_o(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(7) Q=wb_dat_o(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(8) Q=wb_dat_o(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=sd_controller_wb0.wb_dat_o(9) Q=wb_dat_o(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=wb_rst_i Q=argument_reg_cross.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_stb_i Q=sd_controller_wb0.wb_stb_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=wb_we_i Q=sd_controller_wb0.wb_we_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](31) D=argument_reg_cross.in(31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](30) D=argument_reg_cross.in(30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](21) D=argument_reg_cross.in(21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](20) D=argument_reg_cross.in(20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](19) D=argument_reg_cross.in(19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](18) D=argument_reg_cross.in(18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](17) D=argument_reg_cross.in(17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](16) D=argument_reg_cross.in(16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](15) D=argument_reg_cross.in(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](14) D=argument_reg_cross.in(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](13) D=argument_reg_cross.in(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](12) D=argument_reg_cross.in(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](29) D=argument_reg_cross.in(29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](11) D=argument_reg_cross.in(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](10) D=argument_reg_cross.in(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](9) D=argument_reg_cross.in(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](8) D=argument_reg_cross.in(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](7) D=argument_reg_cross.in(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](6) D=argument_reg_cross.in(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](5) D=argument_reg_cross.in(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](4) D=argument_reg_cross.in(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](3) D=argument_reg_cross.in(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](2) D=argument_reg_cross.in(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](28) D=argument_reg_cross.in(28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](1) D=argument_reg_cross.in(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](0) D=argument_reg_cross.in(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](27) D=argument_reg_cross.in(27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](26) D=argument_reg_cross.in(26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](25) D=argument_reg_cross.in(25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](24) D=argument_reg_cross.in(24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](23) D=argument_reg_cross.in(23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.sync_clk_b[0](22) D=argument_reg_cross.in(22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(31) D=argument_reg_cross.sync_clk_b[0](31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(30) D=argument_reg_cross.sync_clk_b[0](30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(21) D=argument_reg_cross.sync_clk_b[0](21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(20) D=argument_reg_cross.sync_clk_b[0](20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(19) D=argument_reg_cross.sync_clk_b[0](19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(18) D=argument_reg_cross.sync_clk_b[0](18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(17) D=argument_reg_cross.sync_clk_b[0](17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(16) D=argument_reg_cross.sync_clk_b[0](16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(15) D=argument_reg_cross.sync_clk_b[0](15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(14) D=argument_reg_cross.sync_clk_b[0](14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(13) D=argument_reg_cross.sync_clk_b[0](13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(12) D=argument_reg_cross.sync_clk_b[0](12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(29) D=argument_reg_cross.sync_clk_b[0](29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(11) D=argument_reg_cross.sync_clk_b[0](11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(10) D=argument_reg_cross.sync_clk_b[0](10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(9) D=argument_reg_cross.sync_clk_b[0](9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(8) D=argument_reg_cross.sync_clk_b[0](8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(7) D=argument_reg_cross.sync_clk_b[0](7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(6) D=argument_reg_cross.sync_clk_b[0](6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(5) D=argument_reg_cross.sync_clk_b[0](5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(4) D=argument_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(3) D=argument_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(2) D=argument_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(28) D=argument_reg_cross.sync_clk_b[0](28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(1) D=argument_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(0) D=argument_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(27) D=argument_reg_cross.sync_clk_b[0](27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(26) D=argument_reg_cross.sync_clk_b[0](26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(25) D=argument_reg_cross.sync_clk_b[0](25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(24) D=argument_reg_cross.sync_clk_b[0](24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(23) D=argument_reg_cross.sync_clk_b[0](23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=argument_reg_cross.out(22) D=argument_reg_cross.sync_clk_b[0](22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:385.29-385.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](15) D=block_count_reg_cross.in(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](14) D=block_count_reg_cross.in(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](5) D=block_count_reg_cross.in(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](4) D=block_count_reg_cross.in(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](3) D=block_count_reg_cross.in(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](2) D=block_count_reg_cross.in(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](1) D=block_count_reg_cross.in(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](0) D=block_count_reg_cross.in(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](13) D=block_count_reg_cross.in(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](12) D=block_count_reg_cross.in(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](11) D=block_count_reg_cross.in(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](10) D=block_count_reg_cross.in(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](9) D=block_count_reg_cross.in(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](8) D=block_count_reg_cross.in(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](7) D=block_count_reg_cross.in(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.sync_clk_b[0](6) D=block_count_reg_cross.in(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(15) D=block_count_reg_cross.sync_clk_b[0](15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(14) D=block_count_reg_cross.sync_clk_b[0](14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(5) D=block_count_reg_cross.sync_clk_b[0](5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(4) D=block_count_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(3) D=block_count_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(2) D=block_count_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(1) D=block_count_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(0) D=block_count_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(13) D=block_count_reg_cross.sync_clk_b[0](13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(12) D=block_count_reg_cross.sync_clk_b[0](12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(11) D=block_count_reg_cross.sync_clk_b[0](11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(10) D=block_count_reg_cross.sync_clk_b[0](10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(9) D=block_count_reg_cross.sync_clk_b[0](9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(8) D=block_count_reg_cross.sync_clk_b[0](8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(7) D=block_count_reg_cross.sync_clk_b[0](7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_count_reg_cross.out(6) D=block_count_reg_cross.sync_clk_b[0](6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:398.29-398.128|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](11) D=block_size_reg_cross.in(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](10) D=block_size_reg_cross.in(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](1) D=block_size_reg_cross.in(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](0) D=block_size_reg_cross.in(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](9) D=block_size_reg_cross.in(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](8) D=block_size_reg_cross.in(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](7) D=block_size_reg_cross.in(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](6) D=block_size_reg_cross.in(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](5) D=block_size_reg_cross.in(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](4) D=block_size_reg_cross.in(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](3) D=block_size_reg_cross.in(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.sync_clk_b[0](2) D=block_size_reg_cross.in(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(11) D=block_size_reg_cross.sync_clk_b[0](11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(10) D=block_size_reg_cross.sync_clk_b[0](10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(1) D=block_size_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(0) D=block_size_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(9) D=block_size_reg_cross.sync_clk_b[0](9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(8) D=block_size_reg_cross.sync_clk_b[0](8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(7) D=block_size_reg_cross.sync_clk_b[0](7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(6) D=block_size_reg_cross.sync_clk_b[0](6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(5) D=block_size_reg_cross.sync_clk_b[0](5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(4) D=block_size_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(3) D=block_size_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=block_size_reg_cross.out(2) D=block_size_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:393.29-393.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider0.ClockDiv(7) D=clock_divider0.ClockDiv_ff_CQZ_D QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:204.18-209.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_clock_divider.v:62.1-75.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider0.ClockDiv(6) D=clock_divider0.ClockDiv_ff_CQZ_1_D QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:204.18-209.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_clock_divider.v:62.1-75.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=clock_divider0.ClockDiv(6) I2=clock_divider0.ClockDiv_ff_CQZ_D_LUT4_O_I0 I3=clock_divider0.SD_CLK_O_ff_CQZ_QEN O=clock_divider0.ClockDiv_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=clock_divider0.ClockDiv(5) D=clock_divider0.ClockDiv_ff_CQZ_2_D QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:204.18-209.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_clock_divider.v:62.1-75.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=clock_divider0.ClockDiv_ff_CQZ_3_D_LUT4_O_I2 I1=clock_divider0.ClockDiv(4) I2=clock_divider0.SD_CLK_O_ff_CQZ_QEN I3=clock_divider0.ClockDiv(5) O=clock_divider0.ClockDiv_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=clock_divider0.ClockDiv(4) D=clock_divider0.ClockDiv_ff_CQZ_3_D QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:204.18-209.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_clock_divider.v:62.1-75.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=clock_divider0.ClockDiv(4) I2=clock_divider0.ClockDiv_ff_CQZ_3_D_LUT4_O_I2 I3=clock_divider0.SD_CLK_O_ff_CQZ_QEN O=clock_divider0.ClockDiv_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=clock_divider0.ClockDiv(0) I1=clock_divider0.ClockDiv(1) I2=clock_divider0.ClockDiv(2) I3=clock_divider0.ClockDiv(3) O=clock_divider0.ClockDiv_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=clock_divider0.ClockDiv(3) D=clock_divider0.ClockDiv_ff_CQZ_4_D QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:204.18-209.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_clock_divider.v:62.1-75.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=clock_divider0.ClockDiv_ff_CQZ_4_D_LUT4_O_I2 I3=clock_divider0.SD_CLK_O_ff_CQZ_QEN O=clock_divider0.ClockDiv_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=clock_divider0.ClockDiv(0) I1=clock_divider0.ClockDiv(1) I2=clock_divider0.ClockDiv(2) I3=clock_divider0.ClockDiv(3) O=clock_divider0.ClockDiv_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=clock_divider0.ClockDiv(2) D=clock_divider0.ClockDiv_ff_CQZ_5_D QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:204.18-209.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_clock_divider.v:62.1-75.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=clock_divider0.ClockDiv(0) I1=clock_divider0.ClockDiv(1) I2=clock_divider0.SD_CLK_O_ff_CQZ_QEN I3=clock_divider0.ClockDiv(2) O=clock_divider0.ClockDiv_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=clock_divider0.ClockDiv(1) D=clock_divider0.ClockDiv_ff_CQZ_6_D QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:204.18-209.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_clock_divider.v:62.1-75.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=clock_divider0.ClockDiv(1) I2=clock_divider0.ClockDiv(0) I3=clock_divider0.SD_CLK_O_ff_CQZ_QEN O=clock_divider0.ClockDiv_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=clock_divider0.ClockDiv(0) D=clock_divider0.ClockDiv_ff_CQZ_7_D QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:204.18-209.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_clock_divider.v:62.1-75.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=clock_divider0.ClockDiv(0) I3=clock_divider0.SD_CLK_O_ff_CQZ_QEN O=clock_divider0.ClockDiv_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=clock_divider0.ClockDiv_ff_CQZ_D_LUT4_O_I0 I1=clock_divider0.ClockDiv(6) I2=clock_divider0.SD_CLK_O_ff_CQZ_QEN I3=clock_divider0.ClockDiv(7) O=clock_divider0.ClockDiv_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=clock_divider0.ClockDiv(5) I2=clock_divider0.ClockDiv(4) I3=clock_divider0.ClockDiv_ff_CQZ_3_D_LUT4_O_I2 O=clock_divider0.ClockDiv_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=argument_reg_cross.clk_b D=clock_divider0.SD_CLK_O_ff_CQZ_D QCK=clock_divider0.CLK QEN=clock_divider0.SD_CLK_O_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:204.18-209.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_clock_divider.v:62.1-75.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.busy I3=argument_reg_cross.clk_b O=clock_divider0.SD_CLK_O_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt LUT4 I0=clock_divider0.SD_CLK_O_ff_CQZ_QEN_LUT4_O_I0 I1=clock_divider0.SD_CLK_O_ff_CQZ_QEN_LUT4_O_I1 I2=clock_divider0.SD_CLK_O_ff_CQZ_QEN_LUT4_O_I2 I3=clock_divider0.SD_CLK_O_ff_CQZ_QEN_LUT4_O_I3 O=clock_divider0.SD_CLK_O_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=clock_divider0.ClockDiv(1) I1=clock_divider0.DIVIDER(1) I2=clock_divider0.ClockDiv(6) I3=clock_divider0.DIVIDER(6) O=clock_divider0.SD_CLK_O_ff_CQZ_QEN_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=clock_divider0.ClockDiv(4) I1=clock_divider0.DIVIDER(4) I2=clock_divider0.ClockDiv(5) I3=clock_divider0.DIVIDER(5) O=clock_divider0.SD_CLK_O_ff_CQZ_QEN_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=clock_divider0.ClockDiv(0) I1=clock_divider0.DIVIDER(0) I2=clock_divider0.ClockDiv(3) I3=clock_divider0.DIVIDER(3) O=clock_divider0.SD_CLK_O_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=clock_divider0.ClockDiv(2) I1=clock_divider0.DIVIDER(2) I2=clock_divider0.ClockDiv(7) I3=clock_divider0.DIVIDER(7) O=clock_divider0.SD_CLK_O_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt ff CQZ=clock_divider_reg_cross.sync_clk_b[0](7) D=clock_divider_reg_cross.in(7) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider_reg_cross.sync_clk_b[0](6) D=clock_divider_reg_cross.in(6) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider_reg_cross.sync_clk_b[0](5) D=clock_divider_reg_cross.in(5) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider_reg_cross.sync_clk_b[0](4) D=clock_divider_reg_cross.in(4) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider_reg_cross.sync_clk_b[0](3) D=clock_divider_reg_cross.in(3) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider_reg_cross.sync_clk_b[0](2) D=clock_divider_reg_cross.in(2) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider_reg_cross.sync_clk_b[0](1) D=clock_divider_reg_cross.in(1) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider_reg_cross.sync_clk_b[0](0) D=clock_divider_reg_cross.in(0) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider0.DIVIDER(7) D=clock_divider_reg_cross.sync_clk_b[0](7) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider0.DIVIDER(6) D=clock_divider_reg_cross.sync_clk_b[0](6) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider0.DIVIDER(5) D=clock_divider_reg_cross.sync_clk_b[0](5) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider0.DIVIDER(4) D=clock_divider_reg_cross.sync_clk_b[0](4) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider0.DIVIDER(3) D=clock_divider_reg_cross.sync_clk_b[0](3) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider0.DIVIDER(2) D=clock_divider_reg_cross.sync_clk_b[0](2) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider0.DIVIDER(1) D=clock_divider_reg_cross.sync_clk_b[0](1) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=clock_divider0.DIVIDER(0) D=clock_divider_reg_cross.sync_clk_b[0](0) QCK=clock_divider0.CLK QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:397.28-397.137|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_cmd_master0.next_state_LUT4_O_1_I3 I2=cmd_int_rst_cross.sync_clk_b(1) I3=cmd_int_rst_cross.sync_clk_b(2) O=sd_cmd_master0.int_status_reg_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=cmd_int_rst_cross.sync_clk_b(2) D=cmd_int_rst_cross.sync_clk_b(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:384.25-384.112|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:67.1-73.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_rst_cross.sync_clk_b(1) D=cmd_int_rst_cross.sync_clk_b(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:384.25-384.112|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:67.1-73.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_rst_cross.sync_clk_b(0) D=cmd_int_rst_cross.toggle_clk_a QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:384.25-384.112|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:67.1-73.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_int_rst_cross.toggle_clk_a I2=cmd_int_rst_edge.sig_reg(0) I3=cmd_int_rst_edge.sig_reg(1) O=cmd_int_rst_cross.toggle_clk_a_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt ff CQZ=cmd_int_rst_cross.toggle_clk_a D=cmd_int_rst_cross.toggle_clk_a_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:384.25-384.112|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:57.1-63.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_rst_edge.sig_reg(1) D=cmd_int_rst_edge.sig_reg(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:381.13-381.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/edge_detect.v:55.1-59.38|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_rst_edge.sig_reg(0) D=cmd_int_rst_edge.sig QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:381.13-381.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/edge_detect.v:55.1-59.38|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.int_status_reg(4) I3=sd_cmd_master0.state_LUT4_I2_1_O O=cmd_int_status_reg_cross.in(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.int_status_reg(3) I3=sd_cmd_master0.state_LUT4_I2_1_O O=cmd_int_status_reg_cross.in(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.int_status_reg(2) I3=sd_cmd_master0.state_LUT4_I2_1_O O=cmd_int_status_reg_cross.in(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.int_status_reg(1) I3=sd_cmd_master0.state_LUT4_I2_1_O O=cmd_int_status_reg_cross.in(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.int_status_reg(0) I3=sd_cmd_master0.state_LUT4_I2_1_O O=cmd_int_status_reg_cross.in(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_int_status_reg_cross.sync_clk_b[0](4) D=cmd_int_status_reg_cross.in(4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:395.28-395.136|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_status_reg_cross.sync_clk_b[0](3) D=cmd_int_status_reg_cross.in(3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:395.28-395.136|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_status_reg_cross.sync_clk_b[0](2) D=cmd_int_status_reg_cross.in(2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:395.28-395.136|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_status_reg_cross.sync_clk_b[0](1) D=cmd_int_status_reg_cross.in(1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:395.28-395.136|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_status_reg_cross.sync_clk_b[0](0) D=cmd_int_status_reg_cross.in(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:395.28-395.136|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_status_reg_cross.out(4) D=cmd_int_status_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:395.28-395.136|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_status_reg_cross.out(3) D=cmd_int_status_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:395.28-395.136|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_status_reg_cross.out(2) D=cmd_int_status_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:395.28-395.136|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_status_reg_cross.out(1) D=cmd_int_status_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:395.28-395.136|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_int_status_reg_cross.out(0) D=cmd_int_status_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:395.28-395.136|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_serial_host0.CRC_7.CRC(6) D=cmd_serial_host0.CRC_7.CRC(5) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.CRC_7.ENABLE QRT=cmd_serial_host0.CRC_7.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_7.v:17.4-32.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:123.10-128.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.CRC_7.CRC(5) D=cmd_serial_host0.CRC_7.CRC(4) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.CRC_7.ENABLE QRT=cmd_serial_host0.CRC_7.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_7.v:17.4-32.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:123.10-128.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.CRC_7.CRC(4) D=cmd_serial_host0.CRC_7.CRC(3) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.CRC_7.ENABLE QRT=cmd_serial_host0.CRC_7.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_7.v:17.4-32.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:123.10-128.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.CRC_7.CRC(3) D=cmd_serial_host0.CRC_7.CRC_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.CRC_7.ENABLE QRT=cmd_serial_host0.CRC_7.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_7.v:17.4-32.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:123.10-128.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.CRC_7.CRC(2) D=cmd_serial_host0.CRC_7.CRC(1) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.CRC_7.ENABLE QRT=cmd_serial_host0.CRC_7.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_7.v:17.4-32.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:123.10-128.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.CRC_7.CRC(1) D=cmd_serial_host0.CRC_7.CRC(0) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.CRC_7.ENABLE QRT=cmd_serial_host0.CRC_7.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_7.v:17.4-32.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:123.10-128.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.CRC_7.CRC(0) D=cmd_serial_host0.CRC_7.inv QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.CRC_7.ENABLE QRT=cmd_serial_host0.CRC_7.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_7.v:17.4-32.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:123.10-128.22|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.CRC_7.CRC(2) I3=cmd_serial_host0.CRC_7.inv O=cmd_serial_host0.CRC_7.CRC_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.CRC_7.BITVAL I3=cmd_serial_host0.CRC_7.CRC(6) O=cmd_serial_host0.CRC_7.inv +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=cmd_serial_host0.cmd_buff(39) D=cmd(39) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(38) D=cmd(38) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(29) D=cmd(29) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(28) D=cmd(28) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(27) D=cmd(27) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(26) D=cmd(26) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(25) D=cmd(25) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(24) D=cmd(24) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(23) D=cmd(23) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(22) D=cmd(22) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(21) D=cmd(21) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(20) D=cmd(20) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(37) D=cmd(37) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(19) D=cmd(19) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(18) D=cmd(18) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(17) D=cmd(17) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(16) D=cmd(16) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(15) D=cmd(15) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(14) D=cmd(14) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(13) D=cmd(13) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(12) D=cmd(12) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(11) D=cmd(11) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(10) D=cmd(10) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(36) D=cmd(36) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(9) D=cmd(9) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(8) D=cmd(8) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(7) D=cmd(7) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(6) D=cmd(6) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(5) D=cmd(5) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(4) D=cmd(4) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(3) D=cmd(3) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(2) D=cmd(2) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(1) D=cmd(1) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(0) D=cmd(0) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(35) D=cmd(35) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(34) D=cmd(34) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(33) D=cmd(33) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(32) D=cmd(32) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(31) D=cmd(31) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_buff(30) D=cmd(30) QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.cmd_dat_reg D=cmd_serial_host0.cmd_dat_i QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:119.1-120.30|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=cmd_serial_host0.cmd_oe_o D=cmd_serial_host0.cmd_oe_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=cmd_serial_host0.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.cmd_oe_o_ff_CQZ_D_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O O=cmd_serial_host0.cmd_oe_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_I3_O I2=cmd_serial_host0.next_state_LUT4_O_3_I2 I3=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O O=cmd_serial_host0.cmd_oe_o_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=cmd_serial_host0.cmd_out_o D=cmd_serial_host0.cmd_out_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=cmd_serial_host0.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100001111 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.counter(0) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.counter(2) I3=cmd_serial_host0.counter(1) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111110011111010 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.cmd_buff(23) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(4) I3=cmd_serial_host0.counter(3) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(15) I1=cmd_serial_host0.cmd_buff(31) I2=cmd_serial_host0.counter(4) I3=cmd_serial_host0.counter(3) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(7) I1=cmd_serial_host0.cmd_buff(39) I2=cmd_serial_host0.counter(5) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(4) I3=cmd_serial_host0.counter(3) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.counter_ff_CQZ_28_D_LUT4_O_I2 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(5) I1=cmd_serial_host0.cmd_buff(37) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(5) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.cmd_buff(21) I3=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=cmd_serial_host0.cmd_buff(29) I3=cmd_serial_host0.cmd_buff(13) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.counter(1) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.counter_ff_CQZ_28_D_LUT4_O_I2 I3=cmd_serial_host0.counter_ff_CQZ_29_D_LUT4_O_I2 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=cmd_serial_host0.cmd_buff(18) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=cmd_serial_host0.cmd_buff(34) I3=cmd_serial_host0.cmd_buff(2) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=cmd_serial_host0.cmd_buff(26) I3=cmd_serial_host0.cmd_buff(10) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter_ff_CQZ_29_D_LUT4_O_I2 I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(14) I1=cmd_serial_host0.cmd_buff(30) I2=cmd_serial_host0.counter_ff_CQZ_28_D_LUT4_O_I2 I3=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.cmd_buff(22) I2=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=cmd_serial_host0.counter_ff_CQZ_28_D_LUT4_O_I2 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=cmd_serial_host0.cmd_buff(38) I3=cmd_serial_host0.cmd_buff(6) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.counter(2) I3=cmd_serial_host0.counter(1) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I0 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.cmd_buff(19) I2=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I1 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(3) I1=cmd_serial_host0.cmd_buff(35) I2=cmd_serial_host0.counter(5) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(2) I2=cmd_serial_host0.counter(1) I3=cmd_serial_host0.counter(0) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(2) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.cmd_buff(17) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(9) I1=cmd_serial_host0.cmd_buff(25) I2=cmd_serial_host0.counter(4) I3=cmd_serial_host0.counter(3) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(1) I1=cmd_serial_host0.cmd_buff(33) I2=cmd_serial_host0.counter(5) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(5) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.counter(31) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.counter(22) I1=cmd_serial_host0.counter(27) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.counter(19) I3=cmd_serial_host0.counter(17) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cmd_serial_host0.counter(18) I1=cmd_serial_host0.counter(16) I2=cmd_serial_host0.counter(20) I3=cmd_serial_host0.counter(21) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cmd_serial_host0.counter(24) I1=cmd_serial_host0.counter(25) I2=cmd_serial_host0.counter(26) I3=cmd_serial_host0.counter(23) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(30) I2=cmd_serial_host0.counter(29) I3=cmd_serial_host0.counter(28) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_29_D_LUT4_O_I2 I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=cmd_serial_host0.CRC_7.CRC(5) I1=cmd_serial_host0.CRC_7.CRC(6) I2=cmd_serial_host0.counter(1) I3=cmd_serial_host0.counter(0) O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=cmd_serial_host0.CRC_7.CRC(0) I1=cmd_serial_host0.CRC_7.CRC(4) I2=cmd_serial_host0.counter_ff_CQZ_29_D_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I1=cmd_serial_host0.CRC_7.CRC(2) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=cmd_serial_host0.counter(1) I1=cmd_serial_host0.CRC_7.CRC(3) I2=cmd_serial_host0.counter(0) I3=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O I2=cmd_serial_host0.counter(3) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN O=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_O_I3 O=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.state(4) I2=cmd_serial_host0.state(6) I3=cmd_serial_host0.state(5) O=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt ff CQZ=cmd_serial_host0.counter(31) D=cmd_serial_host0.counter_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.counter(30) D=cmd_serial_host0.counter_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.counter(21) D=cmd_serial_host0.counter_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter_ff_CQZ_10_D_LUT4_O_I3 O=cmd_serial_host0.counter_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_1_O I1=cmd_serial_host0.counter(19) I2=cmd_serial_host0.counter(20) I3=cmd_serial_host0.counter(21) O=cmd_serial_host0.counter_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=cmd_serial_host0.counter(20) D=cmd_serial_host0.counter_ff_CQZ_11_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_1_O I1=cmd_serial_host0.counter(19) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(20) O=cmd_serial_host0.counter_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=cmd_serial_host0.counter(19) D=cmd_serial_host0.counter_ff_CQZ_12_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(19) I2=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_1_O I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=cmd_serial_host0.counter(18) D=cmd_serial_host0.counter_ff_CQZ_13_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(18) I2=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(22) I2=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_I2 I3=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2 O=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(18) I3=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2 O=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.counter(19) I1=cmd_serial_host0.counter(18) I2=cmd_serial_host0.counter(20) I3=cmd_serial_host0.counter(21) O=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cmd_serial_host0.counter(17) D=cmd_serial_host0.counter_ff_CQZ_14_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(17) I2=cmd_serial_host0.counter_ff_CQZ_14_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(17) I3=cmd_serial_host0.counter_ff_CQZ_14_D_LUT4_O_I2 O=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_17_D_LUT4_O_I2 I1=cmd_serial_host0.counter(14) I2=cmd_serial_host0.counter(15) I3=cmd_serial_host0.counter(16) O=cmd_serial_host0.counter_ff_CQZ_14_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cmd_serial_host0.counter(16) D=cmd_serial_host0.counter_ff_CQZ_15_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_16_D_LUT4_O_I2 I1=cmd_serial_host0.counter(15) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(16) O=cmd_serial_host0.counter_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=cmd_serial_host0.counter(15) D=cmd_serial_host0.counter_ff_CQZ_16_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(15) I2=cmd_serial_host0.counter_ff_CQZ_16_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_19_D_LUT4_O_I2 I1=cmd_serial_host0.counter(12) I2=cmd_serial_host0.counter(13) I3=cmd_serial_host0.counter(14) O=cmd_serial_host0.counter_ff_CQZ_16_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cmd_serial_host0.counter(14) D=cmd_serial_host0.counter_ff_CQZ_17_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(14) I2=cmd_serial_host0.counter_ff_CQZ_17_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2_LUT4_I3_O I1=cmd_serial_host0.counter_ff_CQZ_17_D_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.counter(8) I3=cmd_serial_host0.counter(9) O=cmd_serial_host0.counter_ff_CQZ_17_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.counter(11) I1=cmd_serial_host0.counter(12) I2=cmd_serial_host0.counter(13) I3=cmd_serial_host0.counter(10) O=cmd_serial_host0.counter_ff_CQZ_17_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cmd_serial_host0.counter(13) D=cmd_serial_host0.counter_ff_CQZ_18_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_19_D_LUT4_O_I2 I1=cmd_serial_host0.counter(12) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(13) O=cmd_serial_host0.counter_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=cmd_serial_host0.counter(12) D=cmd_serial_host0.counter_ff_CQZ_19_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(12) I2=cmd_serial_host0.counter_ff_CQZ_19_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(10) I2=cmd_serial_host0.counter(11) I3=cmd_serial_host0.counter_ff_CQZ_21_D_LUT4_O_I2 O=cmd_serial_host0.counter_ff_CQZ_19_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(30) I2=cmd_serial_host0.counter_ff_CQZ_D_LUT4_O_I0 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=cmd_serial_host0.counter(29) D=cmd_serial_host0.counter_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.counter(11) D=cmd_serial_host0.counter_ff_CQZ_20_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_21_D_LUT4_O_I2 I1=cmd_serial_host0.counter(10) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(11) O=cmd_serial_host0.counter_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=cmd_serial_host0.counter(10) D=cmd_serial_host0.counter_ff_CQZ_21_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(10) I2=cmd_serial_host0.counter_ff_CQZ_21_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(9) I2=cmd_serial_host0.counter(8) I3=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_21_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.counter(9) D=cmd_serial_host0.counter_ff_CQZ_22_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2_LUT4_I3_O I1=cmd_serial_host0.counter(8) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(9) O=cmd_serial_host0.counter_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=cmd_serial_host0.counter(8) D=cmd_serial_host0.counter_ff_CQZ_23_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(8) I2=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2_LUT4_I3_O I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=cmd_serial_host0.counter(7) D=cmd_serial_host0.counter_ff_CQZ_24_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(7) I2=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2 I1=cmd_serial_host0.counter(8) I2=cmd_serial_host0.counter(7) I3=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2_LUT4_I0_I3 O=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000000100000000 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_I3_O I1=cmd_serial_host0.counter(5) I2=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2_LUT4_I0_I3_LUT4_O_I2 I3=cmd_serial_host0.counter(6) O=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=cmd_serial_host0.counter(13) I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=cmd_serial_host0.counter(22) I3=cmd_serial_host0.counter(27) O=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(7) I3=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2 O=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(6) I2=cmd_serial_host0.counter(5) I3=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_24_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.counter(6) D=cmd_serial_host0.counter_ff_CQZ_25_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_I3_O I1=cmd_serial_host0.counter(5) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(6) O=cmd_serial_host0.counter_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=cmd_serial_host0.counter(5) D=cmd_serial_host0.counter_ff_CQZ_26_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(5) I2=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_I3_O I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=cmd_serial_host0.counter(4) D=cmd_serial_host0.counter_ff_CQZ_27_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(4) I2=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(4) I3=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2 O=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(3) I3=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(4) I2=cmd_serial_host0.counter(3) I3=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(1) I2=cmd_serial_host0.counter(2) I3=cmd_serial_host0.counter(0) O=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.counter(3) D=cmd_serial_host0.counter_ff_CQZ_28_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter_ff_CQZ_28_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(3) I3=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.counter_ff_CQZ_28_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=cmd_serial_host0.counter(2) D=cmd_serial_host0.counter_ff_CQZ_29_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter_ff_CQZ_29_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(2) I2=cmd_serial_host0.counter(1) I3=cmd_serial_host0.counter(0) O=cmd_serial_host0.counter_ff_CQZ_29_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_3_D_LUT4_O_I2 I1=cmd_serial_host0.counter(28) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(29) O=cmd_serial_host0.counter_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=cmd_serial_host0.counter(28) D=cmd_serial_host0.counter_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.counter(1) D=cmd_serial_host0.counter_ff_CQZ_30_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(1) I2=cmd_serial_host0.counter(0) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_30_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=cmd_serial_host0.counter(0) D=cmd_serial_host0.counter_ff_CQZ_31_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_I3_1_O I2=cmd_serial_host0.counter(0) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_31_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(28) I2=cmd_serial_host0.counter_ff_CQZ_3_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=cmd_serial_host0.counter(27) D=cmd_serial_host0.counter_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_O I1=cmd_serial_host0.counter_ff_CQZ_4_D_LUT4_O_I1 I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(27) O=cmd_serial_host0.counter_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(27) I2=cmd_serial_host0.counter_ff_CQZ_4_D_LUT4_O_I1 I3=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.counter(24) I1=cmd_serial_host0.counter(25) I2=cmd_serial_host0.counter(26) I3=cmd_serial_host0.counter(23) O=cmd_serial_host0.counter_ff_CQZ_4_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cmd_serial_host0.counter(26) D=cmd_serial_host0.counter_ff_CQZ_5_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_6_D_LUT4_O_I2 I1=cmd_serial_host0.counter(25) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(26) O=cmd_serial_host0.counter_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=cmd_serial_host0.counter(25) D=cmd_serial_host0.counter_ff_CQZ_6_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(25) I2=cmd_serial_host0.counter_ff_CQZ_6_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_9_D_LUT4_O_I2 I1=cmd_serial_host0.counter(22) I2=cmd_serial_host0.counter(24) I3=cmd_serial_host0.counter(23) O=cmd_serial_host0.counter_ff_CQZ_6_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cmd_serial_host0.counter(24) D=cmd_serial_host0.counter_ff_CQZ_7_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_O I1=cmd_serial_host0.counter(23) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(24) O=cmd_serial_host0.counter_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt ff CQZ=cmd_serial_host0.counter(23) D=cmd_serial_host0.counter_ff_CQZ_8_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(23) I2=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_O I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt ff CQZ=cmd_serial_host0.counter(22) D=cmd_serial_host0.counter_ff_CQZ_9_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(22) I2=cmd_serial_host0.counter_ff_CQZ_9_D_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O O=cmd_serial_host0.counter_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_13_D_LUT4_O_I2_LUT4_I3_1_O I1=cmd_serial_host0.counter(19) I2=cmd_serial_host0.counter(20) I3=cmd_serial_host0.counter(21) O=cmd_serial_host0.counter_ff_CQZ_9_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.counter_ff_CQZ_D_LUT4_O_I0 I1=cmd_serial_host0.counter(30) I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.counter(31) O=cmd_serial_host0.counter_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(29) I2=cmd_serial_host0.counter(28) I3=cmd_serial_host0.counter_ff_CQZ_3_D_LUT4_O_I2 O=cmd_serial_host0.counter_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.CRC_7.BITVAL D=cmd_serial_host0.crc_bit_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_bit_ff_CQZ_QEN QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3 O=cmd_serial_host0.crc_bit_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O I2=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0 O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=cmd_serial_host0.counter(1) I1=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.counter(0) O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111100010001 +.subckt LUT4 I0=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.counter_ff_CQZ_29_D_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter_ff_CQZ_28_D_LUT4_O_I2 I2=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=cmd_serial_host0.cmd_buff(28) I3=cmd_serial_host0.cmd_buff(12) O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=cmd_serial_host0.cmd_buff(20) I3=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=cmd_serial_host0.cmd_buff(36) I3=cmd_serial_host0.cmd_buff(4) O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(3) I2=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(4) I2=cmd_serial_host0.cmd_buff(24) I3=cmd_serial_host0.cmd_buff(8) O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.counter(4) I3=cmd_serial_host0.cmd_buff(16) O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(0) I1=cmd_serial_host0.cmd_buff(32) I2=cmd_serial_host0.counter(4) I3=cmd_serial_host0.counter(5) O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.cmd_buff(23) I2=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=cmd_serial_host0.counter_ff_CQZ_28_D_LUT4_O_I2 O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=cmd_serial_host0.cmd_buff(39) I3=cmd_serial_host0.cmd_buff(7) O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(15) I1=cmd_serial_host0.cmd_buff(31) I2=cmd_serial_host0.counter_ff_CQZ_28_D_LUT4_O_I2 I3=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.crc_bit_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_bit_ff_CQZ_QEN_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3 O=cmd_serial_host0.crc_bit_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0 I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I3 I2=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O I3=cmd_serial_host0.next_state_LUT4_O_4_I1_LUT4_I2_O O=cmd_serial_host0.crc_bit_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt ff CQZ=cmd_serial_host0.CRC_7.ENABLE D=cmd_serial_host0.crc_enable_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_enable_ff_CQZ_QEN QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.cmd_oe_o_ff_CQZ_D_LUT4_O_I1 I3=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3 O=cmd_serial_host0.crc_enable_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I1=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(11) I1=cmd_serial_host0.resp_len(12) I2=cmd_serial_host0.resp_len(13) I3=cmd_serial_host0.resp_len(14) O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cmd_serial_host0.resp_len(7) I1=cmd_serial_host0.resp_len(8) I2=cmd_serial_host0.resp_len(9) I3=cmd_serial_host0.resp_len(10) O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cmd_serial_host0.resp_len(19) I1=cmd_serial_host0.resp_len(20) I2=cmd_serial_host0.resp_len(21) I3=cmd_serial_host0.resp_len(22) O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cmd_serial_host0.resp_len(15) I1=cmd_serial_host0.resp_len(16) I2=cmd_serial_host0.resp_len(17) I3=cmd_serial_host0.resp_len(18) O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(3) I1=cmd_serial_host0.resp_len(4) I2=cmd_serial_host0.resp_len(5) I3=cmd_serial_host0.resp_len(6) O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(27) I1=cmd_serial_host0.resp_len(28) I2=cmd_serial_host0.resp_len(29) I3=cmd_serial_host0.resp_len(30) O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cmd_serial_host0.resp_len(23) I1=cmd_serial_host0.resp_len(24) I2=cmd_serial_host0.resp_len(25) I3=cmd_serial_host0.resp_len(26) O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cmd_serial_host0.resp_len(31) I1=cmd_serial_host0.resp_len(0) I2=cmd_serial_host0.resp_len(1) I3=cmd_serial_host0.resp_len(2) O=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_4_I1_LUT4_I2_O I2=cmd_serial_host0.crc_rst_ff_CQZ_D I3=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O O=cmd_serial_host0.crc_enable_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101011110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.counter(4) I1=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3 I2=cmd_serial_host0.counter(3) I3=cmd_serial_host0.counter(5) O=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2 I3=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.counter(4) I1=cmd_serial_host0.counter(5) I2=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3 I3=cmd_serial_host0.counter(3) O=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000000000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=cmd_serial_host0.counter(8) O=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.counter(14) I1=cmd_serial_host0.counter(10) I2=cmd_serial_host0.counter(15) I3=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=cmd_serial_host0.counter(9) I1=cmd_serial_host0.counter(11) I2=cmd_serial_host0.counter(12) I3=cmd_serial_host0.counter(13) O=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=cmd_serial_host0.crc_in(6) D=cmd_serial_host0.crc_in_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.crc_in(5) D=cmd_serial_host0.crc_in_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.crc_in(5) I2=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I3 I3=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2 O=cmd_serial_host0.crc_in_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101011001100 +.subckt ff CQZ=cmd_serial_host0.crc_in(4) D=cmd_serial_host0.crc_in_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.crc_in(4) I2=cmd_serial_host0.crc_in_ff_CQZ_3_D_LUT4_O_I3 I3=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt ff CQZ=cmd_serial_host0.crc_in(3) D=cmd_serial_host0.crc_in_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.crc_in(3) I2=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I3 I3=cmd_serial_host0.crc_in_ff_CQZ_3_D_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101011001100 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O I3=cmd_serial_host0.crc_in_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(1) I1=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.counter(1) O=cmd_serial_host0.crc_in_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001100010000100 +.subckt ff CQZ=cmd_serial_host0.crc_in(2) D=cmd_serial_host0.crc_in_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.crc_in(2) I2=cmd_serial_host0.crc_in_ff_CQZ_5_D_LUT4_O_I3 I3=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt ff CQZ=cmd_serial_host0.crc_in(1) D=cmd_serial_host0.crc_in_ff_CQZ_5_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.crc_in(1) I2=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I3 I3=cmd_serial_host0.crc_in_ff_CQZ_5_D_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101011001100 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O I3=cmd_serial_host0.crc_in_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=cmd_serial_host0.counter(1) I2=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=cmd_serial_host0.resp_len(1) O=cmd_serial_host0.crc_in_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000000101100000 +.subckt ff CQZ=cmd_serial_host0.crc_in(0) D=cmd_serial_host0.crc_in_ff_CQZ_6_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1 I2=cmd_serial_host0.crc_in(0) I3=cmd_serial_host0.cmd_dat_reg O=cmd_serial_host0.crc_in_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110011001010 +.subckt LUT4 I0=cmd_serial_host0.counter(2) I1=cmd_serial_host0.resp_len(2) I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=cmd_serial_host0.counter(0) I1=cmd_serial_host0.resp_len(0) I2=cmd_serial_host0.resp_len(1) I3=cmd_serial_host0.counter(1) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(1) I2=cmd_serial_host0.resp_len(0) I3=cmd_serial_host0.counter(0) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(0) I1=cmd_serial_host0.counter(1) I2=cmd_serial_host0.resp_len(1) I3=cmd_serial_host0.counter(0) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_I3 I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_I0 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(3) I3=cmd_serial_host0.counter(3) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.resp_len(2) I1=cmd_serial_host0.counter(3) I2=cmd_serial_host0.resp_len(3) I3=cmd_serial_host0.counter(2) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I0 I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I2 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(8) I2=cmd_serial_host0.resp_len(8) I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I3_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(7) I3=cmd_serial_host0.counter(7) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_O_LUT4_I3_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I3_LUT4_O_I3 I1=cmd_serial_host0.resp_len(8) I2=cmd_serial_host0.counter(8) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I1 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011100010000 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2 I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I0 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I3 I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I2 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(4) I3=cmd_serial_host0.counter(4) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(5) I3=cmd_serial_host0.counter(5) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I2_O I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_O I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I3_O I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=cmd_serial_host0.resp_len(2) I1=cmd_serial_host0.counter(2) I2=cmd_serial_host0.counter(3) I3=cmd_serial_host0.resp_len(3) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(1) I3=cmd_serial_host0.counter(1) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.crc_in(6) I2=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2 I3=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O I3=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.resp_len(1) I2=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.counter(1) O=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100011000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(2) I3=cmd_serial_host0.counter(2) O=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(0) I3=cmd_serial_host0.resp_len(0) O=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(0) I3=cmd_serial_host0.counter(0) O=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_ok I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.crc_ok_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.crc_ok D=cmd_serial_host0.crc_ok_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_D_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_D_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_D_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.CRC_7.CRC(0) I1=cmd_serial_host0.crc_in(0) I2=cmd_serial_host0.CRC_7.CRC(5) I3=cmd_serial_host0.crc_in(5) O=cmd_serial_host0.crc_ok_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=cmd_serial_host0.CRC_7.CRC(2) I1=cmd_serial_host0.crc_in(2) I2=cmd_serial_host0.CRC_7.CRC(6) I3=cmd_serial_host0.crc_in(6) O=cmd_serial_host0.crc_ok_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_in(4) I3=cmd_serial_host0.CRC_7.CRC(4) O=cmd_serial_host0.crc_ok_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=cmd_serial_host0.CRC_7.CRC(3) I1=cmd_serial_host0.crc_in(3) I2=cmd_serial_host0.crc_in(1) I3=cmd_serial_host0.CRC_7.CRC(1) O=cmd_serial_host0.crc_ok_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.counter(22) I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.resp_len(22) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100111100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(23) I3=cmd_serial_host0.resp_len(23) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I0 I1=cmd_serial_host0.resp_len(20) I2=cmd_serial_host0.counter(20) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I0_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011100010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(20) I2=cmd_serial_host0.resp_len(20) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(19) I3=cmd_serial_host0.counter(19) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.resp_len(20) I3=cmd_serial_host0.counter(20) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2_LUT4_I1_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3_LUT4_I1_I3 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101111110100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3_LUT4_I1_O I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_I3_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0_LUT4_I2_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I2_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(22) I2=cmd_serial_host0.resp_len(22) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O_LUT4_I3_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(19) I1=cmd_serial_host0.resp_len(18) I2=cmd_serial_host0.counter(19) I3=cmd_serial_host0.counter(18) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(20) I3=cmd_serial_host0.resp_len(20) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I2_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(23) I1=cmd_serial_host0.resp_len(22) I2=cmd_serial_host0.counter(23) I3=cmd_serial_host0.counter(22) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=cmd_serial_host0.resp_len(21) I1=cmd_serial_host0.resp_len(20) I2=cmd_serial_host0.counter(21) I3=cmd_serial_host0.counter(20) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.resp_len(20) I3=cmd_serial_host0.counter(20) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101111010111101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(19) I2=cmd_serial_host0.resp_len(19) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(18) I2=cmd_serial_host0.counter(18) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(21) I3=cmd_serial_host0.resp_len(21) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=cmd_serial_host0.counter(14) I2=cmd_serial_host0.resp_len(14) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100111100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(15) I3=cmd_serial_host0.resp_len(15) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(13) I3=cmd_serial_host0.counter(13) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.resp_len(12) I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.counter(12) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101101111110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(13) I3=cmd_serial_host0.resp_len(13) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(11) I3=cmd_serial_host0.counter(11) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.resp_len(24) I3=cmd_serial_host0.counter(24) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101101111110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(25) I3=cmd_serial_host0.resp_len(25) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(25) I1=cmd_serial_host0.resp_len(24) I2=cmd_serial_host0.counter(25) I3=cmd_serial_host0.counter(24) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(24) I2=cmd_serial_host0.resp_len(24) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(18) I2=cmd_serial_host0.resp_len(18) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I0_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2_LUT4_I1_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I2 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3_LUT4_I1_O I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I0_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_I3_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I0_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=cmd_serial_host0.resp_len(12) I2=cmd_serial_host0.counter(12) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011100010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=cmd_serial_host0.resp_len(14) I3=cmd_serial_host0.counter(14) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=cmd_serial_host0.resp_len(14) I2=cmd_serial_host0.counter(14) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011100010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=cmd_serial_host0.resp_len(16) I3=cmd_serial_host0.counter(16) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3_LUT4_I1_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=cmd_serial_host0.counter(15) I1=cmd_serial_host0.resp_len(15) I2=cmd_serial_host0.resp_len(16) I3=cmd_serial_host0.counter(16) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I1 I2=cmd_serial_host0.counter(16) I3=cmd_serial_host0.resp_len(16) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100011101110 +.subckt LUT4 I0=cmd_serial_host0.counter(15) I1=cmd_serial_host0.resp_len(15) I2=cmd_serial_host0.resp_len(16) I3=cmd_serial_host0.counter(16) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(18) I2=cmd_serial_host0.resp_len(18) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(17) I3=cmd_serial_host0.counter(17) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2_LUT4_O_I3 I1=cmd_serial_host0.resp_len(18) I2=cmd_serial_host0.counter(18) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011100010000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I0_LUT4_I0_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_I0_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0_LUT4_I2_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(22) I2=cmd_serial_host0.resp_len(22) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I1_LUT4_O_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_I0_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_I0_LUT4_I0_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I0_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.resp_len(18) I3=cmd_serial_host0.counter(18) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(19) I3=cmd_serial_host0.resp_len(19) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0_LUT4_I2_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0_LUT4_I2_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=cmd_serial_host0.resp_len(22) I3=cmd_serial_host0.counter(22) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I2=cmd_serial_host0.resp_len(10) I3=cmd_serial_host0.counter(10) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(27) I2=cmd_serial_host0.resp_len(27) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(26) I3=cmd_serial_host0.counter(26) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.counter(27) I1=cmd_serial_host0.resp_len(27) I2=cmd_serial_host0.resp_len(28) I3=cmd_serial_host0.counter(28) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O_LUT4_I1_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I0_O_LUT4_I2_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=cmd_serial_host0.counter(22) I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.resp_len(22) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000011111101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(22) I2=cmd_serial_host0.resp_len(22) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I1_LUT4_O_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(21) I3=cmd_serial_host0.counter(21) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(24) I2=cmd_serial_host0.resp_len(24) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I2=cmd_serial_host0.resp_len(24) I3=cmd_serial_host0.counter(24) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I0 I1=cmd_serial_host0.resp_len(24) I2=cmd_serial_host0.counter(24) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011100010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(24) I2=cmd_serial_host0.resp_len(24) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(23) I3=cmd_serial_host0.counter(23) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0_LUT4_I2_I3 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.resp_len(10) I3=cmd_serial_host0.counter(10) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.resp_len(10) I3=cmd_serial_host0.counter(10) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=cmd_serial_host0.counter(25) I1=cmd_serial_host0.resp_len(25) I2=cmd_serial_host0.resp_len(26) I3=cmd_serial_host0.counter(26) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110110000 +.subckt LUT4 I0=cmd_serial_host0.counter(25) I1=cmd_serial_host0.resp_len(25) I2=cmd_serial_host0.resp_len(26) I3=cmd_serial_host0.counter(26) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.resp_len(18) I2=cmd_serial_host0.counter(18) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(17) I1=cmd_serial_host0.resp_len(16) I2=cmd_serial_host0.counter(17) I3=cmd_serial_host0.counter(16) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I2=cmd_serial_host0.resp_len(16) I3=cmd_serial_host0.counter(16) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101101111110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=cmd_serial_host0.counter(10) I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.resp_len(10) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000011111101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(12) I2=cmd_serial_host0.resp_len(12) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=cmd_serial_host0.resp_len(12) I3=cmd_serial_host0.counter(12) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0_LUT4_O_I0_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_1_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I0_I3 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_1_O_LUT4_I3_1_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_1_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I0_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(12) I2=cmd_serial_host0.resp_len(12) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_1_O_LUT4_I3_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.resp_len(10) I3=cmd_serial_host0.counter(10) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010010000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(9) I3=cmd_serial_host0.counter(9) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000000000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I1 I2=cmd_serial_host0.resp_len(8) I3=cmd_serial_host0.counter(8) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(8) I2=cmd_serial_host0.resp_len(8) I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 I2=cmd_serial_host0.resp_len(4) I3=cmd_serial_host0.counter(4) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101111010111101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(3) I2=cmd_serial_host0.resp_len(3) I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=cmd_serial_host0.counter(14) I1=cmd_serial_host0.resp_len(14) I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(3) I2=cmd_serial_host0.counter(3) I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(7) I1=cmd_serial_host0.resp_len(6) I2=cmd_serial_host0.counter(7) I3=cmd_serial_host0.counter(6) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=cmd_serial_host0.counter(5) I1=cmd_serial_host0.resp_len(5) I2=cmd_serial_host0.resp_len(4) I3=cmd_serial_host0.counter(4) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(6) I3=cmd_serial_host0.resp_len(6) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I3 I2=cmd_serial_host0.resp_len(6) I3=cmd_serial_host0.counter(6) O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=cmd_serial_host0.counter(6) I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 I2=cmd_serial_host0.resp_len(6) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I2_O_LUT4_I0_1_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000011111101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(7) I3=cmd_serial_host0.resp_len(7) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(4) I3=cmd_serial_host0.counter(4) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(5) I3=cmd_serial_host0.counter(5) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I3 I1=cmd_serial_host0.resp_len(26) I2=cmd_serial_host0.counter(26) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I2_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(3) I2=cmd_serial_host0.counter(3) I3=cmd_serial_host0.crc_in_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=cmd_serial_host0.resp_len(27) I1=cmd_serial_host0.counter(27) I2=cmd_serial_host0.resp_len(1) I3=cmd_serial_host0.counter(1) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(29) I3=cmd_serial_host0.counter(29) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001100110010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(28) I3=cmd_serial_host0.counter(28) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I0 I1=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=cmd_serial_host0.counter(30) I1=cmd_serial_host0.resp_len(30) I2=cmd_serial_host0.resp_len(31) I3=cmd_serial_host0.counter(31) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I3 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I1_1_O_LUT4_I0_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(30) I3=cmd_serial_host0.resp_len(30) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=cmd_serial_host0.counter(27) I3=cmd_serial_host0.resp_len(27) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000100110010000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_I0_LUT4_O_I3 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I1 I2=cmd_serial_host0.resp_len(27) I3=cmd_serial_host0.counter(27) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I3 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_O_LUT4_I2_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I1_O_LUT4_I2_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I2_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I1 I1=cmd_serial_host0.resp_len(8) I2=cmd_serial_host0.counter(8) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_I2 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(28) I3=cmd_serial_host0.resp_len(28) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(29) I3=cmd_serial_host0.resp_len(29) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(27) I2=cmd_serial_host0.resp_len(27) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(26) I2=cmd_serial_host0.counter(26) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=cmd_serial_host0.resp_len(29) I1=cmd_serial_host0.resp_len(28) I2=cmd_serial_host0.counter(29) I3=cmd_serial_host0.counter(28) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.resp_len(28) I3=cmd_serial_host0.counter(28) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101111010111101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.counter(31) I3=cmd_serial_host0.resp_len(31) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(30) I2=cmd_serial_host0.resp_len(30) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.resp_len(31) I1=cmd_serial_host0.counter(31) I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000100010 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111111111111 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_O I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I1 I2=cmd_serial_host0.resp_len(8) I3=cmd_serial_host0.counter(8) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000000000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(9) I3=cmd_serial_host0.resp_len(9) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(13) I1=cmd_serial_host0.resp_len(12) I2=cmd_serial_host0.counter(13) I3=cmd_serial_host0.counter(12) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=cmd_serial_host0.resp_len(15) I1=cmd_serial_host0.resp_len(14) I2=cmd_serial_host0.counter(15) I3=cmd_serial_host0.counter(14) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I0 I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(9) I1=cmd_serial_host0.resp_len(8) I2=cmd_serial_host0.counter(9) I3=cmd_serial_host0.counter(8) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=cmd_serial_host0.resp_len(11) I1=cmd_serial_host0.resp_len(10) I2=cmd_serial_host0.counter(11) I3=cmd_serial_host0.counter(10) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(10) I2=cmd_serial_host0.resp_len(10) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(11) I3=cmd_serial_host0.resp_len(11) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(12) I2=cmd_serial_host0.resp_len(12) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(14) I3=cmd_serial_host0.resp_len(14) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_I2_O O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(16) I2=cmd_serial_host0.resp_len(16) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(17) I3=cmd_serial_host0.resp_len(17) O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(18) I2=cmd_serial_host0.resp_len(18) I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt ff CQZ=cmd_serial_host0.crc_ok_o D=cmd_serial_host0.crc_ok_LUT4_I2_O QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.CRC_7.CLEAR D=cmd_serial_host0.crc_rst_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_rst_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=cmd_serial_host0.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_I3_O I3=cmd_serial_host0.crc_rst_ff_CQZ_D O=cmd_serial_host0.crc_rst_ff_CQZ_D_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.next_state_LUT4_O_4_I1_LUT4_I2_O I3=cmd_serial_host0.crc_rst_ff_CQZ_D O=cmd_serial_host0.crc_rst_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=cmd_serial_host0.finish_o D=cmd_serial_host0.finish_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_I3_1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_5_I3 I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I3=cmd_serial_host0.finish_o_ff_CQZ_D O=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.next_state_LUT4_O_5_I3 I3=cmd_serial_host0.finish_o_ff_CQZ_D O=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.next_state_LUT4_O_3_I2 I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_I3_1_O O=cmd_serial_host0.crc_rst_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=cmd_serial_host0.state(4) I1=cmd_serial_host0.state(5) I2=cmd_serial_host0.state(6) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3 O=cmd_serial_host0.finish_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=cmd_serial_host0.state(6) I1=cmd_serial_host0.state(4) I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3 I3=cmd_serial_host0.state(5) O=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=cmd_serial_host0.state(5) I1=cmd_serial_host0.state(6) I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3 I3=cmd_serial_host0.state(4) O=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1 I2=cmd_serial_host0.state(2) I3=cmd_serial_host0.state(3) O=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=cmd_serial_host0.index_ok_o D=cmd_serial_host0.index_ok_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O I1=cmd_serial_host0.index_ok_o_ff_CQZ_D_LUT4_O_I1 I2=cmd_serial_host0.index_ok_o_ff_CQZ_D_LUT4_O_I2 I3=cmd_serial_host0.index_ok_o_ff_CQZ_D_LUT4_O_I3 O=cmd_serial_host0.index_ok_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(34) I1=cmd_serial_host0.resp_buff(122) I2=cmd_serial_host0.cmd_buff(37) I3=cmd_serial_host0.resp_buff(125) O=cmd_serial_host0.index_ok_o_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(33) I1=cmd_serial_host0.resp_buff(121) I2=cmd_serial_host0.cmd_buff(36) I3=cmd_serial_host0.resp_buff(124) O=cmd_serial_host0.index_ok_o_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(32) I1=cmd_serial_host0.resp_buff(120) I2=cmd_serial_host0.cmd_buff(35) I3=cmd_serial_host0.resp_buff(123) O=cmd_serial_host0.index_ok_o_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O I2=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O I3=cmd_serial_host0.with_response O=cmd_serial_host0.next_state(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.counter(31) I1=cmd_serial_host0.next_state_LUT4_O_1_I1 I2=cmd_serial_host0.next_state_LUT4_O_2_I0 I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.next_state(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(31) I3=cmd_serial_host0.next_state_LUT4_O_1_I1_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(30) I2=cmd_serial_host0.resp_len(29) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.next_state_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0 I1=cmd_serial_host0.next_state_LUT4_O_2_I1 I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.next_state_LUT4_O_3_I2 O=cmd_serial_host0.next_state(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111101000100 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I1 I2=cmd_serial_host0.counter(30) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=cmd_serial_host0.counter(29) I2=cmd_serial_host0.resp_len(29) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(28) I2=cmd_serial_host0.resp_len(28) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(28) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(27) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.counter(26) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(26) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.resp_len(25) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I1=cmd_serial_host0.resp_len(22) I2=cmd_serial_host0.resp_len(23) I3=cmd_serial_host0.resp_len(24) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.counter(25) I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011100010001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(25) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(24) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I1=cmd_serial_host0.resp_len(22) I2=cmd_serial_host0.resp_len(23) I3=cmd_serial_host0.resp_len(24) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000011111111 +.subckt LUT4 I0=cmd_serial_host0.counter(21) I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.resp_len(21) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(21) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(20) I2=cmd_serial_host0.resp_len(19) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(18) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(17) I2=cmd_serial_host0.resp_len(16) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.counter(20) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100011101110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(20) I2=cmd_serial_host0.resp_len(19) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.counter(15) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I1=cmd_serial_host0.resp_len(13) I2=cmd_serial_host0.counter(14) I3=cmd_serial_host0.resp_len(14) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cmd_serial_host0.counter(13) I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=cmd_serial_host0.resp_len(13) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111101 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I1=cmd_serial_host0.resp_len(13) I2=cmd_serial_host0.resp_len(14) I3=cmd_serial_host0.counter(14) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=cmd_serial_host0.resp_len(10) I2=cmd_serial_host0.counter(11) I3=cmd_serial_host0.resp_len(11) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cmd_serial_host0.counter(10) I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.resp_len(10) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111101 +.subckt LUT4 I0=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.resp_len(7) I2=cmd_serial_host0.resp_len(8) I3=cmd_serial_host0.resp_len(9) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.counter(9) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.resp_len(7) I2=cmd_serial_host0.resp_len(8) I3=cmd_serial_host0.counter(8) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=cmd_serial_host0.counter(7) I1=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=cmd_serial_host0.resp_len(7) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101011 +.subckt LUT4 I0=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.resp_len(7) I2=cmd_serial_host0.counter(8) I3=cmd_serial_host0.resp_len(8) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.counter(6) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cmd_serial_host0.resp_len(3) I1=cmd_serial_host0.resp_len(4) I2=cmd_serial_host0.resp_len(5) I3=cmd_serial_host0.counter(5) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.counter(4) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(3) I2=cmd_serial_host0.counter(3) I3=cmd_serial_host0.crc_in_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(4) I3=cmd_serial_host0.resp_len(3) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=cmd_serial_host0.resp_len(3) I1=cmd_serial_host0.resp_len(4) I2=cmd_serial_host0.counter(5) I3=cmd_serial_host0.resp_len(5) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cmd_serial_host0.resp_len(3) I1=cmd_serial_host0.resp_len(4) I2=cmd_serial_host0.resp_len(5) I3=cmd_serial_host0.resp_len(6) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(7) I2=cmd_serial_host0.resp_len(7) I3=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=cmd_serial_host0.crc_enable_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=cmd_serial_host0.resp_len(7) I2=cmd_serial_host0.resp_len(8) I3=cmd_serial_host0.resp_len(9) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(10) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=cmd_serial_host0.counter(10) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.counter(12) I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.resp_len(12) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_len(12) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I1=cmd_serial_host0.resp_len(13) I2=cmd_serial_host0.resp_len(14) I3=cmd_serial_host0.resp_len(15) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(11) I2=cmd_serial_host0.resp_len(10) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=cmd_serial_host0.resp_len(10) I2=cmd_serial_host0.resp_len(11) I3=cmd_serial_host0.counter(11) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=cmd_serial_host0.counter(13) I1=cmd_serial_host0.resp_len(13) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(12) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=cmd_serial_host0.counter(12) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I1=cmd_serial_host0.resp_len(13) I2=cmd_serial_host0.resp_len(14) I3=cmd_serial_host0.resp_len(15) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(16) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=cmd_serial_host0.counter(16) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.counter(16) I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.resp_len(16) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111101 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=cmd_serial_host0.resp_len(16) I2=cmd_serial_host0.resp_len(17) I3=cmd_serial_host0.counter(17) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=cmd_serial_host0.resp_len(16) I2=cmd_serial_host0.counter(17) I3=cmd_serial_host0.resp_len(17) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=cmd_serial_host0.resp_len(18) I3=cmd_serial_host0.counter(18) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010010000001 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.counter(19) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I3=cmd_serial_host0.resp_len(19) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(18) I2=cmd_serial_host0.resp_len(18) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=cmd_serial_host0.counter(22) I1=cmd_serial_host0.resp_len(22) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(21) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=cmd_serial_host0.counter(21) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=cmd_serial_host0.counter(22) I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I2=cmd_serial_host0.resp_len(22) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111101 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I1=cmd_serial_host0.resp_len(22) I2=cmd_serial_host0.resp_len(23) I3=cmd_serial_host0.counter(23) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.counter(24) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I1=cmd_serial_host0.resp_len(22) I2=cmd_serial_host0.counter(23) I3=cmd_serial_host0.resp_len(23) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(27) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_len(27) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(26) I2=cmd_serial_host0.resp_len(25) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I1=cmd_serial_host0.resp_len(29) I2=cmd_serial_host0.counter(29) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I2=cmd_serial_host0.resp_len(28) I3=cmd_serial_host0.counter(28) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(27) I2=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.counter(27) O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_len(30) I2=cmd_serial_host0.resp_len(29) I3=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(31) I2=cmd_serial_host0.resp_len(31) I3=cmd_serial_host0.next_state_LUT4_O_1_I1_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.counter(31) I3=cmd_serial_host0.next_state_LUT4_O_1_I1 O=cmd_serial_host0.next_state_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_3_I1 I2=cmd_serial_host0.next_state_LUT4_O_3_I2 I3=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O O=cmd_serial_host0.next_state(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=cmd_serial_host0.state(2) I1=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1 I2=cmd_serial_host0.state(3) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cmd_serial_host0.state(3) I1=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1 I2=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_O_I3 I3=cmd_serial_host0.state(2) O=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.state(1) I3=cmd_serial_host0.state(0) O=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_4_I1 I2=cmd_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_I1_O I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O O=cmd_serial_host0.next_state(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.next_state_LUT4_O_4_I1 I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.next_state_LUT4_O_4_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.next_state_LUT4_O_4_I1_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.state(0) I1=cmd_serial_host0.state(3) I2=cmd_serial_host0.state(2) I3=cmd_serial_host0.state(1) O=cmd_serial_host0.next_state_LUT4_O_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.start_i I3=cmd_serial_host0.next_state_LUT4_O_5_I3 O=cmd_serial_host0.next_state(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_5_I3 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.next_state_LUT4_O_5_I3 I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.state(3) I1=cmd_serial_host0.state(1) I2=cmd_serial_host0.state(2) I3=cmd_serial_host0.state(0) O=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_6_I1 I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_I3_1_O I3=cmd_serial_host0.next_state(1) O=cmd_serial_host0.next_state(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.cmd_out_o_ff_CQZ_QEN_LUT4_O_I3 I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.counter(31) I3=cmd_serial_host0.resp_buff_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(31) I2=cmd_serial_host0.counter(3) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0 O=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=cmd_serial_host0.counter(4) I1=cmd_serial_host0.counter(5) I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(31) I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=cmd_serial_host0.counter(5) I3=cmd_serial_host0.counter(4) O=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(7) I3=cmd_serial_host0.counter(6) O=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(3) I2=cmd_serial_host0.counter(2) I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 O=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt ff CQZ=cmd_serial_host0.resp_buff(125) D=cmd_serial_host0.resp_buff_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(124) D=cmd_serial_host0.resp_buff_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(115) D=cmd_serial_host0.resp_buff_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(25) D=cmd_serial_host0.resp_buff_ff_CQZ_100_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(25) I2=cmd_serial_host0.resp_buff_ff_CQZ_100_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_100_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_100_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(24) D=cmd_serial_host0.resp_buff_ff_CQZ_101_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_101_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(24) I3=cmd_serial_host0.resp_buff_ff_CQZ_101_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_101_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_101_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(23) D=cmd_serial_host0.resp_buff_ff_CQZ_102_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_104_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(23) I3=cmd_serial_host0.resp_buff_ff_CQZ_102_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_102_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_104_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(23) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_102_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(22) D=cmd_serial_host0.resp_buff_ff_CQZ_103_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(22) I2=cmd_serial_host0.resp_buff_ff_CQZ_103_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_103_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_104_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_103_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(21) D=cmd_serial_host0.resp_buff_ff_CQZ_104_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_104_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(21) I3=cmd_serial_host0.resp_buff_ff_CQZ_104_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_104_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_101_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_104_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_101_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_104_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(20) D=cmd_serial_host0.resp_buff_ff_CQZ_105_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(20) I2=cmd_serial_host0.resp_buff_ff_CQZ_105_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_105_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_106_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_105_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(19) D=cmd_serial_host0.resp_buff_ff_CQZ_106_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_106_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(19) I3=cmd_serial_host0.resp_buff_ff_CQZ_106_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_106_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_101_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_106_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_106_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(19) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_106_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(18) D=cmd_serial_host0.resp_buff_ff_CQZ_107_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(18) I2=cmd_serial_host0.resp_buff_ff_CQZ_107_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_107_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_106_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_107_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(17) D=cmd_serial_host0.resp_buff_ff_CQZ_108_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(17) I2=cmd_serial_host0.resp_buff_ff_CQZ_108_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_108_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_106_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_108_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(16) D=cmd_serial_host0.resp_buff_ff_CQZ_109_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_109_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(16) I3=cmd_serial_host0.resp_buff_ff_CQZ_109_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_109_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I0 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_109_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=cmd_serial_host0.resp_buff(115) I3=cmd_serial_host0.resp_buff_ff_CQZ_10_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(115) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(114) D=cmd_serial_host0.resp_buff_ff_CQZ_11_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(15) D=cmd_serial_host0.resp_buff_ff_CQZ_110_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_112_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(15) I3=cmd_serial_host0.resp_buff_ff_CQZ_110_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_110_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_112_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(15) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_110_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(14) D=cmd_serial_host0.resp_buff_ff_CQZ_111_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(14) I2=cmd_serial_host0.resp_buff_ff_CQZ_111_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_111_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_112_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_111_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(13) D=cmd_serial_host0.resp_buff_ff_CQZ_112_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_112_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(13) I3=cmd_serial_host0.resp_buff_ff_CQZ_112_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_112_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_109_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_112_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_109_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_112_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(12) D=cmd_serial_host0.resp_buff_ff_CQZ_113_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(12) I2=cmd_serial_host0.resp_buff_ff_CQZ_113_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_113_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_114_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_113_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(11) D=cmd_serial_host0.resp_buff_ff_CQZ_114_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_114_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(11) I3=cmd_serial_host0.resp_buff_ff_CQZ_114_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_114_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_109_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_114_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_114_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(11) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_114_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(10) D=cmd_serial_host0.resp_buff_ff_CQZ_115_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(10) I2=cmd_serial_host0.resp_buff_ff_CQZ_115_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_115_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_114_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_115_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(9) D=cmd_serial_host0.resp_buff_ff_CQZ_116_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(9) I2=cmd_serial_host0.resp_buff_ff_CQZ_116_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_116_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_114_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_116_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(8) D=cmd_serial_host0.resp_buff_ff_CQZ_117_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_117_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(8) I3=cmd_serial_host0.resp_buff_ff_CQZ_117_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_117_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_117_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(7) D=cmd_serial_host0.resp_buff_ff_CQZ_118_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_120_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(7) I3=cmd_serial_host0.resp_buff_ff_CQZ_118_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_118_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_120_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(7) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_118_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(6) D=cmd_serial_host0.resp_buff_ff_CQZ_119_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(6) I2=cmd_serial_host0.resp_buff_ff_CQZ_119_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_119_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_120_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_119_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(114) I2=cmd_serial_host0.resp_buff_ff_CQZ_11_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_11_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(113) D=cmd_serial_host0.resp_buff_ff_CQZ_12_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(5) D=cmd_serial_host0.resp_buff_ff_CQZ_120_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_120_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(5) I3=cmd_serial_host0.resp_buff_ff_CQZ_120_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_120_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_117_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_120_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_117_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_120_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(4) D=cmd_serial_host0.resp_buff_ff_CQZ_121_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(4) I2=cmd_serial_host0.resp_buff_ff_CQZ_121_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_121_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_122_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_121_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(3) D=cmd_serial_host0.resp_buff_ff_CQZ_122_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_122_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(3) I3=cmd_serial_host0.resp_buff_ff_CQZ_122_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_122_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_117_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_122_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_122_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(3) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_122_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(2) D=cmd_serial_host0.resp_buff_ff_CQZ_123_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(2) I2=cmd_serial_host0.resp_buff_ff_CQZ_123_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_123_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_122_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_123_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(1) D=cmd_serial_host0.resp_buff_ff_CQZ_124_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_124_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_124_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_122_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_124_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(0) D=cmd_serial_host0.resp_buff_ff_CQZ_125_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(0) I2=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_125_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.resp_idx(7) O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I3_LUT4_I3_O I1=cmd_serial_host0.resp_idx(7) I2=cmd_serial_host0.resp_idx(8) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=cmd_serial_host0.resp_idx(6) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=cmd_serial_host0.resp_idx(6) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=cmd_serial_host0.resp_idx(4) I2=cmd_serial_host0.resp_idx(5) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100000000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=cmd_serial_host0.resp_idx(4) I2=cmd_serial_host0.resp_idx(5) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O_LUT4_I2_O I2=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_117_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.resp_idx(3) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_109_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O_LUT4_I3_O I2=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_101_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.resp_idx(3) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O_LUT4_I2_O I2=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_85_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.resp_idx(3) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_77_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O_LUT4_I3_O I2=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_69_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.resp_idx(3) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_61_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx(6) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(5) I2=cmd_serial_host0.resp_idx(4) I3=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=cmd_serial_host0.resp_idx(4) I2=cmd_serial_host0.resp_idx(5) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O_LUT4_I2_O I2=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_53_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.resp_idx(3) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_45_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O I2=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_37_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.resp_idx(3) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_29_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0 I1=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 I2=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(27) I3=cmd_serial_host0.resp_idx(31) O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(30) I2=cmd_serial_host0.resp_idx(29) I3=cmd_serial_host0.resp_idx(28) O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=cmd_serial_host0.resp_idx(9) I1=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_I3_I2 I2=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx(15) O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(17) I3=cmd_serial_host0.resp_idx(16) O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(20) I2=cmd_serial_host0.resp_idx(19) I3=cmd_serial_host0.resp_idx(18) O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx(8) I1=cmd_serial_host0.resp_idx(4) I2=cmd_serial_host0.resp_idx(5) I3=cmd_serial_host0.resp_idx(6) O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(113) I2=cmd_serial_host0.resp_buff_ff_CQZ_12_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_12_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(112) D=cmd_serial_host0.resp_buff_ff_CQZ_13_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=cmd_serial_host0.resp_buff(112) I3=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_idx(3) O=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I3_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(112) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(111) D=cmd_serial_host0.resp_buff_ff_CQZ_14_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_16_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(111) I3=cmd_serial_host0.resp_buff_ff_CQZ_14_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_16_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(111) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_14_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(110) D=cmd_serial_host0.resp_buff_ff_CQZ_15_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(110) I2=cmd_serial_host0.resp_buff_ff_CQZ_15_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_16_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_15_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(109) D=cmd_serial_host0.resp_buff_ff_CQZ_16_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_16_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(109) I3=cmd_serial_host0.resp_buff_ff_CQZ_16_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I3_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_16_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I3_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_16_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(108) D=cmd_serial_host0.resp_buff_ff_CQZ_17_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(108) I2=cmd_serial_host0.resp_buff_ff_CQZ_17_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_18_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_17_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(107) D=cmd_serial_host0.resp_buff_ff_CQZ_18_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_18_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(107) I3=cmd_serial_host0.resp_buff_ff_CQZ_18_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I3_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_18_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_18_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(107) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_18_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(106) D=cmd_serial_host0.resp_buff_ff_CQZ_19_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(106) I2=cmd_serial_host0.resp_buff_ff_CQZ_19_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_18_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_19_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1 I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.resp_buff(124) O=cmd_serial_host0.resp_buff_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I0 I1=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I2=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010001000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I1 I2=cmd_serial_host0.counter_ff_CQZ_28_D_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I2=cmd_serial_host0.cmd_buff(19) I3=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=cmd_serial_host0.cmd_buff(11) I1=cmd_serial_host0.cmd_buff(27) I2=cmd_serial_host0.counter(4) I3=cmd_serial_host0.counter(3) O=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(1) I2=cmd_serial_host0.counter(0) I3=cmd_serial_host0.counter(2) O=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=cmd_serial_host0.resp_buff_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(123) D=cmd_serial_host0.resp_buff_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(105) D=cmd_serial_host0.resp_buff_ff_CQZ_20_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(105) I2=cmd_serial_host0.resp_buff_ff_CQZ_20_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_18_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_20_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(104) D=cmd_serial_host0.resp_buff_ff_CQZ_21_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(104) I2=cmd_serial_host0.resp_buff_ff_CQZ_21_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_21_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(103) D=cmd_serial_host0.resp_buff_ff_CQZ_22_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=cmd_serial_host0.resp_buff(103) I3=cmd_serial_host0.resp_buff_ff_CQZ_22_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(103) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_22_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(102) D=cmd_serial_host0.resp_buff_ff_CQZ_23_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(102) I2=cmd_serial_host0.resp_buff_ff_CQZ_23_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_23_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(101) D=cmd_serial_host0.resp_buff_ff_CQZ_24_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=cmd_serial_host0.resp_buff(101) I3=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(3) I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt ff CQZ=cmd_serial_host0.resp_buff(100) D=cmd_serial_host0.resp_buff_ff_CQZ_25_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(100) I2=cmd_serial_host0.resp_buff_ff_CQZ_25_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=cmd_serial_host0.resp_buff_ff_CQZ_25_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(99) D=cmd_serial_host0.resp_buff_ff_CQZ_26_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=cmd_serial_host0.resp_buff(99) I3=cmd_serial_host0.resp_buff_ff_CQZ_26_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(99) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_26_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(98) D=cmd_serial_host0.resp_buff_ff_CQZ_27_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(98) I2=cmd_serial_host0.resp_buff_ff_CQZ_27_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_27_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(97) D=cmd_serial_host0.resp_buff_ff_CQZ_28_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(97) I2=cmd_serial_host0.resp_buff_ff_CQZ_28_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_28_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(96) D=cmd_serial_host0.resp_buff_ff_CQZ_29_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_29_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(96) I3=cmd_serial_host0.resp_buff_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I0 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_29_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I2=cmd_serial_host0.resp_buff_ff_CQZ_2_D_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_2_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(123) I3=cmd_serial_host0.resp_buff_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=cmd_serial_host0.cmd_dat_reg O=cmd_serial_host0.resp_buff_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_2_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(123) I2=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I3=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=cmd_serial_host0.resp_buff_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt ff CQZ=cmd_serial_host0.resp_buff(122) D=cmd_serial_host0.resp_buff_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(95) D=cmd_serial_host0.resp_buff_ff_CQZ_30_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_32_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(95) I3=cmd_serial_host0.resp_buff_ff_CQZ_30_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_30_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_32_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(95) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_30_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(94) D=cmd_serial_host0.resp_buff_ff_CQZ_31_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(94) I2=cmd_serial_host0.resp_buff_ff_CQZ_31_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_31_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_32_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_31_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(93) D=cmd_serial_host0.resp_buff_ff_CQZ_32_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_32_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(93) I3=cmd_serial_host0.resp_buff_ff_CQZ_32_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_32_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_29_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_32_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_29_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_32_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(92) D=cmd_serial_host0.resp_buff_ff_CQZ_33_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(92) I2=cmd_serial_host0.resp_buff_ff_CQZ_33_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_33_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_34_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_33_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(91) D=cmd_serial_host0.resp_buff_ff_CQZ_34_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_34_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(91) I3=cmd_serial_host0.resp_buff_ff_CQZ_34_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_34_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_29_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_34_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_34_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(91) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_34_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(90) D=cmd_serial_host0.resp_buff_ff_CQZ_35_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(90) I2=cmd_serial_host0.resp_buff_ff_CQZ_35_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_35_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_34_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_35_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(89) D=cmd_serial_host0.resp_buff_ff_CQZ_36_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(89) I2=cmd_serial_host0.resp_buff_ff_CQZ_36_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_36_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_34_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_36_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(88) D=cmd_serial_host0.resp_buff_ff_CQZ_37_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_37_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(88) I3=cmd_serial_host0.resp_buff_ff_CQZ_37_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_37_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_37_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(87) D=cmd_serial_host0.resp_buff_ff_CQZ_38_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_40_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(87) I3=cmd_serial_host0.resp_buff_ff_CQZ_38_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_38_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_40_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(87) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_38_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(86) D=cmd_serial_host0.resp_buff_ff_CQZ_39_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(86) I2=cmd_serial_host0.resp_buff_ff_CQZ_39_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_39_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_40_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_39_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_3_D_LUT4_O_I1 I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.resp_buff(122) O=cmd_serial_host0.resp_buff_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I2=cmd_serial_host0.resp_buff_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.CRC_7.CRC(1) I3=cmd_serial_host0.resp_buff_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=cmd_serial_host0.cmd_out_o_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.counter(0) I2=cmd_serial_host0.counter(2) I3=cmd_serial_host0.counter(1) O=cmd_serial_host0.resp_buff_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(121) D=cmd_serial_host0.resp_buff_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(85) D=cmd_serial_host0.resp_buff_ff_CQZ_40_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_40_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(85) I3=cmd_serial_host0.resp_buff_ff_CQZ_40_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_40_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_37_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_40_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_37_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_40_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(84) D=cmd_serial_host0.resp_buff_ff_CQZ_41_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(84) I2=cmd_serial_host0.resp_buff_ff_CQZ_41_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_41_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_42_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_41_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(83) D=cmd_serial_host0.resp_buff_ff_CQZ_42_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_42_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(83) I3=cmd_serial_host0.resp_buff_ff_CQZ_42_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_42_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_37_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_42_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_42_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(83) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_42_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(82) D=cmd_serial_host0.resp_buff_ff_CQZ_43_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(82) I2=cmd_serial_host0.resp_buff_ff_CQZ_43_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_43_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_42_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_43_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(81) D=cmd_serial_host0.resp_buff_ff_CQZ_44_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(81) I2=cmd_serial_host0.resp_buff_ff_CQZ_44_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_44_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_42_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_44_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(80) D=cmd_serial_host0.resp_buff_ff_CQZ_45_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_45_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(80) I3=cmd_serial_host0.resp_buff_ff_CQZ_45_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_45_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I0 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_45_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(79) D=cmd_serial_host0.resp_buff_ff_CQZ_46_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_48_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(79) I3=cmd_serial_host0.resp_buff_ff_CQZ_46_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_46_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_48_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(79) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_46_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(78) D=cmd_serial_host0.resp_buff_ff_CQZ_47_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(78) I2=cmd_serial_host0.resp_buff_ff_CQZ_47_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_47_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_48_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_47_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(77) D=cmd_serial_host0.resp_buff_ff_CQZ_48_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_48_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(77) I3=cmd_serial_host0.resp_buff_ff_CQZ_48_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_48_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_45_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_48_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_45_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_48_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(76) D=cmd_serial_host0.resp_buff_ff_CQZ_49_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(76) I2=cmd_serial_host0.resp_buff_ff_CQZ_49_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_49_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_50_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_49_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1 I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.resp_buff(121) O=cmd_serial_host0.resp_buff_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I0 I1=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I2=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010001000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(2) I3=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.counter(1) I3=cmd_serial_host0.counter(0) O=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(120) D=cmd_serial_host0.resp_buff_ff_CQZ_5_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(75) D=cmd_serial_host0.resp_buff_ff_CQZ_50_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_50_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(75) I3=cmd_serial_host0.resp_buff_ff_CQZ_50_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_50_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_45_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_50_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_50_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(75) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_50_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(74) D=cmd_serial_host0.resp_buff_ff_CQZ_51_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(74) I2=cmd_serial_host0.resp_buff_ff_CQZ_51_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_51_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_50_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_51_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(73) D=cmd_serial_host0.resp_buff_ff_CQZ_52_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(73) I2=cmd_serial_host0.resp_buff_ff_CQZ_52_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_52_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_50_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_52_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(72) D=cmd_serial_host0.resp_buff_ff_CQZ_53_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_53_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(72) I3=cmd_serial_host0.resp_buff_ff_CQZ_53_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_53_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O_LUT4_I3_O_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_53_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(71) D=cmd_serial_host0.resp_buff_ff_CQZ_54_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_56_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(71) I3=cmd_serial_host0.resp_buff_ff_CQZ_54_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_54_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_56_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(71) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_54_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(70) D=cmd_serial_host0.resp_buff_ff_CQZ_55_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(70) I2=cmd_serial_host0.resp_buff_ff_CQZ_55_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_55_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_56_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_55_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(69) D=cmd_serial_host0.resp_buff_ff_CQZ_56_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_56_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(69) I3=cmd_serial_host0.resp_buff_ff_CQZ_56_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_56_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_53_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_56_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_53_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_56_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(68) D=cmd_serial_host0.resp_buff_ff_CQZ_57_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(68) I2=cmd_serial_host0.resp_buff_ff_CQZ_57_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_57_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_58_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_57_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(67) D=cmd_serial_host0.resp_buff_ff_CQZ_58_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_58_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(67) I3=cmd_serial_host0.resp_buff_ff_CQZ_58_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_58_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_53_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_58_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_58_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(67) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_58_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(66) D=cmd_serial_host0.resp_buff_ff_CQZ_59_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(66) I2=cmd_serial_host0.resp_buff_ff_CQZ_59_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_59_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_58_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_59_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_5_D_LUT4_O_I1 I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.resp_buff(120) O=cmd_serial_host0.resp_buff_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=cmd_serial_host0.counter(31) I1=cmd_serial_host0.counter_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I3 I2=cmd_serial_host0.resp_buff_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=cmd_serial_host0.resp_buff_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(119) D=cmd_serial_host0.resp_buff_ff_CQZ_6_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(65) D=cmd_serial_host0.resp_buff_ff_CQZ_60_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(65) I2=cmd_serial_host0.resp_buff_ff_CQZ_60_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_60_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_58_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_60_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(64) D=cmd_serial_host0.resp_buff_ff_CQZ_61_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_61_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(64) I3=cmd_serial_host0.resp_buff_ff_CQZ_61_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_61_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I0 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_61_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(63) D=cmd_serial_host0.resp_buff_ff_CQZ_62_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_64_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(63) I3=cmd_serial_host0.resp_buff_ff_CQZ_62_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_62_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_64_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(63) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_62_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(62) D=cmd_serial_host0.resp_buff_ff_CQZ_63_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(62) I2=cmd_serial_host0.resp_buff_ff_CQZ_63_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_63_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_64_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_63_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(61) D=cmd_serial_host0.resp_buff_ff_CQZ_64_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_64_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(61) I3=cmd_serial_host0.resp_buff_ff_CQZ_64_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_64_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_61_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_64_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_61_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_64_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(60) D=cmd_serial_host0.resp_buff_ff_CQZ_65_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(60) I2=cmd_serial_host0.resp_buff_ff_CQZ_65_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_65_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_66_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_65_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(59) D=cmd_serial_host0.resp_buff_ff_CQZ_66_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_66_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(59) I3=cmd_serial_host0.resp_buff_ff_CQZ_66_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_66_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_61_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_66_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_66_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(59) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_66_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(58) D=cmd_serial_host0.resp_buff_ff_CQZ_67_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(58) I2=cmd_serial_host0.resp_buff_ff_CQZ_67_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_67_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_66_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_67_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(57) D=cmd_serial_host0.resp_buff_ff_CQZ_68_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(57) I2=cmd_serial_host0.resp_buff_ff_CQZ_68_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_68_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_66_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_68_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(56) D=cmd_serial_host0.resp_buff_ff_CQZ_69_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_69_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(56) I3=cmd_serial_host0.resp_buff_ff_CQZ_69_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_69_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_69_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_6_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(119) I3=cmd_serial_host0.cmd_dat_reg O=cmd_serial_host0.resp_buff_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(118) D=cmd_serial_host0.resp_buff_ff_CQZ_7_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(55) D=cmd_serial_host0.resp_buff_ff_CQZ_70_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_72_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(55) I3=cmd_serial_host0.resp_buff_ff_CQZ_70_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_70_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_72_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(55) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_70_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(54) D=cmd_serial_host0.resp_buff_ff_CQZ_71_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(54) I2=cmd_serial_host0.resp_buff_ff_CQZ_71_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_71_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_72_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_71_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(53) D=cmd_serial_host0.resp_buff_ff_CQZ_72_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_72_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(53) I3=cmd_serial_host0.resp_buff_ff_CQZ_72_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_72_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_69_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_72_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_69_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_72_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(52) D=cmd_serial_host0.resp_buff_ff_CQZ_73_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(52) I2=cmd_serial_host0.resp_buff_ff_CQZ_73_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_73_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_74_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_73_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(51) D=cmd_serial_host0.resp_buff_ff_CQZ_74_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_74_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(51) I3=cmd_serial_host0.resp_buff_ff_CQZ_74_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_74_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_69_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_74_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_74_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(51) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_74_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(50) D=cmd_serial_host0.resp_buff_ff_CQZ_75_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(50) I2=cmd_serial_host0.resp_buff_ff_CQZ_75_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_75_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_74_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_75_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(49) D=cmd_serial_host0.resp_buff_ff_CQZ_76_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(49) I2=cmd_serial_host0.resp_buff_ff_CQZ_76_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_76_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_74_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_76_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(48) D=cmd_serial_host0.resp_buff_ff_CQZ_77_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_77_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(48) I3=cmd_serial_host0.resp_buff_ff_CQZ_77_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_77_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I0 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_77_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(47) D=cmd_serial_host0.resp_buff_ff_CQZ_78_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_80_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(47) I3=cmd_serial_host0.resp_buff_ff_CQZ_78_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_78_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_80_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(47) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_78_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(46) D=cmd_serial_host0.resp_buff_ff_CQZ_79_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(46) I2=cmd_serial_host0.resp_buff_ff_CQZ_79_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_79_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_80_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_79_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(118) I2=cmd_serial_host0.resp_buff_ff_CQZ_7_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_7_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(117) D=cmd_serial_host0.resp_buff_ff_CQZ_8_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(45) D=cmd_serial_host0.resp_buff_ff_CQZ_80_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_80_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(45) I3=cmd_serial_host0.resp_buff_ff_CQZ_80_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_80_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_77_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_80_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_77_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_80_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(44) D=cmd_serial_host0.resp_buff_ff_CQZ_81_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(44) I2=cmd_serial_host0.resp_buff_ff_CQZ_81_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_81_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_82_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_81_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(43) D=cmd_serial_host0.resp_buff_ff_CQZ_82_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_82_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(43) I3=cmd_serial_host0.resp_buff_ff_CQZ_82_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_82_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_77_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_82_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_82_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(43) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_82_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(42) D=cmd_serial_host0.resp_buff_ff_CQZ_83_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(42) I2=cmd_serial_host0.resp_buff_ff_CQZ_83_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_83_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_82_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_83_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(41) D=cmd_serial_host0.resp_buff_ff_CQZ_84_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(41) I2=cmd_serial_host0.resp_buff_ff_CQZ_84_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_84_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_82_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_84_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(40) D=cmd_serial_host0.resp_buff_ff_CQZ_85_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_85_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(40) I3=cmd_serial_host0.resp_buff_ff_CQZ_85_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_85_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_O_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_85_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(39) D=cmd_serial_host0.resp_buff_ff_CQZ_86_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_88_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(39) I3=cmd_serial_host0.resp_buff_ff_CQZ_86_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_86_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_88_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(39) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_86_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(38) D=cmd_serial_host0.resp_buff_ff_CQZ_87_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(38) I2=cmd_serial_host0.resp_buff_ff_CQZ_87_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_87_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_88_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_87_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(37) D=cmd_serial_host0.resp_buff_ff_CQZ_88_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_88_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(37) I3=cmd_serial_host0.resp_buff_ff_CQZ_88_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_88_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_85_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_88_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_85_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_88_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(36) D=cmd_serial_host0.resp_buff_ff_CQZ_89_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(36) I2=cmd_serial_host0.resp_buff_ff_CQZ_89_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_89_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_90_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_89_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(117) I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx(3) O=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx(4) I3=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.resp_idx(3) I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=cmd_serial_host0.resp_idx(4) I2=cmd_serial_host0.resp_idx(5) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O O=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101100000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(116) D=cmd_serial_host0.resp_buff_ff_CQZ_9_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_buff(35) D=cmd_serial_host0.resp_buff_ff_CQZ_90_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_90_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(35) I3=cmd_serial_host0.resp_buff_ff_CQZ_90_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_90_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_85_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_90_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_90_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(35) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_90_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(34) D=cmd_serial_host0.resp_buff_ff_CQZ_91_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(34) I2=cmd_serial_host0.resp_buff_ff_CQZ_91_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_91_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_90_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_91_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(33) D=cmd_serial_host0.resp_buff_ff_CQZ_92_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(33) I2=cmd_serial_host0.resp_buff_ff_CQZ_92_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_92_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(1) I2=cmd_serial_host0.resp_buff_ff_CQZ_90_D_LUT4_O_I1 I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_92_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(32) D=cmd_serial_host0.resp_buff_ff_CQZ_93_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(32) I3=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_93_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_13_D_LUT4_O_I0 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_1_O_LUT4_I3_1_O_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(31) D=cmd_serial_host0.resp_buff_ff_CQZ_94_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_96_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(31) I3=cmd_serial_host0.resp_buff_ff_CQZ_94_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_94_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_96_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(31) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_94_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(30) D=cmd_serial_host0.resp_buff_ff_CQZ_95_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(30) I2=cmd_serial_host0.resp_buff_ff_CQZ_95_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_95_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_96_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_95_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(29) D=cmd_serial_host0.resp_buff_ff_CQZ_96_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_96_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(29) I3=cmd_serial_host0.resp_buff_ff_CQZ_96_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_96_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I0 I3=cmd_serial_host0.resp_idx(2) O=cmd_serial_host0.resp_buff_ff_CQZ_96_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_96_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(28) D=cmd_serial_host0.resp_buff_ff_CQZ_97_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(28) I2=cmd_serial_host0.resp_buff_ff_CQZ_97_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_97_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I1 O=cmd_serial_host0.resp_buff_ff_CQZ_97_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(27) D=cmd_serial_host0.resp_buff_ff_CQZ_98_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(27) I3=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_98_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx(1) I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_93_D_LUT4_O_I0 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I1 I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 I2=cmd_serial_host0.resp_buff(27) I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I0 O=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_buff(26) D=cmd_serial_host0.resp_buff_ff_CQZ_99_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(26) I2=cmd_serial_host0.resp_buff_ff_CQZ_99_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_99_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_98_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(0) I3=cmd_serial_host0.resp_idx(1) O=cmd_serial_host0.resp_buff_ff_CQZ_99_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.cmd_dat_reg I1=cmd_serial_host0.resp_buff(116) I2=cmd_serial_host0.resp_buff_ff_CQZ_9_D_LUT4_O_I2 I3=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=cmd_serial_host0.resp_buff_ff_CQZ_9_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1 I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.resp_buff(125) O=cmd_serial_host0.resp_buff_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I2=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I1 I3=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx(3) I3=cmd_serial_host0.resp_buff_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.crc_enable_ff_CQZ_QEN_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=cmd_serial_host0.counter(2) O=cmd_serial_host0.resp_buff_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=cmd_serial_host0.resp_idx(31) D=cmd_serial_host0.resp_idx_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_idx(30) D=cmd_serial_host0.resp_idx_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_idx(21) D=cmd_serial_host0.resp_idx_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(21) I3=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.resp_idx_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(20) D=cmd_serial_host0.resp_idx_ff_CQZ_11_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(20) I3=cmd_serial_host0.resp_idx_ff_CQZ_11_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=cmd_serial_host0.resp_idx(17) I2=cmd_serial_host0.resp_idx(18) I3=cmd_serial_host0.resp_idx(19) O=cmd_serial_host0.resp_idx_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(19) D=cmd_serial_host0.resp_idx_ff_CQZ_12_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I3=cmd_serial_host0.resp_idx_ff_CQZ_12_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=cmd_serial_host0.resp_idx(17) I2=cmd_serial_host0.resp_idx(18) I3=cmd_serial_host0.resp_idx(19) O=cmd_serial_host0.resp_idx_ff_CQZ_12_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=cmd_serial_host0.resp_idx(18) D=cmd_serial_host0.resp_idx_ff_CQZ_13_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O I1=cmd_serial_host0.resp_idx(17) I2=cmd_serial_host0.resp_idx(18) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(17) D=cmd_serial_host0.resp_idx_ff_CQZ_14_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(17) I3=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O O=cmd_serial_host0.resp_idx_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(16) D=cmd_serial_host0.resp_idx_ff_CQZ_15_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(15) I2=cmd_serial_host0.resp_idx(16) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(15) D=cmd_serial_host0.resp_idx_ff_CQZ_16_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(15) I3=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_I3_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(16) I2=cmd_serial_host0.resp_idx(15) I3=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_I3_I2_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx(17) I1=cmd_serial_host0.resp_idx(18) I2=cmd_serial_host0.resp_idx(19) I3=cmd_serial_host0.resp_idx(20) O=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_24_D_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(10) I2=cmd_serial_host0.resp_idx(9) I3=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_20_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=cmd_serial_host0.resp_idx(15) I3=cmd_serial_host0.resp_idx(16) O=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx(11) I1=cmd_serial_host0.resp_idx(12) I2=cmd_serial_host0.resp_idx(13) I3=cmd_serial_host0.resp_idx(14) O=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(14) D=cmd_serial_host0.resp_idx_ff_CQZ_17_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_18_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(13) I2=cmd_serial_host0.resp_idx(14) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(13) D=cmd_serial_host0.resp_idx_ff_CQZ_18_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(13) I3=cmd_serial_host0.resp_idx_ff_CQZ_18_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(12) I2=cmd_serial_host0.resp_idx(11) I3=cmd_serial_host0.resp_idx_ff_CQZ_20_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_18_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(12) D=cmd_serial_host0.resp_idx_ff_CQZ_19_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_20_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(11) I2=cmd_serial_host0.resp_idx(12) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I0 I1=cmd_serial_host0.resp_idx(29) I2=cmd_serial_host0.resp_idx(30) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(29) D=cmd_serial_host0.resp_idx_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_idx(11) D=cmd_serial_host0.resp_idx_ff_CQZ_20_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(11) I3=cmd_serial_host0.resp_idx_ff_CQZ_20_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(10) D=cmd_serial_host0.resp_idx_ff_CQZ_21_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_24_D_LUT4_O_I3_LUT4_I3_O I1=cmd_serial_host0.resp_idx(9) I2=cmd_serial_host0.resp_idx(10) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(9) D=cmd_serial_host0.resp_idx_ff_CQZ_22_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(9) I3=cmd_serial_host0.resp_idx_ff_CQZ_24_D_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.resp_idx_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(8) D=cmd_serial_host0.resp_idx_ff_CQZ_23_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_24_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(7) I2=cmd_serial_host0.resp_idx(8) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(7) D=cmd_serial_host0.resp_idx_ff_CQZ_24_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(7) I3=cmd_serial_host0.resp_idx_ff_CQZ_24_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(8) I2=cmd_serial_host0.resp_idx(7) I3=cmd_serial_host0.resp_idx_ff_CQZ_24_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_24_D_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(10) I2=cmd_serial_host0.resp_idx(9) I3=cmd_serial_host0.resp_idx_ff_CQZ_24_D_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.resp_idx_ff_CQZ_20_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(6) D=cmd_serial_host0.resp_idx_ff_CQZ_25_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_25_D_LUT4_O_I0 I1=cmd_serial_host0.resp_idx(5) I2=cmd_serial_host0.resp_idx(6) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(6) I2=cmd_serial_host0.resp_idx(5) I3=cmd_serial_host0.resp_idx_ff_CQZ_25_D_LUT4_O_I0 O=cmd_serial_host0.resp_idx_ff_CQZ_24_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx(4) I3=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_25_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(5) D=cmd_serial_host0.resp_idx_ff_CQZ_26_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(4) I2=cmd_serial_host0.resp_idx(5) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(4) D=cmd_serial_host0.resp_idx_ff_CQZ_27_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(4) I3=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.resp_idx(3) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_27_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(3) D=cmd_serial_host0.resp_idx_ff_CQZ_28_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(2) I2=cmd_serial_host0.resp_idx(3) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(2) D=cmd_serial_host0.resp_idx_ff_CQZ_29_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(2) I3=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx(1) I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_idx_ff_CQZ_29_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(29) I3=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I0 O=cmd_serial_host0.resp_idx_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(28) D=cmd_serial_host0.resp_idx_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_idx(1) D=cmd_serial_host0.resp_idx_ff_CQZ_30_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(1) I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_idx_ff_CQZ_30_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(0) D=cmd_serial_host0.resp_idx_ff_CQZ_31_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I3=cmd_serial_host0.resp_idx(0) O=cmd_serial_host0.resp_idx_ff_CQZ_31_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(28) I3=cmd_serial_host0.resp_idx_ff_CQZ_3_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx(28) I3=cmd_serial_host0.resp_idx_ff_CQZ_3_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx(27) I3=cmd_serial_host0.resp_idx_ff_CQZ_4_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(27) D=cmd_serial_host0.resp_idx_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(27) I3=cmd_serial_host0.resp_idx_ff_CQZ_4_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx(26) I3=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(26) D=cmd_serial_host0.resp_idx_ff_CQZ_5_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(26) I3=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0 I1=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 I2=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx(26) O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I1 I2=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=cmd_serial_host0.resp_idx(15) O=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I3_LUT4_I3_O I1=cmd_serial_host0.resp_idx(7) I2=cmd_serial_host0.resp_idx(8) I3=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_O_LUT4_I3_I0 O=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(8) I2=cmd_serial_host0.resp_idx(7) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I3_LUT4_I3_O O=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(22) I2=cmd_serial_host0.resp_idx(21) I3=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(25) I2=cmd_serial_host0.resp_idx(24) I3=cmd_serial_host0.resp_idx(23) O=cmd_serial_host0.resp_idx_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(25) D=cmd_serial_host0.resp_idx_ff_CQZ_6_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I3=cmd_serial_host0.resp_idx_ff_CQZ_6_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_8_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(23) I2=cmd_serial_host0.resp_idx(24) I3=cmd_serial_host0.resp_idx(25) O=cmd_serial_host0.resp_idx_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=cmd_serial_host0.resp_idx(24) D=cmd_serial_host0.resp_idx_ff_CQZ_7_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_8_D_LUT4_O_I3 I1=cmd_serial_host0.resp_idx(23) I2=cmd_serial_host0.resp_idx(24) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(23) D=cmd_serial_host0.resp_idx_ff_CQZ_8_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O I2=cmd_serial_host0.resp_idx(23) I3=cmd_serial_host0.resp_idx_ff_CQZ_8_D_LUT4_O_I3 O=cmd_serial_host0.resp_idx_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(22) I2=cmd_serial_host0.resp_idx(21) I3=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_I3_O O=cmd_serial_host0.resp_idx_ff_CQZ_8_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=cmd_serial_host0.resp_idx(22) D=cmd_serial_host0.resp_idx_ff_CQZ_9_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I1_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_I3_O I1=cmd_serial_host0.resp_idx(21) I2=cmd_serial_host0.resp_idx(22) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I0 I1=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(31) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_1_O O=cmd_serial_host0.resp_idx_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1 I1=cmd_serial_host0.resp_idx(31) I2=cmd_serial_host0.resp_idx(27) I3=cmd_serial_host0.resp_idx(28) O=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O I1=cmd_serial_host0.resp_idx(21) I2=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_I2 I3=cmd_serial_host0.resp_idx(26) O=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101110110000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx(22) I1=cmd_serial_host0.resp_idx(23) I2=cmd_serial_host0.resp_idx(24) I3=cmd_serial_host0.resp_idx(25) O=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_O_LUT4_I3_I0 I1=cmd_serial_host0.resp_idx_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2 I2=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_O_LUT4_I3_I2 I3=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_O O=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_O_LUT4_I3_I0_LUT4_O_I1 I2=cmd_serial_host0.resp_idx(10) I3=cmd_serial_host0.resp_idx(9) O=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=cmd_serial_host0.resp_idx(11) I1=cmd_serial_host0.resp_idx(12) I2=cmd_serial_host0.resp_idx(13) I3=cmd_serial_host0.resp_idx(14) O=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_O_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.resp_idx(8) I2=cmd_serial_host0.resp_idx(7) I3=cmd_serial_host0.resp_buff_ff_CQZ_125_D_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_I3_LUT4_I3_O O=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1_LUT4_I0_O_LUT4_I0_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_idx(30) I3=cmd_serial_host0.resp_idx(29) O=cmd_serial_host0.resp_idx_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_serial_host0.resp_len(31) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(30) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(21) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(20) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(19) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(18) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(17) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(16) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(15) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(14) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(13) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(12) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(29) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(11) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(10) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(9) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(8) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(7) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(6) D=sd_cmd_master0.long_response QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(5) D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(4) D=sd_cmd_master0.long_response QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(3) D=sd_cmd_master0.long_response QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(2) D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(28) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(1) D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(0) D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(27) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(26) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(25) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(24) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(23) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_serial_host0.resp_len(22) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(119) D=cmd_serial_host0.response_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(118) D=cmd_serial_host0.response_o_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(109) D=cmd_serial_host0.response_o_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(19) D=cmd_serial_host0.response_o_ff_CQZ_100_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(19) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_100_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(18) D=cmd_serial_host0.response_o_ff_CQZ_101_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(18) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_101_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(17) D=cmd_serial_host0.response_o_ff_CQZ_102_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(17) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_102_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(16) D=cmd_serial_host0.response_o_ff_CQZ_103_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(16) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_103_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(15) D=cmd_serial_host0.response_o_ff_CQZ_104_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(15) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_104_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(14) D=cmd_serial_host0.response_o_ff_CQZ_105_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(14) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_105_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(13) D=cmd_serial_host0.response_o_ff_CQZ_106_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(13) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_106_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(12) D=cmd_serial_host0.response_o_ff_CQZ_107_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(12) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_107_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(11) D=cmd_serial_host0.response_o_ff_CQZ_108_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(11) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_108_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(10) D=cmd_serial_host0.response_o_ff_CQZ_109_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(10) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_109_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(109) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(108) D=cmd_serial_host0.response_o_ff_CQZ_11_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(9) D=cmd_serial_host0.response_o_ff_CQZ_110_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(9) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_110_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(8) D=cmd_serial_host0.response_o_ff_CQZ_111_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(8) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_111_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(7) D=cmd_serial_host0.response_o_ff_CQZ_112_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(7) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_112_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(6) D=cmd_serial_host0.response_o_ff_CQZ_113_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(6) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_113_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(5) D=cmd_serial_host0.response_o_ff_CQZ_114_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(5) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_114_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(4) D=cmd_serial_host0.response_o_ff_CQZ_115_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(4) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_115_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(3) D=cmd_serial_host0.response_o_ff_CQZ_116_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(3) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_116_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(2) D=cmd_serial_host0.response_o_ff_CQZ_117_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(2) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_117_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(1) D=cmd_serial_host0.response_o_ff_CQZ_118_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(1) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_118_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(0) D=cmd_serial_host0.response_o_ff_CQZ_119_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(0) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_119_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(108) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(107) D=cmd_serial_host0.response_o_ff_CQZ_12_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(107) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(106) D=cmd_serial_host0.response_o_ff_CQZ_13_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(106) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(105) D=cmd_serial_host0.response_o_ff_CQZ_14_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(105) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(104) D=cmd_serial_host0.response_o_ff_CQZ_15_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(104) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(103) D=cmd_serial_host0.response_o_ff_CQZ_16_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(103) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(102) D=cmd_serial_host0.response_o_ff_CQZ_17_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(102) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(101) D=cmd_serial_host0.response_o_ff_CQZ_18_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(101) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(100) D=cmd_serial_host0.response_o_ff_CQZ_19_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(100) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(118) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(117) D=cmd_serial_host0.response_o_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(99) D=cmd_serial_host0.response_o_ff_CQZ_20_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(99) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(98) D=cmd_serial_host0.response_o_ff_CQZ_21_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(98) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(97) D=cmd_serial_host0.response_o_ff_CQZ_22_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(97) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(96) D=cmd_serial_host0.response_o_ff_CQZ_23_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(96) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(95) D=cmd_serial_host0.response_o_ff_CQZ_24_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(95) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(94) D=cmd_serial_host0.response_o_ff_CQZ_25_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(94) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(93) D=cmd_serial_host0.response_o_ff_CQZ_26_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(93) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(92) D=cmd_serial_host0.response_o_ff_CQZ_27_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(92) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(91) D=cmd_serial_host0.response_o_ff_CQZ_28_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(91) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(90) D=cmd_serial_host0.response_o_ff_CQZ_29_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(90) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(117) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(116) D=cmd_serial_host0.response_o_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(89) D=cmd_serial_host0.response_o_ff_CQZ_30_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(89) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_30_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(88) D=cmd_serial_host0.response_o_ff_CQZ_31_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(88) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_31_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(87) D=cmd_serial_host0.response_o_ff_CQZ_32_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(87) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_32_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(86) D=cmd_serial_host0.response_o_ff_CQZ_33_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(86) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_33_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(85) D=cmd_serial_host0.response_o_ff_CQZ_34_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(85) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_34_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(84) D=cmd_serial_host0.response_o_ff_CQZ_35_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(84) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_35_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(83) D=cmd_serial_host0.response_o_ff_CQZ_36_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(83) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_36_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(82) D=cmd_serial_host0.response_o_ff_CQZ_37_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(82) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_37_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(81) D=cmd_serial_host0.response_o_ff_CQZ_38_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(81) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_38_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(80) D=cmd_serial_host0.response_o_ff_CQZ_39_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(80) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_39_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(116) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(115) D=cmd_serial_host0.response_o_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(79) D=cmd_serial_host0.response_o_ff_CQZ_40_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(79) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_40_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(78) D=cmd_serial_host0.response_o_ff_CQZ_41_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(78) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_41_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(77) D=cmd_serial_host0.response_o_ff_CQZ_42_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(77) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_42_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(76) D=cmd_serial_host0.response_o_ff_CQZ_43_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(76) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_43_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(75) D=cmd_serial_host0.response_o_ff_CQZ_44_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(75) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_44_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(74) D=cmd_serial_host0.response_o_ff_CQZ_45_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(74) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_45_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(73) D=cmd_serial_host0.response_o_ff_CQZ_46_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(73) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_46_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(72) D=cmd_serial_host0.response_o_ff_CQZ_47_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(72) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_47_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(71) D=cmd_serial_host0.response_o_ff_CQZ_48_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(71) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_48_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(70) D=cmd_serial_host0.response_o_ff_CQZ_49_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(70) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_49_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(115) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(114) D=cmd_serial_host0.response_o_ff_CQZ_5_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(69) D=cmd_serial_host0.response_o_ff_CQZ_50_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(69) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_50_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(68) D=cmd_serial_host0.response_o_ff_CQZ_51_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(68) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_51_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(67) D=cmd_serial_host0.response_o_ff_CQZ_52_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(67) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_52_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(66) D=cmd_serial_host0.response_o_ff_CQZ_53_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(66) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_53_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(65) D=cmd_serial_host0.response_o_ff_CQZ_54_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(65) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_54_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(64) D=cmd_serial_host0.response_o_ff_CQZ_55_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(64) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_55_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(63) D=cmd_serial_host0.response_o_ff_CQZ_56_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(63) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_56_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(62) D=cmd_serial_host0.response_o_ff_CQZ_57_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(62) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_57_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(61) D=cmd_serial_host0.response_o_ff_CQZ_58_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(61) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_58_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(60) D=cmd_serial_host0.response_o_ff_CQZ_59_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(60) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_59_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(114) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(113) D=cmd_serial_host0.response_o_ff_CQZ_6_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(59) D=cmd_serial_host0.response_o_ff_CQZ_60_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(59) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_60_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(58) D=cmd_serial_host0.response_o_ff_CQZ_61_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(58) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_61_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(57) D=cmd_serial_host0.response_o_ff_CQZ_62_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(57) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_62_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(56) D=cmd_serial_host0.response_o_ff_CQZ_63_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(56) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_63_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(55) D=cmd_serial_host0.response_o_ff_CQZ_64_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(55) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_64_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(54) D=cmd_serial_host0.response_o_ff_CQZ_65_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(54) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_65_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(53) D=cmd_serial_host0.response_o_ff_CQZ_66_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(53) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_66_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(52) D=cmd_serial_host0.response_o_ff_CQZ_67_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(52) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_67_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(51) D=cmd_serial_host0.response_o_ff_CQZ_68_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(51) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_68_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(50) D=cmd_serial_host0.response_o_ff_CQZ_69_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(50) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_69_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(113) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(112) D=cmd_serial_host0.response_o_ff_CQZ_7_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(49) D=cmd_serial_host0.response_o_ff_CQZ_70_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(49) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_70_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(48) D=cmd_serial_host0.response_o_ff_CQZ_71_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(48) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_71_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(47) D=cmd_serial_host0.response_o_ff_CQZ_72_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(47) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_72_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(46) D=cmd_serial_host0.response_o_ff_CQZ_73_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(46) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_73_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(45) D=cmd_serial_host0.response_o_ff_CQZ_74_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(45) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_74_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(44) D=cmd_serial_host0.response_o_ff_CQZ_75_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(44) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_75_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(43) D=cmd_serial_host0.response_o_ff_CQZ_76_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(43) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_76_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(42) D=cmd_serial_host0.response_o_ff_CQZ_77_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(42) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_77_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(41) D=cmd_serial_host0.response_o_ff_CQZ_78_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(41) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_78_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(40) D=cmd_serial_host0.response_o_ff_CQZ_79_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(40) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_79_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(112) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(111) D=cmd_serial_host0.response_o_ff_CQZ_8_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(39) D=cmd_serial_host0.response_o_ff_CQZ_80_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(39) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_80_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(38) D=cmd_serial_host0.response_o_ff_CQZ_81_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(38) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_81_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(37) D=cmd_serial_host0.response_o_ff_CQZ_82_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(37) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_82_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(36) D=cmd_serial_host0.response_o_ff_CQZ_83_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(36) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_83_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(35) D=cmd_serial_host0.response_o_ff_CQZ_84_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(35) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_84_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(34) D=cmd_serial_host0.response_o_ff_CQZ_85_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(34) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_85_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(33) D=cmd_serial_host0.response_o_ff_CQZ_86_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(33) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_86_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(32) D=cmd_serial_host0.response_o_ff_CQZ_87_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(32) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_87_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(31) D=cmd_serial_host0.response_o_ff_CQZ_88_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(31) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_88_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(30) D=cmd_serial_host0.response_o_ff_CQZ_89_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(30) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_89_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(111) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(110) D=cmd_serial_host0.response_o_ff_CQZ_9_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_response(29) D=cmd_serial_host0.response_o_ff_CQZ_90_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(29) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_90_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(28) D=cmd_serial_host0.response_o_ff_CQZ_91_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(28) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_91_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(27) D=cmd_serial_host0.response_o_ff_CQZ_92_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(27) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_92_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(26) D=cmd_serial_host0.response_o_ff_CQZ_93_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(26) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_93_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(25) D=cmd_serial_host0.response_o_ff_CQZ_94_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(25) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_94_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(24) D=cmd_serial_host0.response_o_ff_CQZ_95_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(24) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_95_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(23) D=cmd_serial_host0.response_o_ff_CQZ_96_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(23) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_96_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(22) D=cmd_serial_host0.response_o_ff_CQZ_97_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(22) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_97_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(21) D=cmd_serial_host0.response_o_ff_CQZ_98_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(21) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_98_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_response(20) D=cmd_serial_host0.response_o_ff_CQZ_99_D QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.next_state_LUT4_O_5_I3_LUT4_I2_O QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:213.1-332.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(20) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_99_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(110) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=cmd_serial_host0.resp_buff(119) I3=cmd_serial_host0.finish_o_ff_CQZ_D_LUT4_O_I3_LUT4_I2_O O=cmd_serial_host0.response_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.go_idle_o I3=sd_cmd_master0.rst O=cmd_serial_host0.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cmd_serial_host0.state(6) D=cmd_serial_host0.next_state(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:202.1-210.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_serial_host0.state(5) D=cmd_serial_host0.next_state(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:202.1-210.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_serial_host0.state(4) D=cmd_serial_host0.next_state(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:202.1-210.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_serial_host0.state(3) D=cmd_serial_host0.next_state(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:202.1-210.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_serial_host0.state(2) D=cmd_serial_host0.next_state(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:202.1-210.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_serial_host0.state(1) D=cmd_serial_host0.next_state(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:202.1-210.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_serial_host0.state(0) D=cmd_serial_host0.next_state(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:202.1-210.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=cmd_serial_host0.next_state_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_I3_O I1=cmd_serial_host0.with_response I2=cmd_serial_host0.cmd_dat_reg I3=cmd_serial_host0.next_state_LUT4_O_3_I2 O=cmd_serial_host0.next_state_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt ff CQZ=cmd_serial_host0.with_response D=sd_cmd_master0.expect_response QCK=argument_reg_cross.clk_b QEN=cmd_serial_host0.start_i QRT=cmd_serial_host0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:238.20-251.21|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_serial_host.v:185.1-199.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_start_cross.sync_clk_b(2) D=cmd_start_cross.sync_clk_b(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:382.25-382.106|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:67.1-73.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_start_cross.sync_clk_b(1) D=cmd_start_cross.sync_clk_b(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:382.25-382.106|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:67.1-73.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_start_cross.sync_clk_b(0) D=cmd_start_cross.toggle_clk_a QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:382.25-382.106|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:67.1-73.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_start_cross.toggle_clk_a I2=cmd_start_edge.sig_reg(0) I3=cmd_start_edge.sig_reg(1) O=cmd_start_cross.toggle_clk_a_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt ff CQZ=cmd_start_cross.toggle_clk_a D=cmd_start_cross.toggle_clk_a_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:382.25-382.106|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:57.1-63.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_start_edge.sig_reg(1) D=cmd_start_edge.sig_reg(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:379.13-379.110|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/edge_detect.v:55.1-59.38|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=cmd_start_edge.sig_reg(0) D=cmd_start_edge.sig QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:379.13-379.110|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/edge_detect.v:55.1-59.38|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](13) D=command_reg_cross.in(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](12) D=command_reg_cross.in(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](2) D=command_reg_cross.in(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](1) D=command_reg_cross.in(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](0) D=command_reg_cross.in(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](11) D=command_reg_cross.in(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](10) D=command_reg_cross.in(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](9) D=command_reg_cross.in(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](8) D=command_reg_cross.in(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](6) D=command_reg_cross.in(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](5) D=command_reg_cross.in(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](4) D=command_reg_cross.in(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.sync_clk_b[0](3) D=command_reg_cross.in(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(13) D=command_reg_cross.sync_clk_b[0](13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(12) D=command_reg_cross.sync_clk_b[0](12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(2) D=command_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(1) D=command_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(0) D=command_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(11) D=command_reg_cross.sync_clk_b[0](11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(10) D=command_reg_cross.sync_clk_b[0](10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(9) D=command_reg_cross.sync_clk_b[0](9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(8) D=command_reg_cross.sync_clk_b[0](8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(6) D=command_reg_cross.sync_clk_b[0](6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(5) D=command_reg_cross.sync_clk_b[0](5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(4) D=command_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.out(3) D=command_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:386.29-386.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=controll_setting_reg_cross.sync_clk_b[0](0) D=controll_setting_reg_cross.in(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:394.29-394.143|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=data_int_rst_cross.sync_clk_b(1) I3=data_int_rst_cross.sync_clk_b(2) O=sd_data_master0.trans_done_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt ff CQZ=data_int_rst_cross.sync_clk_b(2) D=data_int_rst_cross.sync_clk_b(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:383.25-383.115|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:67.1-73.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=data_int_rst_cross.sync_clk_b(1) D=data_int_rst_cross.sync_clk_b(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:383.25-383.115|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:67.1-73.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=data_int_rst_cross.sync_clk_b(0) D=data_int_rst_cross.toggle_clk_a QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:383.25-383.115|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:67.1-73.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=data_int_rst_cross.toggle_clk_a I2=data_int_rst_edge.sig_reg(0) I3=data_int_rst_edge.sig_reg(1) O=data_int_rst_cross.toggle_clk_a_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt ff CQZ=data_int_rst_cross.toggle_clk_a D=data_int_rst_cross.toggle_clk_a_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:383.25-383.115|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/monostable_domain_cross.v:57.1-63.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=data_int_rst_edge.sig_reg(1) D=data_int_rst_edge.sig_reg(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:380.13-380.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/edge_detect.v:55.1-59.38|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=data_int_rst_edge.sig_reg(0) D=data_int_rst_edge.sig QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:380.13-380.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/edge_detect.v:55.1-59.38|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=data_int_status_reg_cross.sync_clk_b[0](2) D=data_int_status_reg_cross.in(2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:400.28-400.139|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=data_int_status_reg_cross.sync_clk_b[0](1) D=data_int_status_reg_cross.in(1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:400.28-400.139|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=data_int_status_reg_cross.sync_clk_b[0](0) D=data_int_status_reg_cross.in(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:400.28-400.139|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=data_int_status_reg_cross.out(2) D=data_int_status_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:400.28-400.139|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=data_int_status_reg_cross.out(1) D=data_int_status_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:400.28-400.139|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=data_int_status_reg_cross.out(0) D=data_int_status_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:400.28-400.139|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](31) D=dma_addr_reg_cross.in(31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](30) D=dma_addr_reg_cross.in(30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](21) D=dma_addr_reg_cross.in(21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](20) D=dma_addr_reg_cross.in(20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](19) D=dma_addr_reg_cross.in(19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](18) D=dma_addr_reg_cross.in(18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](17) D=dma_addr_reg_cross.in(17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](16) D=dma_addr_reg_cross.in(16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](15) D=dma_addr_reg_cross.in(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](14) D=dma_addr_reg_cross.in(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](13) D=dma_addr_reg_cross.in(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](12) D=dma_addr_reg_cross.in(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](29) D=dma_addr_reg_cross.in(29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](11) D=dma_addr_reg_cross.in(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](10) D=dma_addr_reg_cross.in(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](9) D=dma_addr_reg_cross.in(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](8) D=dma_addr_reg_cross.in(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](7) D=dma_addr_reg_cross.in(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](6) D=dma_addr_reg_cross.in(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](5) D=dma_addr_reg_cross.in(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](4) D=dma_addr_reg_cross.in(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](3) D=dma_addr_reg_cross.in(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](2) D=dma_addr_reg_cross.in(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](28) D=dma_addr_reg_cross.in(28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](1) D=dma_addr_reg_cross.in(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](0) D=dma_addr_reg_cross.in(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](27) D=dma_addr_reg_cross.in(27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](26) D=dma_addr_reg_cross.in(26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](25) D=dma_addr_reg_cross.in(25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](24) D=dma_addr_reg_cross.in(24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](23) D=dma_addr_reg_cross.in(23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.sync_clk_b[0](22) D=dma_addr_reg_cross.in(22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(31) D=dma_addr_reg_cross.sync_clk_b[0](31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(30) D=dma_addr_reg_cross.sync_clk_b[0](30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(21) D=dma_addr_reg_cross.sync_clk_b[0](21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(20) D=dma_addr_reg_cross.sync_clk_b[0](20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(19) D=dma_addr_reg_cross.sync_clk_b[0](19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(18) D=dma_addr_reg_cross.sync_clk_b[0](18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(17) D=dma_addr_reg_cross.sync_clk_b[0](17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(16) D=dma_addr_reg_cross.sync_clk_b[0](16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(15) D=dma_addr_reg_cross.sync_clk_b[0](15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(14) D=dma_addr_reg_cross.sync_clk_b[0](14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(13) D=dma_addr_reg_cross.sync_clk_b[0](13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(12) D=dma_addr_reg_cross.sync_clk_b[0](12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(29) D=dma_addr_reg_cross.sync_clk_b[0](29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(11) D=dma_addr_reg_cross.sync_clk_b[0](11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(10) D=dma_addr_reg_cross.sync_clk_b[0](10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(9) D=dma_addr_reg_cross.sync_clk_b[0](9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(8) D=dma_addr_reg_cross.sync_clk_b[0](8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(7) D=dma_addr_reg_cross.sync_clk_b[0](7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(6) D=dma_addr_reg_cross.sync_clk_b[0](6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(5) D=dma_addr_reg_cross.sync_clk_b[0](5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(4) D=dma_addr_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(3) D=dma_addr_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(2) D=dma_addr_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(28) D=dma_addr_reg_cross.sync_clk_b[0](28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(1) D=dma_addr_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(0) D=dma_addr_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(27) D=dma_addr_reg_cross.sync_clk_b[0](27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(26) D=dma_addr_reg_cross.sync_clk_b[0](26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(25) D=dma_addr_reg_cross.sync_clk_b[0](25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(24) D=dma_addr_reg_cross.sync_clk_b[0](24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(23) D=dma_addr_reg_cross.sync_clk_b[0](23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=dma_addr_reg_cross.out(22) D=dma_addr_reg_cross.sync_clk_b[0](22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:399.29-399.119|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=cmd_int_status_reg_cross.out(0) I1=cmd_int_enable_reg_cross.in(0) I2=int_cmd_LUT4_O_I2 I3=int_cmd_LUT4_O_I3 O=$iopadmap$int_cmd +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111111 +.subckt LUT4 I0=cmd_int_status_reg_cross.out(1) I1=cmd_int_enable_reg_cross.in(1) I2=cmd_int_status_reg_cross.out(4) I3=cmd_int_enable_reg_cross.in(4) O=int_cmd_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=cmd_int_status_reg_cross.out(2) I1=cmd_int_enable_reg_cross.in(2) I2=cmd_int_status_reg_cross.out(3) I3=cmd_int_enable_reg_cross.in(3) O=int_cmd_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=int_data_LUT4_O_I1 I2=data_int_status_reg_cross.out(2) I3=data_int_enable_reg_cross.in(2) O=$iopadmap$int_data +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10001111 +.subckt LUT4 I0=data_int_status_reg_cross.out(0) I1=data_int_enable_reg_cross.in(0) I2=data_int_status_reg_cross.out(1) I3=data_int_enable_reg_cross.in(1) O=int_data_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.offset(0) I3=dma_addr_reg_cross.out(0) O=sd_fifo_filler0.wbm_adr_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_2_I3 I1=sd_fifo_filler0.offset(30) I2=dma_addr_reg_cross.out(30) I3=m_wb_adr_o_LUT4_O_1_I3 O=sd_fifo_filler0.wbm_adr_o(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_10_I0 I1=m_wb_adr_o_LUT4_O_10_I1 I2=sd_fifo_filler0.offset(22) I3=dma_addr_reg_cross.out(22) O=sd_fifo_filler0.wbm_adr_o(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_12_I3 I1=sd_fifo_filler0.offset(20) I2=dma_addr_reg_cross.out(20) I3=m_wb_adr_o_LUT4_O_10_I0_LUT4_O_I3 O=m_wb_adr_o_LUT4_O_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(21) I3=sd_fifo_filler0.offset(21) O=m_wb_adr_o_LUT4_O_10_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(21) I3=sd_fifo_filler0.offset(21) O=m_wb_adr_o_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(21) I2=sd_fifo_filler0.offset(21) I3=m_wb_adr_o_LUT4_O_11_I3 O=sd_fifo_filler0.wbm_adr_o(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(20) I2=sd_fifo_filler0.offset(20) I3=m_wb_adr_o_LUT4_O_12_I3 O=m_wb_adr_o_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(20) I2=sd_fifo_filler0.offset(20) I3=m_wb_adr_o_LUT4_O_12_I3 O=sd_fifo_filler0.wbm_adr_o(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_fifo_filler0.offset(19) I1=dma_addr_reg_cross.out(19) I2=m_wb_adr_o_LUT4_O_13_I0 I3=m_wb_adr_o_LUT4_O_13_I1 O=m_wb_adr_o_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_13_I0 I1=m_wb_adr_o_LUT4_O_13_I1 I2=sd_fifo_filler0.offset(19) I3=dma_addr_reg_cross.out(19) O=sd_fifo_filler0.wbm_adr_o(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_15_I3 I1=sd_fifo_filler0.offset(17) I2=dma_addr_reg_cross.out(17) I3=m_wb_adr_o_LUT4_O_14_I3 O=m_wb_adr_o_LUT4_O_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(18) I3=sd_fifo_filler0.offset(18) O=m_wb_adr_o_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_15_I3 I1=sd_fifo_filler0.offset(17) I2=dma_addr_reg_cross.out(17) I3=m_wb_adr_o_LUT4_O_14_I3 O=sd_fifo_filler0.wbm_adr_o(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(18) I3=sd_fifo_filler0.offset(18) O=m_wb_adr_o_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(17) I2=sd_fifo_filler0.offset(17) I3=m_wb_adr_o_LUT4_O_15_I3 O=sd_fifo_filler0.wbm_adr_o(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_fifo_filler0.offset(16) I1=dma_addr_reg_cross.out(16) I2=m_wb_adr_o_LUT4_O_16_I0 I3=m_wb_adr_o_LUT4_O_16_I1 O=m_wb_adr_o_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_16_I0 I1=m_wb_adr_o_LUT4_O_16_I1 I2=sd_fifo_filler0.offset(16) I3=dma_addr_reg_cross.out(16) O=sd_fifo_filler0.wbm_adr_o(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_18_I3 I1=sd_fifo_filler0.offset(14) I2=dma_addr_reg_cross.out(14) I3=m_wb_adr_o_LUT4_O_16_I0_LUT4_O_I3 O=m_wb_adr_o_LUT4_O_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(15) I3=sd_fifo_filler0.offset(15) O=m_wb_adr_o_LUT4_O_16_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(15) I3=sd_fifo_filler0.offset(15) O=m_wb_adr_o_LUT4_O_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(15) I2=sd_fifo_filler0.offset(15) I3=m_wb_adr_o_LUT4_O_17_I3 O=sd_fifo_filler0.wbm_adr_o(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(14) I2=sd_fifo_filler0.offset(14) I3=m_wb_adr_o_LUT4_O_18_I3 O=m_wb_adr_o_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(14) I2=sd_fifo_filler0.offset(14) I3=m_wb_adr_o_LUT4_O_18_I3 O=sd_fifo_filler0.wbm_adr_o(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_fifo_filler0.offset(13) I1=dma_addr_reg_cross.out(13) I2=m_wb_adr_o_LUT4_O_19_I0 I3=m_wb_adr_o_LUT4_O_19_I1 O=m_wb_adr_o_LUT4_O_18_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_19_I0 I1=m_wb_adr_o_LUT4_O_19_I1 I2=sd_fifo_filler0.offset(13) I3=dma_addr_reg_cross.out(13) O=sd_fifo_filler0.wbm_adr_o(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_21_I3 I1=sd_fifo_filler0.offset(11) I2=dma_addr_reg_cross.out(11) I3=m_wb_adr_o_LUT4_O_20_I3 O=m_wb_adr_o_LUT4_O_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(12) I3=sd_fifo_filler0.offset(12) O=m_wb_adr_o_LUT4_O_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(31) I3=sd_fifo_filler0.offset(31) O=m_wb_adr_o_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(30) I2=sd_fifo_filler0.offset(30) I3=m_wb_adr_o_LUT4_O_2_I3 O=sd_fifo_filler0.wbm_adr_o(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_21_I3 I1=sd_fifo_filler0.offset(11) I2=dma_addr_reg_cross.out(11) I3=m_wb_adr_o_LUT4_O_20_I3 O=sd_fifo_filler0.wbm_adr_o(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(12) I3=sd_fifo_filler0.offset(12) O=m_wb_adr_o_LUT4_O_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(11) I2=sd_fifo_filler0.offset(11) I3=m_wb_adr_o_LUT4_O_21_I3 O=sd_fifo_filler0.wbm_adr_o(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_fifo_filler0.offset(10) I1=dma_addr_reg_cross.out(10) I2=m_wb_adr_o_LUT4_O_22_I0 I3=m_wb_adr_o_LUT4_O_22_I1 O=m_wb_adr_o_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_22_I0 I1=m_wb_adr_o_LUT4_O_22_I1 I2=sd_fifo_filler0.offset(10) I3=dma_addr_reg_cross.out(10) O=sd_fifo_filler0.wbm_adr_o(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_24_I3 I1=sd_fifo_filler0.offset(8) I2=dma_addr_reg_cross.out(8) I3=m_wb_adr_o_LUT4_O_22_I0_LUT4_O_I3 O=m_wb_adr_o_LUT4_O_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(9) I3=sd_fifo_filler0.offset(9) O=m_wb_adr_o_LUT4_O_22_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(9) I3=sd_fifo_filler0.offset(9) O=m_wb_adr_o_LUT4_O_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(9) I2=sd_fifo_filler0.offset(9) I3=m_wb_adr_o_LUT4_O_23_I3 O=sd_fifo_filler0.wbm_adr_o(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(8) I2=sd_fifo_filler0.offset(8) I3=m_wb_adr_o_LUT4_O_24_I3 O=m_wb_adr_o_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(8) I2=sd_fifo_filler0.offset(8) I3=m_wb_adr_o_LUT4_O_24_I3 O=sd_fifo_filler0.wbm_adr_o(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_fifo_filler0.offset(7) I1=dma_addr_reg_cross.out(7) I2=m_wb_adr_o_LUT4_O_25_I0 I3=m_wb_adr_o_LUT4_O_25_I1 O=m_wb_adr_o_LUT4_O_24_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_25_I0 I1=m_wb_adr_o_LUT4_O_25_I1 I2=sd_fifo_filler0.offset(7) I3=dma_addr_reg_cross.out(7) O=sd_fifo_filler0.wbm_adr_o(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_27_I3 I1=sd_fifo_filler0.offset(5) I2=dma_addr_reg_cross.out(5) I3=m_wb_adr_o_LUT4_O_26_I3 O=m_wb_adr_o_LUT4_O_25_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(6) I3=sd_fifo_filler0.offset(6) O=m_wb_adr_o_LUT4_O_25_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_27_I3 I1=sd_fifo_filler0.offset(5) I2=dma_addr_reg_cross.out(5) I3=m_wb_adr_o_LUT4_O_26_I3 O=sd_fifo_filler0.wbm_adr_o(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(6) I3=sd_fifo_filler0.offset(6) O=m_wb_adr_o_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(5) I2=sd_fifo_filler0.offset(5) I3=m_wb_adr_o_LUT4_O_27_I3 O=sd_fifo_filler0.wbm_adr_o(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_fifo_filler0.offset(4) I1=dma_addr_reg_cross.out(4) I2=m_wb_adr_o_LUT4_O_28_I0 I3=m_wb_adr_o_LUT4_O_28_I1 O=m_wb_adr_o_LUT4_O_27_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_28_I0 I1=m_wb_adr_o_LUT4_O_28_I1 I2=sd_fifo_filler0.offset(4) I3=dma_addr_reg_cross.out(4) O=sd_fifo_filler0.wbm_adr_o(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_30_I3 I1=sd_fifo_filler0.offset(2) I2=dma_addr_reg_cross.out(2) I3=m_wb_adr_o_LUT4_O_29_I3 O=m_wb_adr_o_LUT4_O_28_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(3) I3=sd_fifo_filler0.offset(3) O=m_wb_adr_o_LUT4_O_28_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_30_I3 I1=sd_fifo_filler0.offset(2) I2=dma_addr_reg_cross.out(2) I3=m_wb_adr_o_LUT4_O_29_I3 O=sd_fifo_filler0.wbm_adr_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(3) I3=sd_fifo_filler0.offset(3) O=m_wb_adr_o_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_fifo_filler0.offset(29) I1=dma_addr_reg_cross.out(29) I2=m_wb_adr_o_LUT4_O_3_I0 I3=m_wb_adr_o_LUT4_O_3_I1 O=m_wb_adr_o_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_3_I0 I1=m_wb_adr_o_LUT4_O_3_I1 I2=sd_fifo_filler0.offset(29) I3=dma_addr_reg_cross.out(29) O=sd_fifo_filler0.wbm_adr_o(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(2) I2=sd_fifo_filler0.offset(2) I3=m_wb_adr_o_LUT4_O_30_I3 O=sd_fifo_filler0.wbm_adr_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=dma_addr_reg_cross.out(1) I1=sd_fifo_filler0.offset(1) I2=dma_addr_reg_cross.out(0) I3=sd_fifo_filler0.offset(0) O=m_wb_adr_o_LUT4_O_30_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=dma_addr_reg_cross.out(0) I1=sd_fifo_filler0.offset(0) I2=dma_addr_reg_cross.out(1) I3=sd_fifo_filler0.offset(1) O=sd_fifo_filler0.wbm_adr_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_5_I3 I1=sd_fifo_filler0.offset(27) I2=dma_addr_reg_cross.out(27) I3=m_wb_adr_o_LUT4_O_4_I3 O=m_wb_adr_o_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(28) I3=sd_fifo_filler0.offset(28) O=m_wb_adr_o_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_5_I3 I1=sd_fifo_filler0.offset(27) I2=dma_addr_reg_cross.out(27) I3=m_wb_adr_o_LUT4_O_4_I3 O=sd_fifo_filler0.wbm_adr_o(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(28) I3=sd_fifo_filler0.offset(28) O=m_wb_adr_o_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(27) I2=sd_fifo_filler0.offset(27) I3=m_wb_adr_o_LUT4_O_5_I3 O=sd_fifo_filler0.wbm_adr_o(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(26) I2=sd_fifo_filler0.offset(26) I3=m_wb_adr_o_LUT4_O_6_I3 O=m_wb_adr_o_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(26) I2=sd_fifo_filler0.offset(26) I3=m_wb_adr_o_LUT4_O_6_I3 O=sd_fifo_filler0.wbm_adr_o(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=sd_fifo_filler0.offset(25) I1=dma_addr_reg_cross.out(25) I2=m_wb_adr_o_LUT4_O_7_I0 I3=m_wb_adr_o_LUT4_O_7_I1 O=m_wb_adr_o_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_7_I0 I1=m_wb_adr_o_LUT4_O_7_I1 I2=sd_fifo_filler0.offset(25) I3=dma_addr_reg_cross.out(25) O=sd_fifo_filler0.wbm_adr_o(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_9_I3 I1=sd_fifo_filler0.offset(23) I2=dma_addr_reg_cross.out(23) I3=m_wb_adr_o_LUT4_O_8_I3 O=m_wb_adr_o_LUT4_O_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(24) I3=sd_fifo_filler0.offset(24) O=m_wb_adr_o_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=m_wb_adr_o_LUT4_O_9_I3 I1=sd_fifo_filler0.offset(23) I2=dma_addr_reg_cross.out(23) I3=m_wb_adr_o_LUT4_O_8_I3 O=sd_fifo_filler0.wbm_adr_o(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=dma_addr_reg_cross.out(24) I3=sd_fifo_filler0.offset(24) O=m_wb_adr_o_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=dma_addr_reg_cross.out(23) I2=sd_fifo_filler0.offset(23) I3=m_wb_adr_o_LUT4_O_9_I3 O=sd_fifo_filler0.wbm_adr_o(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=sd_fifo_filler0.offset(22) I1=m_wb_adr_o_LUT4_O_10_I1 I2=m_wb_adr_o_LUT4_O_10_I0 I3=dma_addr_reg_cross.out(22) O=m_wb_adr_o_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.start_rx_fifo_o I2=sd_fifo_filler0.generic_fifo_dc_gray0.empty I3=m_wb_stb_o_LUT4_O_I2 O=sd_fifo_filler0.wbm_cyc_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00111010 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111101000100 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_1_I0 I1=m_wb_dat_o_LUT4_O_1_I1 I2=m_wb_dat_o_LUT4_O_1_I2 I3=m_wb_dat_o_LUT4_O_1_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111101000100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_dat_o_LUT4_O_7_I3 I2=m_wb_dat_o_LUT4_O_10_I2 I3=m_wb_dat_o_LUT4_O_10_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_10_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_10_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_10_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](21) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](21) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_10_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](21) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](21) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_10_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](21) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](21) O=m_wb_dat_o_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](21) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](21) O=m_wb_dat_o_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_10_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_10_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_10_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](21) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](21) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_10_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](21) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](21) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_10_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_10_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](21) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](21) O=m_wb_dat_o_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](21) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](21) O=m_wb_dat_o_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_11_I0 I1=m_wb_dat_o_LUT4_O_11_I1 I2=m_wb_dat_o_LUT4_O_11_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_11_I0_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_11_I0_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](20) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](20) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_11_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](20) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](20) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_11_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_11_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_11_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](20) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](20) O=m_wb_dat_o_LUT4_O_11_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](20) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](20) O=m_wb_dat_o_LUT4_O_11_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_11_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_11_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_11_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](20) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](20) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_11_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](20) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](20) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_11_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=m_wb_dat_o_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](20) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](20) O=m_wb_dat_o_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](20) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](20) O=m_wb_dat_o_LUT4_O_11_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_dat_o_LUT4_O_7_I3 I2=m_wb_dat_o_LUT4_O_12_I2 I3=m_wb_dat_o_LUT4_O_12_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_12_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_12_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_12_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](19) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](19) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_12_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](19) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](19) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_12_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](19) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](19) O=m_wb_dat_o_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](19) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](19) O=m_wb_dat_o_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_12_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_12_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_12_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](19) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](19) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_12_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](19) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](19) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_12_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_12_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_12_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_12_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](19) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](19) O=m_wb_dat_o_LUT4_O_12_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](19) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](19) O=m_wb_dat_o_LUT4_O_12_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_dat_o_LUT4_O_7_I3 I2=m_wb_dat_o_LUT4_O_13_I2 I3=m_wb_dat_o_LUT4_O_13_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_13_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_13_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_13_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](18) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](18) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_13_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](18) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](18) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_13_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_13_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](18) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](18) O=m_wb_dat_o_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](18) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](18) O=m_wb_dat_o_LUT4_O_13_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_13_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_13_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_13_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](18) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](18) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_13_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](18) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](18) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_13_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_13_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](18) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](18) O=m_wb_dat_o_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](18) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](18) O=m_wb_dat_o_LUT4_O_13_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_14_I2 I3=m_wb_dat_o_LUT4_O_14_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_14_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_14_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_14_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](17) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](17) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_14_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](17) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](17) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_14_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_14_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_14_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_14_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](17) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](17) O=m_wb_dat_o_LUT4_O_14_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](17) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](17) O=m_wb_dat_o_LUT4_O_14_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_14_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_14_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_14_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](17) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](17) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_14_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](17) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](17) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_14_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_14_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](17) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](17) O=m_wb_dat_o_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](17) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](17) O=m_wb_dat_o_LUT4_O_14_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_15_I2 I3=m_wb_dat_o_LUT4_O_15_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_15_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_15_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_15_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](16) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](16) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_15_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](16) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](16) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_15_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_15_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](16) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](16) O=m_wb_dat_o_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](16) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](16) O=m_wb_dat_o_LUT4_O_15_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_15_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_15_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_15_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](16) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](16) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_15_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](16) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](16) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_15_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_15_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_15_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_15_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](16) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](16) O=m_wb_dat_o_LUT4_O_15_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](16) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](16) O=m_wb_dat_o_LUT4_O_15_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_16_I2 I3=m_wb_dat_o_LUT4_O_16_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_16_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_16_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_16_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](15) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](15) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_16_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](15) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](15) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_16_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](15) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](15) O=m_wb_dat_o_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](15) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](15) O=m_wb_dat_o_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_16_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_16_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_16_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_16_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](15) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](15) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_16_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](15) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](15) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_16_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_16_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](15) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](15) O=m_wb_dat_o_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](15) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](15) O=m_wb_dat_o_LUT4_O_16_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_17_I2 I3=m_wb_dat_o_LUT4_O_17_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_17_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_17_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_17_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](14) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](14) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_17_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](14) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](14) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_17_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_17_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](14) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](14) O=m_wb_dat_o_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](14) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](14) O=m_wb_dat_o_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_17_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_17_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_17_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](14) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](14) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_17_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](14) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](14) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_17_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_17_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](14) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](14) O=m_wb_dat_o_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](14) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](14) O=m_wb_dat_o_LUT4_O_17_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_18_I0 I1=m_wb_dat_o_LUT4_O_18_I1 I2=m_wb_dat_o_LUT4_O_18_I2 I3=m_wb_dat_o_LUT4_O_18_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111101000100 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_18_I0_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_18_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](13) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](13) O=m_wb_dat_o_LUT4_O_18_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](13) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](13) O=m_wb_dat_o_LUT4_O_18_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_18_I1_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_18_I1_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](13) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](13) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_18_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](13) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](13) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_18_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_18_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_18_I2_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](13) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](13) O=m_wb_dat_o_LUT4_O_18_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](13) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](13) O=m_wb_dat_o_LUT4_O_18_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_18_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_18_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_18_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](13) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](13) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_18_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](13) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](13) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_18_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_19_I2 I3=m_wb_dat_o_LUT4_O_19_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_19_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_19_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_19_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](12) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](12) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_19_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](12) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](12) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_19_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](12) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](12) O=m_wb_dat_o_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](12) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](12) O=m_wb_dat_o_LUT4_O_19_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_19_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_19_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_19_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_19_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](12) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](12) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_19_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](12) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](12) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_19_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_19_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](12) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](12) O=m_wb_dat_o_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](12) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](12) O=m_wb_dat_o_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_1_I0_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_1_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](30) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](30) O=m_wb_dat_o_LUT4_O_1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](30) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](30) O=m_wb_dat_o_LUT4_O_1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_1_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_1_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](30) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](30) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](30) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](30) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_1_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_1_I2_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](30) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](30) O=m_wb_dat_o_LUT4_O_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](30) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](30) O=m_wb_dat_o_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_1_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_1_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](30) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](30) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](30) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](30) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_2_I2 I3=m_wb_dat_o_LUT4_O_2_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_20_I0 I1=m_wb_dat_o_LUT4_O_20_I1 I2=m_wb_dat_o_LUT4_O_20_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_20_I0_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_20_I0_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](11) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](11) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_20_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](11) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](11) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_20_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_20_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_20_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](11) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](11) O=m_wb_dat_o_LUT4_O_20_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](11) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](11) O=m_wb_dat_o_LUT4_O_20_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_20_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_20_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_20_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](11) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](11) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_20_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](11) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](11) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_20_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=m_wb_dat_o_LUT4_O_20_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_20_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_20_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](11) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](11) O=m_wb_dat_o_LUT4_O_20_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](11) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](11) O=m_wb_dat_o_LUT4_O_20_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_dat_o_LUT4_O_7_I3 I2=m_wb_dat_o_LUT4_O_21_I2 I3=m_wb_dat_o_LUT4_O_21_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_21_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_21_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_21_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](10) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](10) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_21_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](10) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](10) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_21_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_21_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](10) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](10) O=m_wb_dat_o_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](10) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](10) O=m_wb_dat_o_LUT4_O_21_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_21_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_21_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_21_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](10) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](10) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_21_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](10) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](10) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_21_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_21_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](10) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](10) O=m_wb_dat_o_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](10) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](10) O=m_wb_dat_o_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_dat_o_LUT4_O_7_I3 I2=m_wb_dat_o_LUT4_O_22_I2 I3=m_wb_dat_o_LUT4_O_22_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_22_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_22_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_22_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](9) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](9) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_22_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](9) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](9) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_22_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_22_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](9) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](9) O=m_wb_dat_o_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](9) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](9) O=m_wb_dat_o_LUT4_O_22_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_22_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_22_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_22_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_22_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](9) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](9) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_22_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](9) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](9) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_22_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_22_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](9) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](9) O=m_wb_dat_o_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](9) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](9) O=m_wb_dat_o_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_23_I0 I1=m_wb_dat_o_LUT4_O_23_I1 I2=m_wb_dat_o_LUT4_O_23_I2 I3=m_wb_dat_o_LUT4_O_23_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111101000100 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_23_I0_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_23_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_23_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](8) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](8) O=m_wb_dat_o_LUT4_O_23_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](8) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](8) O=m_wb_dat_o_LUT4_O_23_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_23_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_23_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](8) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](8) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_23_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](8) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](8) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_23_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_23_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_23_I2_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](8) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](8) O=m_wb_dat_o_LUT4_O_23_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](8) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](8) O=m_wb_dat_o_LUT4_O_23_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_23_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_23_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](8) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](8) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_23_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](8) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](8) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_23_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_24_I2 I3=m_wb_dat_o_LUT4_O_24_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_24_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_24_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_24_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](7) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](7) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_24_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](7) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](7) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_24_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_24_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_24_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_24_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](7) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](7) O=m_wb_dat_o_LUT4_O_24_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](7) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](7) O=m_wb_dat_o_LUT4_O_24_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_24_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_24_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_24_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_24_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](7) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](7) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_24_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](7) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](7) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_24_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_24_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](7) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](7) O=m_wb_dat_o_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](7) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](7) O=m_wb_dat_o_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_25_I2 I3=m_wb_dat_o_LUT4_O_25_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_25_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_25_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_25_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](6) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](6) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_25_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](6) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](6) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_25_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_25_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](6) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](6) O=m_wb_dat_o_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](6) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](6) O=m_wb_dat_o_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_25_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_25_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_25_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_25_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](6) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](6) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_25_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](6) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](6) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_25_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_25_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](6) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](6) O=m_wb_dat_o_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](6) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](6) O=m_wb_dat_o_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_26_I0 I1=m_wb_dat_o_LUT4_O_26_I1 I2=m_wb_dat_o_LUT4_O_26_I2 I3=m_wb_dat_o_LUT4_O_26_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111101000100 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_26_I0_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_26_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_26_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](5) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](5) O=m_wb_dat_o_LUT4_O_26_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](5) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](5) O=m_wb_dat_o_LUT4_O_26_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_26_I1_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_26_I1_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_26_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](5) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](5) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_26_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](5) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](5) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_26_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_26_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_26_I2_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_26_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](5) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](5) O=m_wb_dat_o_LUT4_O_26_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](5) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](5) O=m_wb_dat_o_LUT4_O_26_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_26_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_26_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](5) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](5) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_26_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](5) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](5) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_26_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_27_I0 I1=m_wb_dat_o_LUT4_O_27_I1 I2=m_wb_dat_o_LUT4_O_27_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_27_I0_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_27_I0_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_27_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](4) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](4) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_27_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](4) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](4) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_27_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_27_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_27_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_27_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](4) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](4) O=m_wb_dat_o_LUT4_O_27_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](4) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](4) O=m_wb_dat_o_LUT4_O_27_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_27_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_27_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_27_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_27_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](4) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](4) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_27_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](4) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](4) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_27_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=m_wb_dat_o_LUT4_O_27_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_27_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_27_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](4) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](4) O=m_wb_dat_o_LUT4_O_27_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](4) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](4) O=m_wb_dat_o_LUT4_O_27_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_28_I2 I3=m_wb_dat_o_LUT4_O_28_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_28_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_28_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_28_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](3) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_28_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](3) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_28_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_28_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](3) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](3) O=m_wb_dat_o_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](3) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](3) O=m_wb_dat_o_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_28_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_28_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_28_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_28_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](3) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_28_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](3) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_28_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_28_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](3) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](3) O=m_wb_dat_o_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](3) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](3) O=m_wb_dat_o_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_dat_o_LUT4_O_7_I3 I2=m_wb_dat_o_LUT4_O_29_I2 I3=m_wb_dat_o_LUT4_O_29_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_29_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_29_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_29_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_29_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](2) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](2) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_29_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](2) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](2) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_29_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_29_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_29_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_29_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](2) O=m_wb_dat_o_LUT4_O_29_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](2) O=m_wb_dat_o_LUT4_O_29_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_29_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_29_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_29_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](2) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](2) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_29_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](2) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](2) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_29_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_29_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](2) O=m_wb_dat_o_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](2) O=m_wb_dat_o_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_2_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_2_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_2_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](29) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](29) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](29) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](29) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](29) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](29) O=m_wb_dat_o_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](29) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](29) O=m_wb_dat_o_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_2_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_2_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_2_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](29) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](29) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](29) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](29) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](29) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](29) O=m_wb_dat_o_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](29) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](29) O=m_wb_dat_o_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_3_I0 I1=m_wb_dat_o_LUT4_O_3_I1 I2=m_wb_dat_o_LUT4_O_3_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100001111 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_30_I0 I1=m_wb_dat_o_LUT4_O_30_I1 I2=m_wb_dat_o_LUT4_O_30_I2 I3=m_wb_dat_o_LUT4_O_30_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111101000100 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_30_I0_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_30_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_30_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](1) O=m_wb_dat_o_LUT4_O_30_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](1) O=m_wb_dat_o_LUT4_O_30_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_30_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_30_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_30_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](1) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](1) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_30_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](1) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](1) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_30_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_30_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_30_I2_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_30_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](1) O=m_wb_dat_o_LUT4_O_30_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](1) O=m_wb_dat_o_LUT4_O_30_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_30_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_30_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_30_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](1) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](1) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_30_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](1) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](1) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_30_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_31_I2 I3=m_wb_dat_o_LUT4_O_31_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_31_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_31_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_31_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_31_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](0) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](0) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_31_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](0) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](0) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_31_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_31_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](0) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](0) O=m_wb_dat_o_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](0) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](0) O=m_wb_dat_o_LUT4_O_31_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_31_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_31_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_31_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_31_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](0) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](0) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_31_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](0) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](0) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_31_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_31_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](0) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](0) O=m_wb_dat_o_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](0) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](0) O=m_wb_dat_o_LUT4_O_31_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_3_I0_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_3_I0_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](28) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](28) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](28) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](28) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_3_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_3_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](28) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](28) O=m_wb_dat_o_LUT4_O_3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](28) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](28) O=m_wb_dat_o_LUT4_O_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_3_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_3_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_3_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](28) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](28) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](28) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](28) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](28) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](28) O=m_wb_dat_o_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](28) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](28) O=m_wb_dat_o_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_4_I0 I1=m_wb_dat_o_LUT4_O_4_I1 I2=m_wb_dat_o_LUT4_O_4_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100001111 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_4_I0_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_4_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](27) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](27) O=m_wb_dat_o_LUT4_O_4_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](27) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](27) O=m_wb_dat_o_LUT4_O_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_4_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_4_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](27) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](27) O=m_wb_dat_o_LUT4_O_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](27) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](27) O=m_wb_dat_o_LUT4_O_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_4_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_4_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_4_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](27) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](27) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](27) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](27) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=m_wb_dat_o_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](27) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](27) O=m_wb_dat_o_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](27) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](27) O=m_wb_dat_o_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_dat_o_LUT4_O_7_I3 I2=m_wb_dat_o_LUT4_O_5_I2 I3=m_wb_dat_o_LUT4_O_5_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_5_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_5_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_5_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](26) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](26) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_5_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](26) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](26) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](26) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](26) O=m_wb_dat_o_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](26) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](26) O=m_wb_dat_o_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_5_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_5_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_5_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](26) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](26) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](26) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](26) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](26) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](26) O=m_wb_dat_o_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](26) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](26) O=m_wb_dat_o_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_dat_o_LUT4_O_7_I3 I2=m_wb_dat_o_LUT4_O_6_I2 I3=m_wb_dat_o_LUT4_O_6_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_6_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_6_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_6_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](25) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](25) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](25) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](25) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](25) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](25) O=m_wb_dat_o_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](25) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](25) O=m_wb_dat_o_LUT4_O_6_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_6_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_6_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_6_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](25) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](25) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](25) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](25) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](25) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](25) O=m_wb_dat_o_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](25) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](25) O=m_wb_dat_o_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_7_I0 I1=m_wb_dat_o_LUT4_O_7_I1 I2=m_wb_dat_o_LUT4_O_7_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_7_I0_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I0_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](24) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](24) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_7_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](24) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](24) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_7_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_7_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](24) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](24) O=m_wb_dat_o_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](24) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](24) O=m_wb_dat_o_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_7_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_7_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_7_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](24) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](24) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](24) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](24) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=m_wb_dat_o_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_7_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](24) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](24) O=m_wb_dat_o_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](24) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](24) O=m_wb_dat_o_LUT4_O_7_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I2=m_wb_dat_o_LUT4_O_8_I2 I3=m_wb_dat_o_LUT4_O_8_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_8_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_8_I2_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_8_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](23) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](23) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_8_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](23) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](23) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_8_I2_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_8_I2_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](23) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](23) O=m_wb_dat_o_LUT4_O_8_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](23) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](23) O=m_wb_dat_o_LUT4_O_8_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_8_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_8_I3_LUT4_O_I1 I2=m_wb_dat_o_LUT4_O_8_I3_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](23) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](23) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_8_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](23) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](23) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_8_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I2=m_wb_dat_o_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2 I3=m_wb_dat_o_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I3 O=m_wb_dat_o_LUT4_O_8_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](23) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](23) O=m_wb_dat_o_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](23) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](23) O=m_wb_dat_o_LUT4_O_8_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_9_I0 I1=m_wb_dat_o_LUT4_O_9_I1 I2=m_wb_dat_o_LUT4_O_9_I2 I3=m_wb_dat_o_LUT4_O_9_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.dout(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111101000100 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_9_I0_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_9_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](22) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](22) O=m_wb_dat_o_LUT4_O_9_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](22) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](22) O=m_wb_dat_o_LUT4_O_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_9_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_9_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](22) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](22) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_9_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](22) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](22) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_9_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_9_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_9_I2_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](22) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](22) O=m_wb_dat_o_LUT4_O_9_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](22) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](22) O=m_wb_dat_o_LUT4_O_9_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_9_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_9_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](22) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](22) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_9_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](22) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](22) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_9_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_I0_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ O=m_wb_dat_o_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](31) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](31) O=m_wb_dat_o_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](31) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](31) O=m_wb_dat_o_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_I1_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](31) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](31) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](31) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](31) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_I2_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_I2_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](31) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](31) O=m_wb_dat_o_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](31) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](31) O=m_wb_dat_o_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=m_wb_dat_o_LUT4_O_I3_LUT4_O_I0 I1=m_wb_dat_o_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ I3=m_wb_dat_o_LUT4_O_7_I3 O=m_wb_dat_o_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](31) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](31) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ O=m_wb_dat_o_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](31) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](31) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ O=m_wb_dat_o_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.wbm_ack_i I3=sd_fifo_filler0.wbm_stb_o O=m_wb_stb_o_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.empty I1=sd_fifo_filler0.fifo_rd_ack I2=m_wb_stb_o_LUT4_O_I2 I3=sd_data_master0.start_rx_fifo_o O=sd_fifo_filler0.wbm_stb_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst I2=sd_fifo_filler0.wbm_we_o I3=sd_fifo_filler0.wbm_ack_i O=m_wb_we_o_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10001111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(0) I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(1) I2=sd_fifo_filler0.wbm_ack_i I3=sd_fifo_filler0.wbm_we_o O=m_wb_we_o_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110000000000000 +.subckt LUT4 I0=m_wb_we_o_LUT4_I3_O_LUT4_I3_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(4) I3=m_wb_we_o_LUT4_I3_O O=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(2) I3=m_wb_we_o_LUT4_I3_O_LUT4_I3_I0_LUT4_O_I3 O=m_wb_we_o_LUT4_I3_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(0) O=m_wb_we_o_LUT4_I3_O_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.start_rx_fifo_o I3=sd_fifo_filler0.generic_fifo_dc_gray0.empty O=sd_fifo_filler0.wbm_we_o +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](31) D=response_0_reg_cross.in(31) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](30) D=response_0_reg_cross.in(30) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](21) D=response_0_reg_cross.in(21) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](20) D=response_0_reg_cross.in(20) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](19) D=response_0_reg_cross.in(19) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](18) D=response_0_reg_cross.in(18) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](17) D=response_0_reg_cross.in(17) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](16) D=response_0_reg_cross.in(16) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](15) D=response_0_reg_cross.in(15) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](14) D=response_0_reg_cross.in(14) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](13) D=response_0_reg_cross.in(13) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](12) D=response_0_reg_cross.in(12) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](29) D=response_0_reg_cross.in(29) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](11) D=response_0_reg_cross.in(11) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](10) D=response_0_reg_cross.in(10) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](9) D=response_0_reg_cross.in(9) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](8) D=response_0_reg_cross.in(8) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](7) D=response_0_reg_cross.in(7) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](6) D=response_0_reg_cross.in(6) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](5) D=response_0_reg_cross.in(5) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](4) D=response_0_reg_cross.in(4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](3) D=response_0_reg_cross.in(3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](2) D=response_0_reg_cross.in(2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](28) D=response_0_reg_cross.in(28) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](1) D=response_0_reg_cross.in(1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](0) D=response_0_reg_cross.in(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](27) D=response_0_reg_cross.in(27) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](26) D=response_0_reg_cross.in(26) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](25) D=response_0_reg_cross.in(25) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](24) D=response_0_reg_cross.in(24) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](23) D=response_0_reg_cross.in(23) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.sync_clk_b[0](22) D=response_0_reg_cross.in(22) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(31) D=response_0_reg_cross.sync_clk_b[0](31) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(30) D=response_0_reg_cross.sync_clk_b[0](30) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(21) D=response_0_reg_cross.sync_clk_b[0](21) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(20) D=response_0_reg_cross.sync_clk_b[0](20) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(19) D=response_0_reg_cross.sync_clk_b[0](19) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(18) D=response_0_reg_cross.sync_clk_b[0](18) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(17) D=response_0_reg_cross.sync_clk_b[0](17) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(16) D=response_0_reg_cross.sync_clk_b[0](16) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(15) D=response_0_reg_cross.sync_clk_b[0](15) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(14) D=response_0_reg_cross.sync_clk_b[0](14) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(13) D=response_0_reg_cross.sync_clk_b[0](13) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(12) D=response_0_reg_cross.sync_clk_b[0](12) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(29) D=response_0_reg_cross.sync_clk_b[0](29) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(11) D=response_0_reg_cross.sync_clk_b[0](11) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(10) D=response_0_reg_cross.sync_clk_b[0](10) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(9) D=response_0_reg_cross.sync_clk_b[0](9) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(8) D=response_0_reg_cross.sync_clk_b[0](8) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(7) D=response_0_reg_cross.sync_clk_b[0](7) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(6) D=response_0_reg_cross.sync_clk_b[0](6) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(5) D=response_0_reg_cross.sync_clk_b[0](5) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(4) D=response_0_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(3) D=response_0_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(2) D=response_0_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(28) D=response_0_reg_cross.sync_clk_b[0](28) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(1) D=response_0_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(0) D=response_0_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(27) D=response_0_reg_cross.sync_clk_b[0](27) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(26) D=response_0_reg_cross.sync_clk_b[0](26) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(25) D=response_0_reg_cross.sync_clk_b[0](25) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(24) D=response_0_reg_cross.sync_clk_b[0](24) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(23) D=response_0_reg_cross.sync_clk_b[0](23) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_0_reg_cross.out(22) D=response_0_reg_cross.sync_clk_b[0](22) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:387.29-387.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](31) D=response_1_reg_cross.in(31) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](30) D=response_1_reg_cross.in(30) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](21) D=response_1_reg_cross.in(21) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](20) D=response_1_reg_cross.in(20) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](19) D=response_1_reg_cross.in(19) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](18) D=response_1_reg_cross.in(18) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](17) D=response_1_reg_cross.in(17) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](16) D=response_1_reg_cross.in(16) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](15) D=response_1_reg_cross.in(15) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](14) D=response_1_reg_cross.in(14) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](13) D=response_1_reg_cross.in(13) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](12) D=response_1_reg_cross.in(12) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](29) D=response_1_reg_cross.in(29) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](11) D=response_1_reg_cross.in(11) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](10) D=response_1_reg_cross.in(10) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](9) D=response_1_reg_cross.in(9) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](8) D=response_1_reg_cross.in(8) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](7) D=response_1_reg_cross.in(7) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](6) D=response_1_reg_cross.in(6) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](5) D=response_1_reg_cross.in(5) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](4) D=response_1_reg_cross.in(4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](3) D=response_1_reg_cross.in(3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](2) D=response_1_reg_cross.in(2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](28) D=response_1_reg_cross.in(28) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](1) D=response_1_reg_cross.in(1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](0) D=response_1_reg_cross.in(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](27) D=response_1_reg_cross.in(27) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](26) D=response_1_reg_cross.in(26) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](25) D=response_1_reg_cross.in(25) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](24) D=response_1_reg_cross.in(24) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](23) D=response_1_reg_cross.in(23) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.sync_clk_b[0](22) D=response_1_reg_cross.in(22) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(31) D=response_1_reg_cross.sync_clk_b[0](31) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(30) D=response_1_reg_cross.sync_clk_b[0](30) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(21) D=response_1_reg_cross.sync_clk_b[0](21) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(20) D=response_1_reg_cross.sync_clk_b[0](20) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(19) D=response_1_reg_cross.sync_clk_b[0](19) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(18) D=response_1_reg_cross.sync_clk_b[0](18) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(17) D=response_1_reg_cross.sync_clk_b[0](17) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(16) D=response_1_reg_cross.sync_clk_b[0](16) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(15) D=response_1_reg_cross.sync_clk_b[0](15) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(14) D=response_1_reg_cross.sync_clk_b[0](14) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(13) D=response_1_reg_cross.sync_clk_b[0](13) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(12) D=response_1_reg_cross.sync_clk_b[0](12) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(29) D=response_1_reg_cross.sync_clk_b[0](29) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(11) D=response_1_reg_cross.sync_clk_b[0](11) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(10) D=response_1_reg_cross.sync_clk_b[0](10) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(9) D=response_1_reg_cross.sync_clk_b[0](9) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(8) D=response_1_reg_cross.sync_clk_b[0](8) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(7) D=response_1_reg_cross.sync_clk_b[0](7) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(6) D=response_1_reg_cross.sync_clk_b[0](6) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(5) D=response_1_reg_cross.sync_clk_b[0](5) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(4) D=response_1_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(3) D=response_1_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(2) D=response_1_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(28) D=response_1_reg_cross.sync_clk_b[0](28) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(1) D=response_1_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(0) D=response_1_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(27) D=response_1_reg_cross.sync_clk_b[0](27) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(26) D=response_1_reg_cross.sync_clk_b[0](26) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(25) D=response_1_reg_cross.sync_clk_b[0](25) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(24) D=response_1_reg_cross.sync_clk_b[0](24) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(23) D=response_1_reg_cross.sync_clk_b[0](23) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_1_reg_cross.out(22) D=response_1_reg_cross.sync_clk_b[0](22) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:388.29-388.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](31) D=response_2_reg_cross.in(31) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](30) D=response_2_reg_cross.in(30) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](21) D=response_2_reg_cross.in(21) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](20) D=response_2_reg_cross.in(20) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](19) D=response_2_reg_cross.in(19) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](18) D=response_2_reg_cross.in(18) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](17) D=response_2_reg_cross.in(17) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](16) D=response_2_reg_cross.in(16) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](15) D=response_2_reg_cross.in(15) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](14) D=response_2_reg_cross.in(14) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](13) D=response_2_reg_cross.in(13) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](12) D=response_2_reg_cross.in(12) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](29) D=response_2_reg_cross.in(29) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](11) D=response_2_reg_cross.in(11) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](10) D=response_2_reg_cross.in(10) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](9) D=response_2_reg_cross.in(9) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](8) D=response_2_reg_cross.in(8) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](7) D=response_2_reg_cross.in(7) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](6) D=response_2_reg_cross.in(6) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](5) D=response_2_reg_cross.in(5) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](4) D=response_2_reg_cross.in(4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](3) D=response_2_reg_cross.in(3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](2) D=response_2_reg_cross.in(2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](28) D=response_2_reg_cross.in(28) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](1) D=response_2_reg_cross.in(1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](0) D=response_2_reg_cross.in(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](27) D=response_2_reg_cross.in(27) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](26) D=response_2_reg_cross.in(26) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](25) D=response_2_reg_cross.in(25) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](24) D=response_2_reg_cross.in(24) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](23) D=response_2_reg_cross.in(23) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.sync_clk_b[0](22) D=response_2_reg_cross.in(22) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(31) D=response_2_reg_cross.sync_clk_b[0](31) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(30) D=response_2_reg_cross.sync_clk_b[0](30) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(21) D=response_2_reg_cross.sync_clk_b[0](21) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(20) D=response_2_reg_cross.sync_clk_b[0](20) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(19) D=response_2_reg_cross.sync_clk_b[0](19) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(18) D=response_2_reg_cross.sync_clk_b[0](18) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(17) D=response_2_reg_cross.sync_clk_b[0](17) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(16) D=response_2_reg_cross.sync_clk_b[0](16) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(15) D=response_2_reg_cross.sync_clk_b[0](15) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(14) D=response_2_reg_cross.sync_clk_b[0](14) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(13) D=response_2_reg_cross.sync_clk_b[0](13) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(12) D=response_2_reg_cross.sync_clk_b[0](12) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(29) D=response_2_reg_cross.sync_clk_b[0](29) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(11) D=response_2_reg_cross.sync_clk_b[0](11) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(10) D=response_2_reg_cross.sync_clk_b[0](10) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(9) D=response_2_reg_cross.sync_clk_b[0](9) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(8) D=response_2_reg_cross.sync_clk_b[0](8) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(7) D=response_2_reg_cross.sync_clk_b[0](7) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(6) D=response_2_reg_cross.sync_clk_b[0](6) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(5) D=response_2_reg_cross.sync_clk_b[0](5) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(4) D=response_2_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(3) D=response_2_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(2) D=response_2_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(28) D=response_2_reg_cross.sync_clk_b[0](28) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(1) D=response_2_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(0) D=response_2_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(27) D=response_2_reg_cross.sync_clk_b[0](27) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(26) D=response_2_reg_cross.sync_clk_b[0](26) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(25) D=response_2_reg_cross.sync_clk_b[0](25) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(24) D=response_2_reg_cross.sync_clk_b[0](24) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(23) D=response_2_reg_cross.sync_clk_b[0](23) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_2_reg_cross.out(22) D=response_2_reg_cross.sync_clk_b[0](22) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:389.29-389.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](31) D=response_3_reg_cross.in(31) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](30) D=response_3_reg_cross.in(30) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](21) D=response_3_reg_cross.in(21) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](20) D=response_3_reg_cross.in(20) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](19) D=response_3_reg_cross.in(19) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](18) D=response_3_reg_cross.in(18) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](17) D=response_3_reg_cross.in(17) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](16) D=response_3_reg_cross.in(16) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](15) D=response_3_reg_cross.in(15) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](14) D=response_3_reg_cross.in(14) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](13) D=response_3_reg_cross.in(13) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](12) D=response_3_reg_cross.in(12) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](29) D=response_3_reg_cross.in(29) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](11) D=response_3_reg_cross.in(11) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](10) D=response_3_reg_cross.in(10) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](9) D=response_3_reg_cross.in(9) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](8) D=response_3_reg_cross.in(8) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](7) D=response_3_reg_cross.in(7) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](6) D=response_3_reg_cross.in(6) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](5) D=response_3_reg_cross.in(5) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](4) D=response_3_reg_cross.in(4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](3) D=response_3_reg_cross.in(3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](2) D=response_3_reg_cross.in(2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](28) D=response_3_reg_cross.in(28) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](1) D=response_3_reg_cross.in(1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](0) D=response_3_reg_cross.in(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](27) D=response_3_reg_cross.in(27) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](26) D=response_3_reg_cross.in(26) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](25) D=response_3_reg_cross.in(25) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](24) D=response_3_reg_cross.in(24) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](23) D=response_3_reg_cross.in(23) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.sync_clk_b[0](22) D=response_3_reg_cross.in(22) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(31) D=response_3_reg_cross.sync_clk_b[0](31) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(30) D=response_3_reg_cross.sync_clk_b[0](30) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(21) D=response_3_reg_cross.sync_clk_b[0](21) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(20) D=response_3_reg_cross.sync_clk_b[0](20) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(19) D=response_3_reg_cross.sync_clk_b[0](19) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(18) D=response_3_reg_cross.sync_clk_b[0](18) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(17) D=response_3_reg_cross.sync_clk_b[0](17) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(16) D=response_3_reg_cross.sync_clk_b[0](16) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(15) D=response_3_reg_cross.sync_clk_b[0](15) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(14) D=response_3_reg_cross.sync_clk_b[0](14) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(13) D=response_3_reg_cross.sync_clk_b[0](13) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(12) D=response_3_reg_cross.sync_clk_b[0](12) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(29) D=response_3_reg_cross.sync_clk_b[0](29) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(11) D=response_3_reg_cross.sync_clk_b[0](11) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(10) D=response_3_reg_cross.sync_clk_b[0](10) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(9) D=response_3_reg_cross.sync_clk_b[0](9) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(8) D=response_3_reg_cross.sync_clk_b[0](8) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(7) D=response_3_reg_cross.sync_clk_b[0](7) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(6) D=response_3_reg_cross.sync_clk_b[0](6) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(5) D=response_3_reg_cross.sync_clk_b[0](5) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(4) D=response_3_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(3) D=response_3_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(2) D=response_3_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(28) D=response_3_reg_cross.sync_clk_b[0](28) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(1) D=response_3_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(0) D=response_3_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(27) D=response_3_reg_cross.sync_clk_b[0](27) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(26) D=response_3_reg_cross.sync_clk_b[0](26) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(25) D=response_3_reg_cross.sync_clk_b[0](25) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(24) D=response_3_reg_cross.sync_clk_b[0](24) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(23) D=response_3_reg_cross.sync_clk_b[0](23) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=response_3_reg_cross.out(22) D=response_3_reg_cross.sync_clk_b[0](22) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:390.29-390.125|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_serial_host0.finish_o I2=sd_cmd_master0.busy_check I3=sd_cmd_master0.go_idle_o O=sd_cmd_master0.next_state_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=sd_cmd_master0.busy_check D=command_reg_cross.out(2) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(39) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(38) D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(29) D=argument_reg_cross.out(29) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(28) D=argument_reg_cross.out(28) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(27) D=argument_reg_cross.out(27) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(26) D=argument_reg_cross.out(26) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(25) D=argument_reg_cross.out(25) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(24) D=argument_reg_cross.out(24) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(23) D=argument_reg_cross.out(23) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(22) D=argument_reg_cross.out(22) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(21) D=argument_reg_cross.out(21) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(20) D=argument_reg_cross.out(20) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(37) D=command_reg_cross.out(13) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(19) D=argument_reg_cross.out(19) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(18) D=argument_reg_cross.out(18) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(17) D=argument_reg_cross.out(17) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(16) D=argument_reg_cross.out(16) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(15) D=argument_reg_cross.out(15) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(14) D=argument_reg_cross.out(14) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(13) D=argument_reg_cross.out(13) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(12) D=argument_reg_cross.out(12) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(11) D=argument_reg_cross.out(11) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(10) D=argument_reg_cross.out(10) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(36) D=command_reg_cross.out(12) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(9) D=argument_reg_cross.out(9) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(8) D=argument_reg_cross.out(8) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(7) D=argument_reg_cross.out(7) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(6) D=argument_reg_cross.out(6) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(5) D=argument_reg_cross.out(5) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(4) D=argument_reg_cross.out(4) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(3) D=argument_reg_cross.out(3) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(2) D=argument_reg_cross.out(2) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(1) D=argument_reg_cross.out(1) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(0) D=argument_reg_cross.out(0) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(35) D=command_reg_cross.out(11) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(34) D=command_reg_cross.out(10) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(33) D=command_reg_cross.out(9) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(32) D=command_reg_cross.out(8) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(31) D=argument_reg_cross.out(31) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd(30) D=argument_reg_cross.out(30) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=cmd_serial_host0.crc_ok_o I1=sd_cmd_master0.crc_check I2=sd_cmd_master0.crc_check_LUT4_I1_I2 I3=sd_cmd_master0.int_status_reg_ff_CQZ_4_QEN O=sd_cmd_master0.int_status_reg_ff_CQZ_1_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=cmd_serial_host0.crc_ok_o I1=sd_cmd_master0.crc_check I2=sd_cmd_master0.index_check_LUT4_I2_O I3=sd_cmd_master0.crc_check_LUT4_I1_1_I3 O=sd_cmd_master0.int_status_reg_ff_CQZ_3_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_cmd_master0.int_status_reg_ff_CQZ_2_QEN_LUT4_O_I2 I2=cmd_serial_host0.finish_o I3=sd_cmd_master0.crc_check_LUT4_I1_I2 O=sd_cmd_master0.crc_check_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.int_status_reg_ff_CQZ_D I3=sd_cmd_master0.expect_response_LUT4_I3_I0 O=sd_cmd_master0.crc_check_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_cmd_master0.crc_check D=command_reg_cross.out(3) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_cmd_master0.expect_response_LUT4_I3_I0 I1=sd_cmd_master0.next_state_LUT4_O_1_I3 I2=cmd_serial_host0.finish_o I3=sd_cmd_master0.expect_response O=sd_cmd_master0.expect_response_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I0 I1=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1 I2=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I2 I3=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I3 O=sd_cmd_master0.expect_response_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=sd_cmd_master0.watchdog(13) I1=sd_cmd_master0.watchdog(12) I2=sd_cmd_master0.timeout_reg(13) I3=sd_cmd_master0.timeout_reg(12) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000101010000 +.subckt LUT4 I0=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_cmd_master0.watchdog(11) I2=sd_cmd_master0.timeout_reg(11) I3=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011111111 +.subckt LUT4 I0=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_cmd_master0.watchdog(10) I3=sd_cmd_master0.timeout_reg(10) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_cmd_master0.timeout_reg(8) I2=sd_cmd_master0.watchdog(8) I3=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=sd_cmd_master0.watchdog(7) I1=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=sd_cmd_master0.timeout_reg(7) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.watchdog(6) I3=sd_cmd_master0.timeout_reg(6) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_cmd_master0.watchdog(2) I2=sd_cmd_master0.timeout_reg(2) I3=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=sd_cmd_master0.watchdog(1) I1=sd_cmd_master0.timeout_reg(1) I2=sd_cmd_master0.timeout_reg(0) I3=sd_cmd_master0.watchdog(0) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.watchdog(3) I3=sd_cmd_master0.timeout_reg(3) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_cmd_master0.watchdog(3) I1=sd_cmd_master0.timeout_reg(3) I2=sd_cmd_master0.watchdog(4) I3=sd_cmd_master0.timeout_reg(4) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=sd_cmd_master0.timeout_reg(4) I1=sd_cmd_master0.watchdog(4) I2=sd_cmd_master0.timeout_reg(5) I3=sd_cmd_master0.watchdog(5) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=sd_cmd_master0.watchdog(5) I1=sd_cmd_master0.timeout_reg(5) I2=sd_cmd_master0.watchdog(6) I3=sd_cmd_master0.timeout_reg(6) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.timeout_reg(9) I3=sd_cmd_master0.watchdog(9) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_cmd_master0.timeout_reg(9) I1=sd_cmd_master0.watchdog(9) I2=sd_cmd_master0.watchdog(10) I3=sd_cmd_master0.timeout_reg(10) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000001011 +.subckt LUT4 I0=sd_cmd_master0.timeout_reg(12) I1=sd_cmd_master0.watchdog(12) I2=sd_cmd_master0.timeout_reg(13) I3=sd_cmd_master0.watchdog(13) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=sd_cmd_master0.watchdog(15) I1=sd_cmd_master0.timeout_reg(15) I2=sd_cmd_master0.timeout_reg(14) I3=sd_cmd_master0.watchdog(14) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=sd_cmd_master0.watchdog(15) I1=sd_cmd_master0.watchdog(14) I2=sd_cmd_master0.timeout_reg(15) I3=sd_cmd_master0.timeout_reg(14) O=sd_cmd_master0.expect_response_LUT4_I3_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt ff CQZ=sd_cmd_master0.expect_response D=sd_cmd_master0.expect_response_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=command_reg_cross.out(0) I3=command_reg_cross.out(1) O=sd_cmd_master0.expect_response_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=sd_cmd_master0.go_idle_o D=sd_cmd_master0.state(0) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.go_idle_o_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_cmd_master0.state(0) I2=sd_cmd_master0.expect_response_LUT4_I3_I0 I3=sd_cmd_master0.state(1) O=sd_cmd_master0.go_idle_o_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_cmd_master0.crc_check_LUT4_I1_I2 I2=sd_cmd_master0.index_check I3=cmd_serial_host0.index_ok_o O=sd_cmd_master0.index_check_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt ff CQZ=sd_cmd_master0.index_check D=command_reg_cross.out(4) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.int_status_reg(4) D=sd_cmd_master0.int_status_reg_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.int_status_reg_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.int_status_reg(3) D=sd_cmd_master0.int_status_reg_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.int_status_reg_ff_CQZ_1_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.int_status_reg(2) D=sd_cmd_master0.int_status_reg_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.int_status_reg_ff_CQZ_2_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.int_status_reg_ff_CQZ_2_QEN_LUT4_O_I2 I3=sd_cmd_master0.crc_check_LUT4_I1_I2 O=sd_cmd_master0.int_status_reg_ff_CQZ_2_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=sd_cmd_master0.int_status_reg(1) D=sd_cmd_master0.int_status_reg_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.int_status_reg_ff_CQZ_3_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.int_status_reg(0) D=sd_cmd_master0.int_status_reg_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.int_status_reg_ff_CQZ_4_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_cmd_master0.crc_check_LUT4_I1_1_I3 I2=sd_cmd_master0.int_status_reg_ff_CQZ_D I3=sd_cmd_master0.expect_response_LUT4_I3_I0 O=sd_cmd_master0.int_status_reg_ff_CQZ_4_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.int_status_reg_ff_CQZ_4_QEN I3=sd_cmd_master0.index_check_LUT4_I2_O O=sd_cmd_master0.int_status_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_cmd_master0.long_response D=command_reg_cross.out(1) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_cmd_master0.next_state_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_reg(0) I2=sd_cmd_master0.state(1) I3=sd_cmd_master0.state(0) O=sd_cmd_master0.next_state(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000110000 +.subckt LUT4 I0=sd_cmd_master0.go_idle_o I1=cmd_serial_host0.finish_o I2=sd_cmd_master0.next_state_LUT4_O_1_I2 I3=sd_cmd_master0.next_state_LUT4_O_1_I3 O=sd_cmd_master0.next_state(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000111110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_int_rst_cross.sync_clk_b(1) I2=cmd_int_rst_cross.sync_clk_b(2) I3=sd_cmd_master0.next_state_LUT4_O_1_I2 O=sd_cmd_master0.int_status_reg_ff_CQZ_2_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=sd_cmd_master0.state(0) I1=cmd_start_cross.sync_clk_b(2) I2=cmd_start_cross.sync_clk_b(1) I3=sd_cmd_master0.state(1) O=sd_cmd_master0.next_state_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111110 +.subckt ff CQZ=response_0_reg_cross.in(31) D=cmd_response(119) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(30) D=cmd_response(118) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(21) D=cmd_response(109) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(20) D=cmd_response(108) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(19) D=cmd_response(107) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(18) D=cmd_response(106) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(17) D=cmd_response(105) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(16) D=cmd_response(104) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(15) D=cmd_response(103) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(14) D=cmd_response(102) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(13) D=cmd_response(101) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(12) D=cmd_response(100) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(29) D=cmd_response(117) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(11) D=cmd_response(99) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(10) D=cmd_response(98) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(9) D=cmd_response(97) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(8) D=cmd_response(96) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(7) D=cmd_response(95) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(6) D=cmd_response(94) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(5) D=cmd_response(93) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(4) D=cmd_response(92) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(3) D=cmd_response(91) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(2) D=cmd_response(90) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(28) D=cmd_response(116) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(1) D=cmd_response(89) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(0) D=cmd_response(88) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(27) D=cmd_response(115) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(26) D=cmd_response(114) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(25) D=cmd_response(113) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(24) D=cmd_response(112) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(23) D=cmd_response(111) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_0_reg_cross.in(22) D=cmd_response(110) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(31) D=cmd_response(87) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(30) D=cmd_response(86) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(21) D=cmd_response(77) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(20) D=cmd_response(76) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(19) D=cmd_response(75) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(18) D=cmd_response(74) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(17) D=cmd_response(73) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(16) D=cmd_response(72) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(15) D=cmd_response(71) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(14) D=cmd_response(70) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(13) D=cmd_response(69) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(12) D=cmd_response(68) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(29) D=cmd_response(85) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(11) D=cmd_response(67) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(10) D=cmd_response(66) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(9) D=cmd_response(65) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(8) D=cmd_response(64) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(7) D=cmd_response(63) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(6) D=cmd_response(62) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(5) D=cmd_response(61) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(4) D=cmd_response(60) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(3) D=cmd_response(59) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(2) D=cmd_response(58) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(28) D=cmd_response(84) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(1) D=cmd_response(57) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(0) D=cmd_response(56) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(27) D=cmd_response(83) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(26) D=cmd_response(82) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(25) D=cmd_response(81) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(24) D=cmd_response(80) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(23) D=cmd_response(79) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_1_reg_cross.in(22) D=cmd_response(78) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(31) D=cmd_response(55) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(30) D=cmd_response(54) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(21) D=cmd_response(45) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(20) D=cmd_response(44) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(19) D=cmd_response(43) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(18) D=cmd_response(42) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(17) D=cmd_response(41) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(16) D=cmd_response(40) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(15) D=cmd_response(39) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(14) D=cmd_response(38) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(13) D=cmd_response(37) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(12) D=cmd_response(36) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(29) D=cmd_response(53) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(11) D=cmd_response(35) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(10) D=cmd_response(34) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(9) D=cmd_response(33) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(8) D=cmd_response(32) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(7) D=cmd_response(31) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(6) D=cmd_response(30) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(5) D=cmd_response(29) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(4) D=cmd_response(28) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(3) D=cmd_response(27) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(2) D=cmd_response(26) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(28) D=cmd_response(52) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(1) D=cmd_response(25) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(0) D=cmd_response(24) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(27) D=cmd_response(51) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(26) D=cmd_response(50) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(25) D=cmd_response(49) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(24) D=cmd_response(48) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(23) D=cmd_response(47) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_2_reg_cross.in(22) D=cmd_response(46) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(31) D=cmd_response(23) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(30) D=cmd_response(22) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(21) D=cmd_response(13) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(20) D=cmd_response(12) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(19) D=cmd_response(11) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(18) D=cmd_response(10) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(17) D=cmd_response(9) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(16) D=cmd_response(8) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(15) D=cmd_response(7) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(14) D=cmd_response(6) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(13) D=cmd_response(5) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(12) D=cmd_response(4) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(29) D=cmd_response(21) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(11) D=cmd_response(3) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(10) D=cmd_response(2) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(9) D=cmd_response(1) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(8) D=cmd_response(0) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(7) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(6) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(5) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(4) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(3) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(2) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(28) D=cmd_response(20) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(1) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(0) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(27) D=cmd_response(19) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(26) D=cmd_response(18) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(25) D=cmd_response(17) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(24) D=cmd_response(16) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(23) D=cmd_response(15) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=response_3_reg_cross.in(22) D=cmd_response(14) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.expect_response_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=software_reset_reg_cross.out I3=argument_reg_cross.rst O=sd_cmd_master0.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=cmd_serial_host0.start_i D=sd_cmd_master0.start_xfr_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.start_xfr_o_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.state(1) I3=sd_cmd_master0.state(0) O=sd_cmd_master0.start_xfr_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=cmd_start_cross.sync_clk_b(2) I1=cmd_start_cross.sync_clk_b(1) I2=sd_cmd_master0.state(0) I3=sd_cmd_master0.state(1) O=sd_cmd_master0.start_xfr_o_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111110110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.state(0) I3=sd_cmd_master0.state(1) O=sd_cmd_master0.next_state_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.state(1) I3=sd_cmd_master0.state(0) O=sd_cmd_master0.state_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.busy I3=sd_cmd_master0.state(1) O=sd_cmd_master0.watchdog_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:12.41-12.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01 +.subckt ff CQZ=sd_cmd_master0.state(1) D=sd_cmd_master0.next_state(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:147.1-155.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.state(0) D=sd_cmd_master0.next_state(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:147.1-155.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(15) D=sd_cmd_master0.timeout_i(15) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(14) D=sd_cmd_master0.timeout_i(14) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(5) D=sd_cmd_master0.timeout_i(5) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(4) D=sd_cmd_master0.timeout_i(4) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(3) D=sd_cmd_master0.timeout_i(3) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(2) D=sd_cmd_master0.timeout_i(2) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(1) D=sd_cmd_master0.timeout_i(1) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(0) D=sd_cmd_master0.timeout_i(0) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(13) D=sd_cmd_master0.timeout_i(13) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(12) D=sd_cmd_master0.timeout_i(12) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(11) D=sd_cmd_master0.timeout_i(11) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(10) D=sd_cmd_master0.timeout_i(10) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(9) D=sd_cmd_master0.timeout_i(9) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(8) D=sd_cmd_master0.timeout_i(8) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(7) D=sd_cmd_master0.timeout_i(7) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.timeout_reg(6) D=sd_cmd_master0.timeout_i(6) QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.state_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.watchdog(15) D=sd_cmd_master0.watchdog_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.watchdog(14) D=sd_cmd_master0.watchdog_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_cmd_master0.watchdog(5) D=sd_cmd_master0.watchdog_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_cmd_master0.watchdog_ff_CQZ_11_D_LUT4_O_I3 I1=sd_cmd_master0.watchdog(4) I2=sd_cmd_master0.watchdog(5) I3=sd_cmd_master0.next_state_LUT4_O_1_I3 O=sd_cmd_master0.watchdog_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_cmd_master0.watchdog(4) D=sd_cmd_master0.watchdog_ff_CQZ_11_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_cmd_master0.next_state_LUT4_O_1_I3 I2=sd_cmd_master0.watchdog(4) I3=sd_cmd_master0.watchdog_ff_CQZ_11_D_LUT4_O_I3 O=sd_cmd_master0.watchdog_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_cmd_master0.watchdog(0) I1=sd_cmd_master0.watchdog(1) I2=sd_cmd_master0.watchdog(2) I3=sd_cmd_master0.watchdog(3) O=sd_cmd_master0.watchdog_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_cmd_master0.watchdog(3) D=sd_cmd_master0.watchdog_ff_CQZ_12_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.next_state_LUT4_O_1_I3 I3=sd_cmd_master0.watchdog_ff_CQZ_12_D_LUT4_O_I3 O=sd_cmd_master0.watchdog_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_cmd_master0.watchdog(0) I1=sd_cmd_master0.watchdog(1) I2=sd_cmd_master0.watchdog(2) I3=sd_cmd_master0.watchdog(3) O=sd_cmd_master0.watchdog_ff_CQZ_12_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=sd_cmd_master0.watchdog(2) D=sd_cmd_master0.watchdog_ff_CQZ_13_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_cmd_master0.watchdog(0) I1=sd_cmd_master0.watchdog(1) I2=sd_cmd_master0.watchdog(2) I3=sd_cmd_master0.next_state_LUT4_O_1_I3 O=sd_cmd_master0.watchdog_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_cmd_master0.watchdog(1) D=sd_cmd_master0.watchdog_ff_CQZ_14_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_cmd_master0.next_state_LUT4_O_1_I3 I2=sd_cmd_master0.watchdog(1) I3=sd_cmd_master0.watchdog(0) O=sd_cmd_master0.watchdog_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_cmd_master0.watchdog(0) D=sd_cmd_master0.watchdog_ff_CQZ_15_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.next_state_LUT4_O_1_I3 I3=sd_cmd_master0.watchdog(0) O=sd_cmd_master0.watchdog_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_cmd_master0.watchdog_ff_CQZ_2_D_LUT4_O_I3 I1=sd_cmd_master0.watchdog(13) I2=sd_cmd_master0.watchdog(14) I3=sd_cmd_master0.next_state_LUT4_O_1_I3 O=sd_cmd_master0.watchdog_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_cmd_master0.watchdog(13) D=sd_cmd_master0.watchdog_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_cmd_master0.next_state_LUT4_O_1_I3 I2=sd_cmd_master0.watchdog(13) I3=sd_cmd_master0.watchdog_ff_CQZ_2_D_LUT4_O_I3 O=sd_cmd_master0.watchdog_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_cmd_master0.watchdog_ff_CQZ_5_D_LUT4_O_I3 I1=sd_cmd_master0.watchdog(10) I2=sd_cmd_master0.watchdog(11) I3=sd_cmd_master0.watchdog(12) O=sd_cmd_master0.watchdog_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_cmd_master0.watchdog(12) D=sd_cmd_master0.watchdog_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.next_state_LUT4_O_1_I3 I3=sd_cmd_master0.watchdog_ff_CQZ_3_D_LUT4_O_I3 O=sd_cmd_master0.watchdog_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_cmd_master0.watchdog_ff_CQZ_5_D_LUT4_O_I3 I1=sd_cmd_master0.watchdog(10) I2=sd_cmd_master0.watchdog(11) I3=sd_cmd_master0.watchdog(12) O=sd_cmd_master0.watchdog_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=sd_cmd_master0.watchdog(11) D=sd_cmd_master0.watchdog_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_cmd_master0.watchdog_ff_CQZ_5_D_LUT4_O_I3 I1=sd_cmd_master0.watchdog(10) I2=sd_cmd_master0.watchdog(11) I3=sd_cmd_master0.next_state_LUT4_O_1_I3 O=sd_cmd_master0.watchdog_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_cmd_master0.watchdog(10) D=sd_cmd_master0.watchdog_ff_CQZ_5_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_cmd_master0.next_state_LUT4_O_1_I3 I2=sd_cmd_master0.watchdog(10) I3=sd_cmd_master0.watchdog_ff_CQZ_5_D_LUT4_O_I3 O=sd_cmd_master0.watchdog_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_cmd_master0.watchdog_ff_CQZ_8_D_LUT4_O_I3 I1=sd_cmd_master0.watchdog(7) I2=sd_cmd_master0.watchdog(8) I3=sd_cmd_master0.watchdog(9) O=sd_cmd_master0.watchdog_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_cmd_master0.watchdog(9) D=sd_cmd_master0.watchdog_ff_CQZ_6_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.next_state_LUT4_O_1_I3 I3=sd_cmd_master0.watchdog_ff_CQZ_6_D_LUT4_O_I3 O=sd_cmd_master0.watchdog_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_cmd_master0.watchdog_ff_CQZ_8_D_LUT4_O_I3 I1=sd_cmd_master0.watchdog(7) I2=sd_cmd_master0.watchdog(8) I3=sd_cmd_master0.watchdog(9) O=sd_cmd_master0.watchdog_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=sd_cmd_master0.watchdog(8) D=sd_cmd_master0.watchdog_ff_CQZ_7_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_cmd_master0.watchdog_ff_CQZ_8_D_LUT4_O_I3 I1=sd_cmd_master0.watchdog(7) I2=sd_cmd_master0.watchdog(8) I3=sd_cmd_master0.next_state_LUT4_O_1_I3 O=sd_cmd_master0.watchdog_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_cmd_master0.watchdog(7) D=sd_cmd_master0.watchdog_ff_CQZ_8_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_cmd_master0.next_state_LUT4_O_1_I3 I2=sd_cmd_master0.watchdog(7) I3=sd_cmd_master0.watchdog_ff_CQZ_8_D_LUT4_O_I3 O=sd_cmd_master0.watchdog_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_cmd_master0.watchdog_ff_CQZ_11_D_LUT4_O_I3 I1=sd_cmd_master0.watchdog(4) I2=sd_cmd_master0.watchdog(5) I3=sd_cmd_master0.watchdog(6) O=sd_cmd_master0.watchdog_ff_CQZ_8_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_cmd_master0.watchdog(6) D=sd_cmd_master0.watchdog_ff_CQZ_9_D QCK=argument_reg_cross.clk_b QEN=sd_cmd_master0.watchdog_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:213.15-236.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_cmd_master.v:157.1-243.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.next_state_LUT4_O_1_I3 I3=sd_cmd_master0.watchdog_ff_CQZ_9_D_LUT4_O_I3 O=sd_cmd_master0.watchdog_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_cmd_master0.watchdog_ff_CQZ_11_D_LUT4_O_I3 I1=sd_cmd_master0.watchdog(4) I2=sd_cmd_master0.watchdog(5) I3=sd_cmd_master0.watchdog(6) O=sd_cmd_master0.watchdog_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.next_state_LUT4_O_1_I3 I3=sd_cmd_master0.watchdog_ff_CQZ_D_LUT4_O_I3 O=sd_cmd_master0.watchdog_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_cmd_master0.watchdog(13) I1=sd_cmd_master0.watchdog(14) I2=sd_cmd_master0.watchdog_ff_CQZ_2_D_LUT4_O_I3 I3=sd_cmd_master0.watchdog(15) O=sd_cmd_master0.watchdog_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt ff CQZ=argument_reg_cross.in(31) D=sd_controller_wb0.wb_dat_i(31) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(30) D=sd_controller_wb0.wb_dat_i(30) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(21) D=sd_controller_wb0.wb_dat_i(21) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(20) D=sd_controller_wb0.wb_dat_i(20) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(19) D=sd_controller_wb0.wb_dat_i(19) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(18) D=sd_controller_wb0.wb_dat_i(18) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(17) D=sd_controller_wb0.wb_dat_i(17) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(16) D=sd_controller_wb0.wb_dat_i(16) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(15) D=sd_controller_wb0.wb_dat_i(15) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(14) D=sd_controller_wb0.wb_dat_i(14) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(13) D=sd_controller_wb0.wb_dat_i(13) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(12) D=sd_controller_wb0.wb_dat_i(12) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(29) D=sd_controller_wb0.wb_dat_i(29) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(11) D=sd_controller_wb0.wb_dat_i(11) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(10) D=sd_controller_wb0.wb_dat_i(10) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(9) D=sd_controller_wb0.wb_dat_i(9) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(8) D=sd_controller_wb0.wb_dat_i(8) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(7) D=sd_controller_wb0.wb_dat_i(7) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(6) D=sd_controller_wb0.wb_dat_i(6) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(5) D=sd_controller_wb0.wb_dat_i(5) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(4) D=sd_controller_wb0.wb_dat_i(4) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(3) D=sd_controller_wb0.wb_dat_i(3) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(2) D=sd_controller_wb0.wb_dat_i(2) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(28) D=sd_controller_wb0.wb_dat_i(28) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(1) D=sd_controller_wb0.wb_dat_i(1) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(0) D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(27) D=sd_controller_wb0.wb_dat_i(27) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(26) D=sd_controller_wb0.wb_dat_i(26) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(25) D=sd_controller_wb0.wb_dat_i(25) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(24) D=sd_controller_wb0.wb_dat_i(24) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(23) D=sd_controller_wb0.wb_dat_i(23) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=argument_reg_cross.in(22) D=sd_controller_wb0.wb_dat_i(22) QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(15) D=sd_controller_wb0.wb_dat_i(15) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(14) D=sd_controller_wb0.wb_dat_i(14) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(5) D=sd_controller_wb0.wb_dat_i(5) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(4) D=sd_controller_wb0.wb_dat_i(4) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(3) D=sd_controller_wb0.wb_dat_i(3) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(2) D=sd_controller_wb0.wb_dat_i(2) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(1) D=sd_controller_wb0.wb_dat_i(1) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(0) D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(13) D=sd_controller_wb0.wb_dat_i(13) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(12) D=sd_controller_wb0.wb_dat_i(12) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(11) D=sd_controller_wb0.wb_dat_i(11) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(10) D=sd_controller_wb0.wb_dat_i(10) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(9) D=sd_controller_wb0.wb_dat_i(9) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(8) D=sd_controller_wb0.wb_dat_i(8) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(7) D=sd_controller_wb0.wb_dat_i(7) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_count_reg_cross.in(6) D=sd_controller_wb0.wb_dat_i(6) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_count_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(11) D=sd_controller_wb0.wb_dat_i(11) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(10) D=sd_controller_wb0.wb_dat_i(10) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(1) D=sd_controller_wb0.wb_dat_i(1) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(0) D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(9) D=sd_controller_wb0.wb_dat_i(9) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=argument_reg_cross.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt ff CQZ=block_size_reg_cross.in(8) D=sd_controller_wb0.wb_dat_i(8) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(7) D=sd_controller_wb0.wb_dat_i(7) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(6) D=sd_controller_wb0.wb_dat_i(6) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(5) D=sd_controller_wb0.wb_dat_i(5) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(4) D=sd_controller_wb0.wb_dat_i(4) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(3) D=sd_controller_wb0.wb_dat_i(3) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=block_size_reg_cross.in(2) D=sd_controller_wb0.wb_dat_i(2) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.block_size_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=clock_divider_reg_cross.in(7) D=sd_controller_wb0.wb_dat_i(7) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.clock_divider_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=clock_divider_reg_cross.in(6) D=sd_controller_wb0.wb_dat_i(6) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.clock_divider_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=clock_divider_reg_cross.in(5) D=sd_controller_wb0.wb_dat_i(5) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.clock_divider_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=clock_divider_reg_cross.in(4) D=sd_controller_wb0.wb_dat_i(4) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.clock_divider_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=clock_divider_reg_cross.in(3) D=sd_controller_wb0.wb_dat_i(3) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.clock_divider_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=clock_divider_reg_cross.in(2) D=sd_controller_wb0.wb_dat_i(2) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.clock_divider_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=clock_divider_reg_cross.in(1) D=sd_controller_wb0.wb_dat_i(1) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.clock_divider_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=clock_divider_reg_cross.in(0) D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.clock_divider_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=wb_we_i_LUT4_I2_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.clock_divider_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_int_enable_reg_cross.in(4) D=sd_controller_wb0.wb_dat_i(4) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.cmd_int_enable_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_int_enable_reg_cross.in(3) D=sd_controller_wb0.wb_dat_i(3) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.cmd_int_enable_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_int_enable_reg_cross.in(2) D=sd_controller_wb0.wb_dat_i(2) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.cmd_int_enable_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_int_enable_reg_cross.in(1) D=sd_controller_wb0.wb_dat_i(1) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.cmd_int_enable_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_int_enable_reg_cross.in(0) D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.cmd_int_enable_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=cmd_int_rst_edge.sig D=sd_controller_wb0.cmd_int_rst_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=wb_we_i_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.cmd_int_rst_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=cmd_start_edge.sig D=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=command_reg_cross.in(13) D=sd_controller_wb0.wb_dat_i(13) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(12) D=sd_controller_wb0.wb_dat_i(12) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(3) D=sd_controller_wb0.wb_dat_i(3) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(2) D=sd_controller_wb0.wb_dat_i(2) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(1) D=sd_controller_wb0.wb_dat_i(1) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(0) D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(11) D=sd_controller_wb0.wb_dat_i(11) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(10) D=sd_controller_wb0.wb_dat_i(10) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(9) D=sd_controller_wb0.wb_dat_i(9) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(8) D=sd_controller_wb0.wb_dat_i(8) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(7) D=sd_controller_wb0.wb_dat_i(7) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(6) D=sd_controller_wb0.wb_dat_i(6) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(5) D=sd_controller_wb0.wb_dat_i(5) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=command_reg_cross.in(4) D=sd_controller_wb0.wb_dat_i(4) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.command_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(15) D=sd_controller_wb0.wb_dat_i(15) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(14) D=sd_controller_wb0.wb_dat_i(14) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(5) D=sd_controller_wb0.wb_dat_i(5) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(4) D=sd_controller_wb0.wb_dat_i(4) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(3) D=sd_controller_wb0.wb_dat_i(3) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(2) D=sd_controller_wb0.wb_dat_i(2) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(1) D=sd_controller_wb0.wb_dat_i(1) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(0) D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(13) D=sd_controller_wb0.wb_dat_i(13) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(12) D=sd_controller_wb0.wb_dat_i(12) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(11) D=sd_controller_wb0.wb_dat_i(11) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(10) D=sd_controller_wb0.wb_dat_i(10) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(9) D=sd_controller_wb0.wb_dat_i(9) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(8) D=sd_controller_wb0.wb_dat_i(8) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(7) D=sd_controller_wb0.wb_dat_i(7) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=controll_setting_reg_cross.in(6) D=sd_controller_wb0.wb_dat_i(6) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=data_int_enable_reg_cross.in(2) D=sd_controller_wb0.wb_dat_i(2) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=data_int_enable_reg_cross.in(1) D=sd_controller_wb0.wb_dat_i(1) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=data_int_enable_reg_cross.in(0) D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.wb_adr_i(2) I1=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 I3=wb_we_i_LUT4_I2_O O=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1 O=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2 I3=sd_controller_wb0.wb_adr_i(5) O=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 I3=sd_controller_wb0.wb_adr_i(2) O=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_adr_i(5) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(6) I2=sd_controller_wb0.wb_adr_i(7) I3=sd_controller_wb0.wb_adr_i(4) O=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=data_int_rst_edge.sig D=sd_controller_wb0.data_int_rst_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=wb_we_i_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O O=sd_controller_wb0.data_int_rst_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=dma_addr_reg_cross.in(31) D=sd_controller_wb0.wb_dat_i(31) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(30) D=sd_controller_wb0.wb_dat_i(30) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(21) D=sd_controller_wb0.wb_dat_i(21) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(20) D=sd_controller_wb0.wb_dat_i(20) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(19) D=sd_controller_wb0.wb_dat_i(19) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(18) D=sd_controller_wb0.wb_dat_i(18) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(17) D=sd_controller_wb0.wb_dat_i(17) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(16) D=sd_controller_wb0.wb_dat_i(16) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(15) D=sd_controller_wb0.wb_dat_i(15) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(14) D=sd_controller_wb0.wb_dat_i(14) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(13) D=sd_controller_wb0.wb_dat_i(13) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(12) D=sd_controller_wb0.wb_dat_i(12) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(29) D=sd_controller_wb0.wb_dat_i(29) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(11) D=sd_controller_wb0.wb_dat_i(11) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(10) D=sd_controller_wb0.wb_dat_i(10) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(9) D=sd_controller_wb0.wb_dat_i(9) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(8) D=sd_controller_wb0.wb_dat_i(8) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(7) D=sd_controller_wb0.wb_dat_i(7) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(6) D=sd_controller_wb0.wb_dat_i(6) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(5) D=sd_controller_wb0.wb_dat_i(5) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(4) D=sd_controller_wb0.wb_dat_i(4) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(3) D=sd_controller_wb0.wb_dat_i(3) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(2) D=sd_controller_wb0.wb_dat_i(2) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(28) D=sd_controller_wb0.wb_dat_i(28) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(1) D=sd_controller_wb0.wb_dat_i(1) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(0) D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(27) D=sd_controller_wb0.wb_dat_i(27) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(26) D=sd_controller_wb0.wb_dat_i(26) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(25) D=sd_controller_wb0.wb_dat_i(25) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(24) D=sd_controller_wb0.wb_dat_i(24) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(23) D=sd_controller_wb0.wb_dat_i(23) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=dma_addr_reg_cross.in(22) D=sd_controller_wb0.wb_dat_i(22) QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_O_LUT4_I2_5_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O I2=sd_controller_wb0.software_reset_reg I3=sd_controller_wb0.timeout_reg(0) O=sd_controller_wb0.software_reset_reg_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=cmd_int_status_reg_cross.out(0) I3=sd_controller_wb0.software_reset_reg_LUT4_I2_O O=sd_controller_wb0.software_reset_reg_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00111010 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_LUT4_I2_O_LUT4_I3_O I1=cmd_int_enable_reg_cross.in(0) I2=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100001010 +.subckt ff CQZ=sd_controller_wb0.software_reset_reg D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1 I2=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2 I3=wb_we_i_LUT4_I2_O O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 I3=sd_controller_wb0.wb_adr_i(2) O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1 O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2 I2=sd_controller_wb0.wb_adr_i(5) I3=sd_controller_wb0.wb_adr_i(4) O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2 I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1 O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(5) I2=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2 O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_controller_wb0.wb_adr_i(5) I1=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 I3=sd_controller_wb0.wb_adr_i(4) O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_adr_i(7) I3=sd_controller_wb0.wb_adr_i(6) O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1 I1=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_adr_i(4) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=wb_we_i_LUT4_I2_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_1_O O=sd_controller_wb0.cmd_int_enable_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O I2=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(3) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2 I3=sd_controller_wb0.wb_adr_i(2) O=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=sd_controller_wb0.timeout_reg(15) D=sd_controller_wb0.wb_dat_i(15) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(14) D=sd_controller_wb0.wb_dat_i(14) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(5) D=sd_controller_wb0.wb_dat_i(5) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(4) D=sd_controller_wb0.wb_dat_i(4) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(3) D=sd_controller_wb0.wb_dat_i(3) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(2) D=sd_controller_wb0.wb_dat_i(2) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(1) D=sd_controller_wb0.wb_dat_i(1) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(0) D=sd_controller_wb0.wb_dat_i(0) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(13) D=sd_controller_wb0.wb_dat_i(13) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(12) D=sd_controller_wb0.wb_dat_i(12) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(11) D=sd_controller_wb0.wb_dat_i(11) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(10) D=sd_controller_wb0.wb_dat_i(10) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(9) D=sd_controller_wb0.wb_dat_i(9) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(8) D=sd_controller_wb0.wb_dat_i(8) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(7) D=sd_controller_wb0.wb_dat_i(7) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.timeout_reg(6) D=sd_controller_wb0.wb_dat_i(6) QCK=argument_reg_cross.clk_a QEN=sd_controller_wb0.timeout_reg_ff_CQZ_QEN QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.wb_ack_o D=sd_controller_wb0.wb_ack_o_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=wb_we_i_LUT4_I2_I3 QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:116.1-164.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(31) D=sd_controller_wb0.wb_dat_o_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(30) D=sd_controller_wb0.wb_dat_o_ff_CQZ_1_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(21) D=sd_controller_wb0.wb_dat_o_ff_CQZ_10_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_10_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_10_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_10_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(21) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_10_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(21) I1=response_2_reg_cross.out(21) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_10_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(21) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_10_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(21) I3=response_1_reg_cross.out(21) O=sd_controller_wb0.wb_dat_o_ff_CQZ_10_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(20) D=sd_controller_wb0.wb_dat_o_ff_CQZ_11_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_11_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_11_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_11_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(20) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_11_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(20) I1=response_2_reg_cross.out(20) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_11_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(20) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_11_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_11_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(20) I3=response_1_reg_cross.out(20) O=sd_controller_wb0.wb_dat_o_ff_CQZ_11_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(19) D=sd_controller_wb0.wb_dat_o_ff_CQZ_12_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_12_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_12_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_12_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(19) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_12_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(19) I1=response_2_reg_cross.out(19) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_12_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(19) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_12_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_12_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(19) I3=response_1_reg_cross.out(19) O=sd_controller_wb0.wb_dat_o_ff_CQZ_12_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(18) D=sd_controller_wb0.wb_dat_o_ff_CQZ_13_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_13_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_13_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_13_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(18) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_13_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(18) I1=response_2_reg_cross.out(18) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_13_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(18) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_13_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_13_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(18) I3=response_1_reg_cross.out(18) O=sd_controller_wb0.wb_dat_o_ff_CQZ_13_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(17) D=sd_controller_wb0.wb_dat_o_ff_CQZ_14_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_14_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_14_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(17) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_14_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(17) I1=response_2_reg_cross.out(17) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(17) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_14_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_14_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(17) I3=response_1_reg_cross.out(17) O=sd_controller_wb0.wb_dat_o_ff_CQZ_14_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(16) D=sd_controller_wb0.wb_dat_o_ff_CQZ_15_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_15_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_15_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_15_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(16) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_15_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(16) I1=response_2_reg_cross.out(16) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_15_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(16) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_15_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_15_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(16) I3=response_1_reg_cross.out(16) O=sd_controller_wb0.wb_dat_o_ff_CQZ_15_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(15) D=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(15) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I1_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I1_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=controll_setting_reg_cross.in(15) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=response_2_reg_cross.out(15) I3=response_3_reg_cross.out(15) O=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(15) I2=sd_controller_wb0.timeout_reg(15) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(15) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(15) I3=response_1_reg_cross.out(15) O=sd_controller_wb0.wb_dat_o_ff_CQZ_16_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(14) D=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(14) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I1_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I1_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=controll_setting_reg_cross.in(14) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=response_2_reg_cross.out(14) I3=response_3_reg_cross.out(14) O=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(14) I2=sd_controller_wb0.timeout_reg(14) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(14) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(14) I3=response_1_reg_cross.out(14) O=sd_controller_wb0.wb_dat_o_ff_CQZ_17_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(13) D=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000011111111 +.subckt LUT4 I0=response_1_reg_cross.out(13) I1=response_0_reg_cross.out(13) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=command_reg_cross.in(13) I1=argument_reg_cross.in(13) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(13) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I3_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I3_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=controll_setting_reg_cross.in(13) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=response_2_reg_cross.out(13) I3=response_3_reg_cross.out(13) O=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(13) I2=sd_controller_wb0.timeout_reg(13) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_18_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(12) D=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000011111111 +.subckt LUT4 I0=response_1_reg_cross.out(12) I1=response_0_reg_cross.out(12) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=command_reg_cross.in(12) I1=argument_reg_cross.in(12) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(12) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=controll_setting_reg_cross.in(12) I1=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I2=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=response_3_reg_cross.out(12) I1=response_2_reg_cross.out(12) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(12) I2=sd_controller_wb0.timeout_reg(12) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_1_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_1_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(30) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(30) I1=response_2_reg_cross.out(30) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(30) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(30) I3=response_1_reg_cross.out(30) O=sd_controller_wb0.wb_dat_o_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(29) D=sd_controller_wb0.wb_dat_o_ff_CQZ_2_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(11) D=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(11) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=response_1_reg_cross.out(11) I1=response_0_reg_cross.out(11) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=command_reg_cross.in(11) I1=argument_reg_cross.in(11) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I2_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(11) I1=response_2_reg_cross.out(11) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(11) I2=block_size_reg_cross.in(11) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(11) I2=sd_controller_wb0.timeout_reg(11) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_20_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(10) D=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(10) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=response_1_reg_cross.out(10) I1=response_0_reg_cross.out(10) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=command_reg_cross.in(10) I1=argument_reg_cross.in(10) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I2_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(10) I1=response_2_reg_cross.out(10) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(10) I2=block_size_reg_cross.in(10) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(10) I2=sd_controller_wb0.timeout_reg(10) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_21_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(9) D=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(9) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=response_1_reg_cross.out(9) I1=response_0_reg_cross.out(9) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=command_reg_cross.in(9) I1=argument_reg_cross.in(9) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(9) I1=response_2_reg_cross.out(9) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(9) I2=block_size_reg_cross.in(9) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(9) I2=sd_controller_wb0.timeout_reg(9) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_22_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(8) D=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(8) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=response_1_reg_cross.out(8) I1=response_0_reg_cross.out(8) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=command_reg_cross.in(8) I1=argument_reg_cross.in(8) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(8) I1=response_2_reg_cross.out(8) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(8) I2=block_size_reg_cross.in(8) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(8) I2=sd_controller_wb0.timeout_reg(8) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_23_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(7) D=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(7) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(7) I1=response_2_reg_cross.out(7) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(7) I2=block_size_reg_cross.in(7) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=response_1_reg_cross.out(7) I1=response_0_reg_cross.out(7) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=command_reg_cross.in(7) I1=argument_reg_cross.in(7) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I1 I2=block_count_reg_cross.in(7) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O I1=clock_divider_reg_cross.in(7) I2=sd_controller_wb0.timeout_reg(7) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_24_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(6) D=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(6) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=response_1_reg_cross.out(6) I1=response_0_reg_cross.out(6) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=command_reg_cross.in(6) I1=argument_reg_cross.in(6) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I2_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(6) I1=response_2_reg_cross.out(6) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(6) I2=block_size_reg_cross.in(6) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I3_LUT4_O_I1 I2=sd_controller_wb0.timeout_reg(6) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(6) I2=clock_divider_reg_cross.in(6) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_25_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(5) D=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O I1=dma_addr_reg_cross.in(5) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(5) I1=response_2_reg_cross.out(5) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(5) I2=block_size_reg_cross.in(5) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=response_1_reg_cross.out(5) I1=response_0_reg_cross.out(5) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=command_reg_cross.in(5) I1=argument_reg_cross.in(5) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I3_LUT4_O_I1 I2=block_count_reg_cross.in(5) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O I1=clock_divider_reg_cross.in(5) I2=sd_controller_wb0.timeout_reg(5) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_26_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(4) D=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(4) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I1_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I1_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_1_O I1=cmd_int_enable_reg_cross.in(4) I2=clock_divider_reg_cross.in(4) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=dma_addr_reg_cross.in(4) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O I1=sd_controller_wb0.timeout_reg(4) I2=cmd_int_status_reg_cross.out(4) I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I2 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(4) I1=response_2_reg_cross.out(4) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(4) I2=block_size_reg_cross.in(4) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I3_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I2=argument_reg_cross.in(4) I3=command_reg_cross.in(4) O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(4) I3=response_1_reg_cross.out(4) O=sd_controller_wb0.wb_dat_o_ff_CQZ_27_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(3) D=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I1=cmd_int_status_reg_cross.out(3) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I1_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I1_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_1_O I1=cmd_int_enable_reg_cross.in(3) I2=sd_controller_wb0.timeout_reg(3) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=dma_addr_reg_cross.in(3) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(3) I2=clock_divider_reg_cross.in(3) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I2_LUT4_O_I2 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(3) I1=response_2_reg_cross.out(3) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(3) I2=block_size_reg_cross.in(3) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I3_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I2=argument_reg_cross.in(3) I3=command_reg_cross.in(3) O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(3) I3=response_1_reg_cross.out(3) O=sd_controller_wb0.wb_dat_o_ff_CQZ_28_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(2) D=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111111111111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=response_1_reg_cross.out(2) I1=response_0_reg_cross.out(2) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=command_reg_cross.in(2) I1=argument_reg_cross.in(2) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I2_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(2) I1=response_2_reg_cross.out(2) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(2) I2=block_size_reg_cross.in(2) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I1_LUT4_O_I1 I2=clock_divider_reg_cross.in(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=cmd_int_status_reg_cross.out(2) I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=dma_addr_reg_cross.in(2) I1=data_int_enable_reg_cross.in(2) I2=sd_controller_wb0.wb_adr_i(5) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_1_O I1=cmd_int_enable_reg_cross.in(2) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O I3=data_int_status_reg_cross.out(2) O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(2) I2=sd_controller_wb0.timeout_reg(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_29_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_2_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_2_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(29) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(29) I1=response_2_reg_cross.out(29) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(29) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_2_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(29) I3=response_1_reg_cross.out(29) O=sd_controller_wb0.wb_dat_o_ff_CQZ_2_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(28) D=sd_controller_wb0.wb_dat_o_ff_CQZ_3_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(1) D=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(1) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I1_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I1_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_1_O I1=cmd_int_enable_reg_cross.in(1) I2=clock_divider_reg_cross.in(1) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O I1=sd_controller_wb0.timeout_reg(1) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=dma_addr_reg_cross.in(1) I1=data_int_enable_reg_cross.in(1) I2=sd_controller_wb0.wb_adr_i(5) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O I1=data_int_status_reg_cross.out(1) I2=cmd_int_status_reg_cross.out(1) I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I2 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=response_3_reg_cross.out(1) I1=response_2_reg_cross.out(1) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I1=controll_setting_reg_cross.in(1) I2=block_size_reg_cross.in(1) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I2=argument_reg_cross.in(1) I3=command_reg_cross.in(1) O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(1) I3=response_1_reg_cross.out(1) O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(0) D=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_O_LUT4_I3_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000100001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0 I2=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I1_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_30_D_LUT4_O_I3_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_I2_O I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_19_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1 O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2 I1=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2 I2=sd_controller_wb0.wb_adr_i(5) I3=sd_controller_wb0.wb_adr_i(4) O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_controller_wb0.wb_adr_i(5) I1=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2 I3=sd_controller_wb0.wb_adr_i(4) O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(3) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2 O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1_LUT4_O_I2 I3=block_size_reg_cross.in(0) O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=controll_setting_reg_cross.in(0) O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=command_reg_cross.in(0) I1=argument_reg_cross.in(0) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=response_0_reg_cross.out(0) I1=response_1_reg_cross.out(0) I2=sd_controller_wb0.wb_adr_i(2) I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010111111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_3_reg_cross.out(0) I3=response_2_reg_cross.out(0) O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I0 I1=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1 I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I2 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O I2=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=clock_divider_reg_cross.in(0) I1=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 I1=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2 I2=sd_controller_wb0.wb_adr_i(5) I3=sd_controller_wb0.wb_adr_i(4) O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=dma_addr_reg_cross.in(0) I1=data_int_enable_reg_cross.in(0) I2=sd_controller_wb0.wb_adr_i(5) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O I1=block_count_reg_cross.in(0) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I0_O I3=data_int_status_reg_cross.out(0) O=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_3_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_3_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(28) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(28) I1=response_2_reg_cross.out(28) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(28) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(28) I3=response_1_reg_cross.out(28) O=sd_controller_wb0.wb_dat_o_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(27) D=sd_controller_wb0.wb_dat_o_ff_CQZ_4_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_4_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_4_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(27) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_4_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(27) I1=response_2_reg_cross.out(27) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_4_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(27) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_4_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(27) I3=response_1_reg_cross.out(27) O=sd_controller_wb0.wb_dat_o_ff_CQZ_4_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(26) D=sd_controller_wb0.wb_dat_o_ff_CQZ_5_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_5_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_5_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(26) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(26) I1=response_2_reg_cross.out(26) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_5_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(26) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_5_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(26) I3=response_1_reg_cross.out(26) O=sd_controller_wb0.wb_dat_o_ff_CQZ_5_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(25) D=sd_controller_wb0.wb_dat_o_ff_CQZ_6_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_6_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_6_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(25) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(25) I1=response_2_reg_cross.out(25) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(25) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(25) I3=response_1_reg_cross.out(25) O=sd_controller_wb0.wb_dat_o_ff_CQZ_6_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(24) D=sd_controller_wb0.wb_dat_o_ff_CQZ_7_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_7_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_7_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(24) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_7_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(24) I1=response_2_reg_cross.out(24) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(24) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(24) I3=response_1_reg_cross.out(24) O=sd_controller_wb0.wb_dat_o_ff_CQZ_7_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(23) D=sd_controller_wb0.wb_dat_o_ff_CQZ_8_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_8_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_8_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(23) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(23) I1=response_2_reg_cross.out(23) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_8_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(23) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_8_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(23) I3=response_1_reg_cross.out(23) O=sd_controller_wb0.wb_dat_o_ff_CQZ_8_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_controller_wb0.wb_dat_o(22) D=sd_controller_wb0.wb_dat_o_ff_CQZ_9_D QCK=argument_reg_cross.clk_a QEN=wb_cyc_i_LUT4_I1_1_O QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:324.18-355.19|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_controller_wb.v:166.1-193.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_9_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_9_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(22) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(22) I1=response_2_reg_cross.out(22) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(22) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_9_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(22) I3=response_1_reg_cross.out(22) O=sd_controller_wb0.wb_dat_o_ff_CQZ_9_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_D_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I3=sd_controller_wb0.wb_dat_o_ff_CQZ_D_LUT4_O_I3 O=sd_controller_wb0.wb_dat_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_dat_o_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=dma_addr_reg_cross.in(31) I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=response_3_reg_cross.out(31) I1=response_2_reg_cross.out(31) I2=sd_controller_wb0.wb_adr_i(2) I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2_LUT4_I1_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O I1=argument_reg_cross.in(31) I2=sd_controller_wb0.wb_dat_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.wb_dat_o_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=response_0_reg_cross.out(31) I3=response_1_reg_cross.out(31) O=sd_controller_wb0.wb_dat_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.d_write_o I3=sd_data_master0.d_read_o O=sd_data_serial_host0.next_state_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_data_master0.d_read_o D=sd_data_master0.d_read_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_master0.d_read_o_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:132.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.next_state_LUT4_O_1_I3 I3=sd_data_master0.d_read_o_ff_CQZ_D_LUT4_O_I3 O=sd_data_master0.d_read_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.state(0) I2=sd_data_master0.state(1) I3=sd_data_master0.state(2) O=sd_data_master0.d_read_o_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt ff CQZ=sd_data_master0.d_write_o D=sd_data_master0.d_write_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_master0.d_write_o_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:132.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.tx_cycle_ff_CQZ_D I3=sd_data_master0.d_read_o_ff_CQZ_D_LUT4_O_I3 O=sd_data_master0.d_write_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=data_int_status_reg_cross.in(2) D=sd_data_master0.int_status_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_master0.int_status_o_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:132.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=data_int_status_reg_cross.in(1) D=sd_data_master0.trans_done_LUT4_I3_I1 QCK=argument_reg_cross.clk_b QEN=sd_data_master0.int_status_o_ff_CQZ_1_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:132.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=data_int_status_reg_cross.in(0) D=sd_data_master0.trans_done_LUT4_I3_I1 QCK=argument_reg_cross.clk_b QEN=sd_data_master0.int_status_o_ff_CQZ_2_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:132.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.trans_done_LUT4_I3_I1 I3=sd_data_master0.tx_cycle_LUT4_I2_O O=sd_data_master0.int_status_o_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.next_state_LUT4_O_I2 I3=sd_data_master0.next_state_LUT4_O_I3 O=sd_data_master0.next_state(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.next_state_LUT4_O_1_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I3=sd_data_master0.next_state_LUT4_O_1_I3 O=sd_data_master0.next_state(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.state(1) I2=sd_data_master0.state(2) I3=sd_data_master0.state(0) O=sd_data_master0.next_state_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_master0.state(0) I1=sd_data_master0.start_tx_i I2=sd_data_master0.next_state_LUT4_O_I3 I3=sd_data_master0.next_state_LUT4_O_2_I3 O=sd_data_master0.next_state(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.state(1) I3=sd_data_master0.state(2) O=sd_data_master0.next_state_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.start_rx_fifo_o I3=sd_data_master0.start_tx_fifo_o O=sd_fifo_filler0.offset_ff_CQZ_31_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=sd_data_master0.start_rx_fifo_o D=sd_data_master0.next_state_LUT4_O_2_I3 QCK=argument_reg_cross.clk_b QEN=sd_data_master0.tx_cycle_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:132.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(3) I1=sd_data_master0.start_tx_fifo_o I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I3=m_wb_stb_o_LUT4_I3_O O=sd_data_master0.start_tx_fifo_o_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I1=sd_data_master0.start_tx_fifo_o I2=m_wb_stb_o_LUT4_I3_O I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(3) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I2=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D_LUT4_O_I3 I3=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O O=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=m_wb_stb_o_LUT4_I3_O I1=sd_data_master0.start_tx_fifo_o I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(3) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I2=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D_LUT4_O_I3 I3=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O O=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.start_tx_fifo_o_LUT4_I1_O I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.start_tx_fifo_o_LUT4_I1_O I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I2=sd_data_master0.start_tx_fifo_o_LUT4_I1_O I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D_LUT4_O_I3 I3=sd_data_master0.start_tx_fifo_o_LUT4_I1_O O=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(3) I2=m_wb_stb_o_LUT4_I3_O I3=sd_data_master0.start_tx_fifo_o O=sd_data_master0.start_tx_fifo_o_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst I2=m_wb_stb_o_LUT4_I3_O I3=sd_data_master0.start_tx_fifo_o O=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.start_tx_fifo_o_LUT4_I3_O I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.start_tx_fifo_o_LUT4_I3_O I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) O=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I2=sd_data_master0.start_tx_fifo_o_LUT4_I3_O I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D_LUT4_O_I3 I3=sd_data_master0.start_tx_fifo_o_LUT4_I3_O O=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_data_master0.start_tx_fifo_o D=sd_data_master0.tx_cycle_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_master0.tx_cycle_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:132.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_master0.state(2) D=sd_data_master0.next_state(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:121.1-129.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_data_master0.state(1) D=sd_data_master0.next_state(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:121.1-129.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_data_master0.state(0) D=sd_data_master0.next_state(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:121.1-129.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.trans_done_LUT4_I3_I1 I2=data_int_status_reg_cross.in(2) I3=sd_data_master0.trans_done O=sd_data_master0.int_status_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.tx_cycle_LUT4_I2_I3 I3=sd_data_master0.trans_done O=sd_data_master0.next_state_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_data_master0.trans_done D=sd_data_master0.tx_cycle_LUT4_I2_I3 QCK=argument_reg_cross.clk_b QEN=sd_data_master0.trans_done_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:132.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I1=sd_data_master0.tx_cycle_LUT4_I2_1_O I2=sd_data_master0.state(0) I3=sd_data_master0.state(1) O=sd_data_master0.trans_done_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=sd_data_master0.tx_fifo_empty_i I1=sd_data_master0.rx_fifo_full_i I2=sd_data_master0.tx_cycle I3=sd_data_master0.tx_cycle_LUT4_I2_I3 O=sd_data_master0.tx_cycle_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_master0.tx_fifo_empty_i I1=sd_data_master0.rx_fifo_full_i I2=sd_data_master0.tx_cycle I3=sd_data_master0.tx_cycle_LUT4_I2_I3 O=sd_data_master0.tx_cycle_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_master0.state(2) I2=sd_data_master0.state(1) I3=sd_data_master0.state(0) O=sd_data_master0.tx_cycle_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.tx_cycle_LUT4_I2_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O O=sd_data_master0.d_read_o_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_data_master0.tx_cycle D=sd_data_master0.tx_cycle_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_master0.tx_cycle_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:253.16-269.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_master.v:132.1-207.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.state(0) I3=sd_data_master0.next_state_LUT4_O_2_I3 O=sd_data_master0.tx_cycle_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.next_state_LUT4_O_2_I3 I3=sd_data_master0.next_state_LUT4_O_1_I3 O=sd_data_master0.tx_cycle_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.BITVAL D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.BITVAL_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3 I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O I2=sd_data_serial_host0.DAT_dat_reg(0) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.BITVAL_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(15) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(14) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(5) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(4) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(3) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(2) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(1) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(0) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.inv QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(13) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(12) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(11) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(10) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(9) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(8) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(7) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(6) D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(4) I3=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.inv O=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(11) I3=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.inv O=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.BITVAL I3=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(15) O=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.inv +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.BITVAL D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.BITVAL_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.DAT_dat_reg(1) O=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.BITVAL_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010001000100 +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(15) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(14) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(5) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(4) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(3) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(2) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(1) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(0) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.inv QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(13) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(12) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(11) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(10) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(9) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(8) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(7) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(6) D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(4) I3=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.inv O=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(11) I3=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.inv O=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.BITVAL I3=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(15) O=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.inv +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.BITVAL D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.BITVAL_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.DAT_dat_reg(2) O=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.BITVAL_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010001000100 +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(15) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(14) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(5) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(4) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(3) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(2) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(1) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(0) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.inv QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(13) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(12) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(11) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(10) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(9) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(8) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(7) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(6) D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(4) I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.inv O=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(11) I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.inv O=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.BITVAL I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(15) O=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.inv +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.BITVAL D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.BITVAL_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.DAT_dat_reg(3) O=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.BITVAL_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010001000100 +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(15) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(14) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(5) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(4) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(3) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(2) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(1) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(0) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.inv QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(13) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(12) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(11) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(10) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(9) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(8) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(7) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(6) D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE QRT=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_crc_16.v:17.4-41.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:109.19-109.75|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(4) I3=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.inv O=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(11) I3=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.inv O=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.BITVAL I3=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(15) O=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.inv +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt ff CQZ=sd_data_serial_host0.DAT_dat_o(3) D=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.DAT_dat_o(2) D=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0 I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011101011111111 +.subckt LUT4 I0=sd_data_serial_host0.last_din(2) I1=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(4) I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(12) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(0) I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(8) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(5) I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(13) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(1) I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(9) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.crc_c(0) I3=sd_data_serial_host0.crc_c(1) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(11) I1=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(3) I2=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(15) I1=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(7) I2=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I3=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(2) I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(2) I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(10) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(6) I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(14) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=sd_data_serial_host0.DAT_dat_o(1) D=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0 I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011101011111111 +.subckt LUT4 I0=sd_data_serial_host0.last_din(1) I1=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.crc_c(1) I3=sd_data_serial_host0.crc_c(0) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111100010001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.crc_c(1) I3=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(7) I3=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(15) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.crc_c(2) I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(5) I3=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(13) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.crc_c(1) I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.crc_c(0) I2=sd_data_serial_host0.crc_c(1) I3=sd_data_serial_host0.crc_c(2) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001111101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(1) I3=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(9) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.crc_c(2) I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I1_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(15) I1=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(7) I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_c(2) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(3) I3=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(11) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(10) I1=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(2) I2=sd_data_serial_host0.crc_c(2) I3=sd_data_serial_host0.crc_c(3) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(14) I1=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(6) I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_c(2) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(4) I3=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(12) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(0) I3=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(8) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=sd_data_serial_host0.DAT_dat_o(0) D=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O I1=sd_data_serial_host0.last_din(0) I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100011111111 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.crc_c(0) I3=sd_data_serial_host0.crc_c(1) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101011111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(1) I3=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(9) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(5) I3=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(13) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(2) I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(2) I3=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(10) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(6) I3=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(14) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(8) I1=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(0) I2=sd_data_serial_host0.crc_c(2) I3=sd_data_serial_host0.crc_c(3) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(12) I1=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(4) I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_c(2) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_c(0) I3=sd_data_serial_host0.crc_c(1) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.crc_c(0) I3=sd_data_serial_host0.crc_c(1) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0 I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011101011111111 +.subckt LUT4 I0=sd_data_serial_host0.last_din(3) I1=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(4) I3=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(12) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I2=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(0) I3=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(8) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(5) I3=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(13) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=sd_data_serial_host0.crc_c(2) I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(1) I3=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(9) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_c(1) I3=sd_data_serial_host0.crc_c(0) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.crc_c(0) I3=sd_data_serial_host0.crc_c(1) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(15) I1=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(7) I2=sd_data_serial_host0.crc_c(2) I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(15) I1=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(7) I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_c(2) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(11) I1=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(3) I2=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(2) I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(2) I3=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(10) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(6) I3=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(14) O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=sd_data_serial_host0.DAT_dat_reg(3) D=sd_data_serial_host0.DAT_dat_i(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:103.1-104.30|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_data_serial_host0.DAT_dat_reg(2) D=sd_data_serial_host0.DAT_dat_i(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:103.1-104.30|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_data_serial_host0.DAT_dat_reg(1) D=sd_data_serial_host0.DAT_dat_i(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:103.1-104.30|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_data_serial_host0.DAT_dat_reg(0) D=sd_data_serial_host0.DAT_dat_i(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:103.1-104.30|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_data_serial_host0.DAT_oe_o D=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I2 I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O I1=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1_LUT4_I3_O I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(12) I3=sd_data_serial_host0.data_cycles(12) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1_LUT4_I3_O I1=sd_data_serial_host0.data_cycles(8) I2=sd_data_serial_host0.transf_cnt(9) I3=sd_data_serial_host0.data_cycles(9) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(13) I2=sd_data_serial_host0.transf_cnt(14) I3=sd_data_serial_host0.data_cycles(14) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011101110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(12) I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1_LUT4_I3_O O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.transf_cnt(13) I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=sd_data_serial_host0.data_cycles(13) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110001100111100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_I1 I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_I2 I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(13) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(14) I1=sd_data_serial_host0.transf_cnt(15) I2=sd_data_serial_host0.data_cycles(14) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100001000100001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(13) I2=sd_data_serial_host0.data_cycles(12) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(15) I2=sd_data_serial_host0.data_cycles(14) I3=sd_data_serial_host0.transf_cnt(14) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1_LUT4_I3_O I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_I0 I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(7) I3=sd_data_serial_host0.data_cycles(7) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111101100001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=sd_data_serial_host0.data_cycles(10) I3=sd_data_serial_host0.transf_cnt(10) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(8) I3=sd_data_serial_host0.transf_cnt(8) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.transf_cnt(6) I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1 I3=sd_data_serial_host0.data_cycles(6) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110001100111100 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(10) I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.data_cycles(10) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100001000001101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1_LUT4_I3_O I2=sd_data_serial_host0.data_cycles(9) I3=sd_data_serial_host0.data_cycles(8) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(11) I3=sd_data_serial_host0.transf_cnt(11) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001111 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.transf_cnt(15) I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(14) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(12) I2=sd_data_serial_host0.data_cycles(13) I3=sd_data_serial_host0.data_cycles(14) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(12) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(11) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(10) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(9) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(9) I2=sd_data_serial_host0.data_cycles(8) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.transf_cnt(8) I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I3=sd_data_serial_host0.data_cycles(8) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(7) I1=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.data_cycles(7) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(7) I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=sd_data_serial_host0.transf_cnt(7) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(7) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(6) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(5) I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_I1 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(10) I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(11) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=sd_data_serial_host0.data_cycles(10) I3=sd_data_serial_host0.data_cycles(11) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(12) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(12) I2=sd_data_serial_host0.data_cycles(13) I3=sd_data_serial_host0.transf_cnt(13) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(12) I2=sd_data_serial_host0.transf_cnt(13) I3=sd_data_serial_host0.data_cycles(13) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(12) I2=sd_data_serial_host0.data_cycles(13) I3=sd_data_serial_host0.data_cycles(14) O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.rd_ff_CQZ_QEN I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(15) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(14) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(5) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_10_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=block_count_reg_cross.out(5) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg(4) I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_11_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=sd_data_serial_host0.blkcnt_reg(5) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_10_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000100 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(4) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_11_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=block_count_reg_cross.out(4) I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_11_D_LUT4_O_I1 I2=sd_data_serial_host0.blkcnt_reg(4) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101000111100 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg(2) I1=sd_data_serial_host0.blkcnt_reg(1) I2=sd_data_serial_host0.blkcnt_reg(3) I3=sd_data_serial_host0.blkcnt_reg(0) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_11_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(3) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_12_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=sd_data_serial_host0.blkcnt_reg_ff_CQZ_12_D_LUT4_O_I2 I3=block_count_reg_cross.out(3) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg(2) I1=sd_data_serial_host0.blkcnt_reg(1) I2=sd_data_serial_host0.blkcnt_reg(0) I3=sd_data_serial_host0.blkcnt_reg(3) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_12_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000001 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(2) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_13_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=sd_data_serial_host0.blkcnt_reg_ff_CQZ_13_D_LUT4_O_I2 I3=block_count_reg_cross.out(2) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.blkcnt_reg(2) I2=sd_data_serial_host0.blkcnt_reg(0) I3=sd_data_serial_host0.blkcnt_reg(1) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_13_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(1) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_14_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=block_count_reg_cross.out(1) I1=sd_data_serial_host0.blkcnt_reg(1) I2=sd_data_serial_host0.blkcnt_reg(0) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101011000011 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(0) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_15_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=sd_data_serial_host0.blkcnt_reg(0) I3=block_count_reg_cross.out(0) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=block_count_reg_cross.out(14) I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_1_D_LUT4_O_I1 I2=sd_data_serial_host0.blkcnt_reg(14) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101000111100 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(13) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=block_count_reg_cross.out(13) I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_2_D_LUT4_O_I1 I2=sd_data_serial_host0.blkcnt_reg(13) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101000111100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.blkcnt_reg_ff_CQZ_2_D_LUT4_O_I1 I3=sd_data_serial_host0.blkcnt_reg(13) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg(12) I1=sd_data_serial_host0.blkcnt_reg(10) I2=sd_data_serial_host0.blkcnt_reg(11) I3=sd_data_serial_host0.blkcnt_reg_ff_CQZ_5_D_LUT4_O_I1 O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(12) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=sd_data_serial_host0.blkcnt_reg_ff_CQZ_3_D_LUT4_O_I2 I3=block_count_reg_cross.out(12) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg(10) I1=sd_data_serial_host0.blkcnt_reg(11) I2=sd_data_serial_host0.blkcnt_reg_ff_CQZ_5_D_LUT4_O_I1 I3=sd_data_serial_host0.blkcnt_reg(12) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_3_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100010000 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(11) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_4_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=block_count_reg_cross.out(11) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg(10) I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_5_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=sd_data_serial_host0.blkcnt_reg(11) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_4_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000100 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(10) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_5_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=block_count_reg_cross.out(10) I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_5_D_LUT4_O_I1 I2=sd_data_serial_host0.blkcnt_reg(10) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101000111100 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(9) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_6_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=sd_data_serial_host0.blkcnt_reg_ff_CQZ_6_D_LUT4_O_I2 I3=block_count_reg_cross.out(9) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg(8) I1=sd_data_serial_host0.blkcnt_reg(7) I2=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=sd_data_serial_host0.blkcnt_reg(9) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_6_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100010000 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(8) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_7_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_7_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=block_count_reg_cross.out(8) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg(7) I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=sd_data_serial_host0.blkcnt_reg(8) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_7_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000100 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(7) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_8_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=block_count_reg_cross.out(7) I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=sd_data_serial_host0.blkcnt_reg(7) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101000111100 +.subckt ff CQZ=sd_data_serial_host0.blkcnt_reg(6) D=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=block_count_reg_cross.out(6) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg_ff_CQZ_11_D_LUT4_O_I1 I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=sd_data_serial_host0.blkcnt_reg(6) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_11_D_LUT4_O_I1 I2=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I1 I3=sd_data_serial_host0.blkcnt_reg(6) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg(8) I1=sd_data_serial_host0.blkcnt_reg(9) I2=sd_data_serial_host0.blkcnt_reg(7) I3=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.blkcnt_reg(5) I3=sd_data_serial_host0.blkcnt_reg(4) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=block_count_reg_cross.out(15) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.blkcnt_reg(14) I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_1_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=sd_data_serial_host0.blkcnt_reg(15) O=sd_data_serial_host0.blkcnt_reg_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000100 +.subckt ff CQZ=sd_data_serial_host0.bus_4bit D=controll_setting_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:394.29-394.143|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_data_serial_host0.bus_4bit_reg D=sd_data_serial_host0.bus_4bit QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.busy_int D=sd_data_serial_host0.busy_int_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.busy_int_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.DAT_dat_reg(0) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_data_serial_host0.busy_int_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_data_serial_host0.busy_int_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=sd_data_serial_host0.crc_c(4) D=sd_data_serial_host0.crc_c_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.crc_c(3) D=sd_data_serial_host0.crc_c_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I0 I2=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O O=sd_data_serial_host0.crc_c_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt ff CQZ=sd_data_serial_host0.crc_c(2) D=sd_data_serial_host0.crc_c_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I0 I2=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O O=sd_data_serial_host0.crc_c_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(2) I2=sd_data_serial_host0.crc_c(1) I3=sd_data_serial_host0.crc_c(0) O=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt ff CQZ=sd_data_serial_host0.crc_c(1) D=sd_data_serial_host0.crc_c_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O I1=sd_data_serial_host0.crc_c(0) I2=sd_data_serial_host0.crc_c(1) I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I0 O=sd_data_serial_host0.crc_c_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101011 +.subckt ff CQZ=sd_data_serial_host0.crc_c(0) D=sd_data_serial_host0.crc_c_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I0 I2=sd_data_serial_host0.crc_c(0) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O O=sd_data_serial_host0.crc_c_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I0 I1=sd_data_serial_host0.state(4) I2=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2 I3=sd_data_serial_host0.crc_c(4) O=sd_data_serial_host0.crc_c_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101110111010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.crc_c(3) O=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(2) I2=sd_data_serial_host0.crc_c(1) I3=sd_data_serial_host0.crc_c(0) O=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE D=sd_data_serial_host0.crc_en_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_en_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O I2=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=sd_data_serial_host0.crc_en_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I3 O=sd_data_serial_host0.crc_en_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0 O=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O I2=sd_data_serial_host0.crc_c(4) I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2 O=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2 I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O O=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(0) I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2 O=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I2=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_I3 I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I1_O O=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_master0.crc_ok_i I1=sd_data_master0.next_state_LUT4_O_I2 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I3=sd_data_master0.trans_done_LUT4_I3_I1 O=sd_data_master0.int_status_o_ff_CQZ_1_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000011111111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I1=sd_data_master0.crc_ok_i I2=sd_data_master0.next_state_LUT4_O_I2 I3=sd_data_master0.trans_done_LUT4_I3_I1 O=sd_data_master0.int_status_o_ff_CQZ_2_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt ff CQZ=sd_data_master0.crc_ok_i D=sd_data_serial_host0.crc_ok_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_ok_ff_CQZ_D_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_data_serial_host0.crc_ok_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=sd_data_serial_host0.crc_s(0) I1=sd_data_serial_host0.crc_s(2) I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=sd_data_serial_host0.crc_s(1) O=sd_data_serial_host0.crc_ok_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010011111111 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din(2) I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100000000 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din(3) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010000000000 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(8) I1=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(0) I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din(1) I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110100 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_2_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(8) I1=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(0) I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=sd_data_serial_host0.crc_c(2) I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(8) I1=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(0) I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(12) I1=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(4) I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(12) I1=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC(4) I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(12) I1=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC(4) I2=sd_data_serial_host0.crc_c(3) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.DAT_dat_o_ff_CQZ_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(2) I2=sd_data_serial_host0.crc_c(1) I3=sd_data_serial_host0.crc_c(0) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_1_D_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=sd_data_serial_host0.crc_c(0) I3=sd_data_serial_host0.crc_c(1) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(2) I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(3) I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(11) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c(3) I2=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(7) I3=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC(15) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.crc_c(0) I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din(0) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111110110000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=sd_data_serial_host0.crc_c(1) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111101110 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(11) I1=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(3) I2=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(15) I1=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC(7) I2=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I3=sd_data_serial_host0.crc_c_ff_CQZ_2_D_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_c(1) I3=sd_data_serial_host0.crc_c(0) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I1=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 I2=sd_data_serial_host0.crc_c(2) I3=sd_data_serial_host0.DAT_dat_o_ff_CQZ_3_D_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I0 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I2 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3 I3=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_rst_ff_CQZ_QEN_LUT4_O_I2 I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_I3 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.last_din_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I1 I1=sd_data_serial_host0.transf_cnt(7) I2=sd_data_serial_host0.transf_cnt(6) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I0 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_I2_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(8) I3=sd_data_serial_host0.transf_cnt(9) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000110000010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(13) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_cycles(12) I3=sd_data_serial_host0.transf_cnt(12) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(4) I1=sd_data_serial_host0.data_cycles(5) I2=sd_data_serial_host0.data_cycles(6) I3=sd_data_serial_host0.data_cycles(7) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(13) I2=sd_data_serial_host0.data_cycles(12) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(11) I3=sd_data_serial_host0.transf_cnt(10) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(10) I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_cycles(10) I3=sd_data_serial_host0.data_cycles(11) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(9) I3=sd_data_serial_host0.transf_cnt(8) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001010100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(9) I2=sd_data_serial_host0.data_cycles(8) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(8) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I1=sd_data_serial_host0.transf_cnt(11) I2=sd_data_serial_host0.transf_cnt(10) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(12) I3=sd_data_serial_host0.data_cycles(12) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(7) I3=sd_data_serial_host0.transf_cnt(6) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000101000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(6) I2=sd_data_serial_host0.data_cycles(5) I3=sd_data_serial_host0.data_cycles(4) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(4) I1=sd_data_serial_host0.data_cycles(5) I2=sd_data_serial_host0.data_cycles(6) I3=sd_data_serial_host0.data_cycles(7) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I3 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I2 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O_LUT4_I2_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0 I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100000011001110 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(4) I1=sd_data_serial_host0.data_cycles(4) I2=sd_data_serial_host0.transf_cnt(5) I3=sd_data_serial_host0.data_cycles(5) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100100010110000 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(4) I1=sd_data_serial_host0.transf_cnt(5) I2=sd_data_serial_host0.data_cycles(5) I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111011010111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(0) I1=sd_data_serial_host0.transf_cnt(0) I2=sd_data_serial_host0.transf_cnt(1) I3=sd_data_serial_host0.data_cycles(1) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I1 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(3) I1=sd_data_serial_host0.transf_cnt(2) I2=sd_data_serial_host0.data_cycles(3) I3=sd_data_serial_host0.data_cycles(2) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(2) I1=sd_data_serial_host0.data_cycles(2) I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.data_cycles(3) O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt ff CQZ=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR D=sd_data_serial_host0.crc_rst_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_rst_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_cmd_master0.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:152.8-152.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I0 O=sd_data_serial_host0.crc_rst_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I1=sd_data_serial_host0.busy_int I2=sd_data_serial_host0.crc_rst_ff_CQZ_QEN_LUT4_O_I2 I3=sd_data_serial_host0.next_block_ff_CQZ_QEN O=sd_data_serial_host0.crc_rst_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O O=sd_data_serial_host0.crc_rst_ff_CQZ_QEN_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_data_serial_host0.crc_s(2) D=sd_data_serial_host0.crc_s_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_s_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.crc_s(1) D=sd_data_serial_host0.crc_s_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_s_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=sd_data_serial_host0.crc_s(1) I2=sd_data_serial_host0.crc_s_ff_CQZ_1_D_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.crc_s_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_status(0) I2=sd_data_serial_host0.crc_status(2) I3=sd_data_serial_host0.crc_status(1) O=sd_data_serial_host0.crc_s_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=sd_data_serial_host0.crc_s(0) D=sd_data_serial_host0.crc_s_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_s_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=sd_data_serial_host0.crc_s(0) I2=sd_data_serial_host0.crc_s_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.crc_s_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_status(2) I2=sd_data_serial_host0.crc_status(1) I3=sd_data_serial_host0.crc_status(0) O=sd_data_serial_host0.crc_s_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=sd_data_serial_host0.crc_s(2) I2=sd_data_serial_host0.crc_s_ff_CQZ_D_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.crc_s_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_status(1) I2=sd_data_serial_host0.crc_status(2) I3=sd_data_serial_host0.crc_status(0) O=sd_data_serial_host0.crc_s_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I3=sd_data_serial_host0.crc_s_ff_CQZ_QEN_LUT4_O_I3 O=sd_data_serial_host0.crc_s_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_status(2) I2=sd_data_serial_host0.crc_status(1) I3=sd_data_serial_host0.crc_status(0) O=sd_data_serial_host0.crc_s_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt ff CQZ=sd_data_serial_host0.crc_status(2) D=sd_data_serial_host0.crc_status_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_status_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.crc_status(1) D=sd_data_serial_host0.crc_status_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_status_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=sd_data_serial_host0.crc_status(1) I3=sd_data_serial_host0.crc_status(0) O=sd_data_serial_host0.crc_status_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_data_serial_host0.crc_status(0) D=sd_data_serial_host0.crc_status_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_status_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.crc_status(0) O=sd_data_serial_host0.crc_status_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.crc_status(0) I1=sd_data_serial_host0.crc_status(1) I2=sd_data_serial_host0.crc_status(2) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.crc_status_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=sd_data_serial_host0.busy_int I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_data_serial_host0.crc_status_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111101110 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(14) D=sd_data_serial_host0.data_cycles_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.data_cycles(13) D=sd_data_serial_host0.data_cycles_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.data_cycles(4) D=sd_data_serial_host0.data_cycles_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit I2=block_size_reg_cross.out(1) I3=block_size_reg_cross.out(3) O=sd_data_serial_host0.data_cycles_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(3) D=sd_data_serial_host0.data_cycles_ff_CQZ_11_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit I2=block_size_reg_cross.out(2) I3=block_size_reg_cross.out(0) O=sd_data_serial_host0.data_cycles_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(2) D=sd_data_serial_host0.data_cycles_ff_CQZ_12_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=block_size_reg_cross.out(1) I3=sd_data_serial_host0.bus_4bit O=sd_data_serial_host0.data_cycles_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(1) D=sd_data_serial_host0.data_cycles_ff_CQZ_13_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.bus_4bit I3=block_size_reg_cross.out(0) O=sd_data_serial_host0.data_cycles_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(0) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=block_size_reg_cross.out(10) I3=sd_data_serial_host0.bus_4bit O=sd_data_serial_host0.data_cycles_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(12) D=sd_data_serial_host0.data_cycles_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit I2=block_size_reg_cross.out(9) I3=block_size_reg_cross.out(11) O=sd_data_serial_host0.data_cycles_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(11) D=sd_data_serial_host0.data_cycles_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit I2=block_size_reg_cross.out(8) I3=block_size_reg_cross.out(10) O=sd_data_serial_host0.data_cycles_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(10) D=sd_data_serial_host0.data_cycles_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit I2=block_size_reg_cross.out(7) I3=block_size_reg_cross.out(9) O=sd_data_serial_host0.data_cycles_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(9) D=sd_data_serial_host0.data_cycles_ff_CQZ_5_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit I2=block_size_reg_cross.out(6) I3=block_size_reg_cross.out(8) O=sd_data_serial_host0.data_cycles_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(8) D=sd_data_serial_host0.data_cycles_ff_CQZ_6_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit I2=block_size_reg_cross.out(5) I3=block_size_reg_cross.out(7) O=sd_data_serial_host0.data_cycles_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(7) D=sd_data_serial_host0.data_cycles_ff_CQZ_7_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit I2=block_size_reg_cross.out(4) I3=block_size_reg_cross.out(6) O=sd_data_serial_host0.data_cycles_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(6) D=sd_data_serial_host0.data_cycles_ff_CQZ_8_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit I2=block_size_reg_cross.out(3) I3=block_size_reg_cross.out(5) O=sd_data_serial_host0.data_cycles_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt ff CQZ=sd_data_serial_host0.data_cycles(5) D=sd_data_serial_host0.data_cycles_ff_CQZ_9_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit I2=block_size_reg_cross.out(2) I3=block_size_reg_cross.out(4) O=sd_data_serial_host0.data_cycles_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=block_size_reg_cross.out(11) I3=sd_data_serial_host0.bus_4bit O=sd_data_serial_host0.data_cycles_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=data_in_rx_fifo(31) D=sd_data_serial_host0.data_out_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=data_in_rx_fifo(30) D=sd_data_serial_host0.data_out_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=data_in_rx_fifo(21) D=sd_data_serial_host0.data_out_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_10_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_10_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(1) I1=data_in_rx_fifo(21) I2=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_10_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(21) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_10_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100110011 +.subckt ff CQZ=data_in_rx_fifo(20) D=sd_data_serial_host0.data_out_ff_CQZ_11_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_11_D_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_reg(0) I3=data_in_rx_fifo(20) O=sd_data_serial_host0.data_out_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_11_D_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_11_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_11_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=data_in_rx_fifo(19) D=sd_data_serial_host0.data_out_ff_CQZ_12_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_12_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_12_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(3) I1=data_in_rx_fifo(19) I2=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_12_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(19) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.data_out_ff_CQZ_28_D_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_12_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100110011 +.subckt ff CQZ=data_in_rx_fifo(18) D=sd_data_serial_host0.data_out_ff_CQZ_13_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_13_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_13_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(2) I1=data_in_rx_fifo(18) I2=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_13_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(18) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.data_out_ff_CQZ_29_D_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_13_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100110011 +.subckt ff CQZ=data_in_rx_fifo(17) D=sd_data_serial_host0.data_out_ff_CQZ_14_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(1) I1=data_in_rx_fifo(17) I2=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(0) I2=sd_data_serial_host0.transf_cnt(1) I3=sd_data_serial_host0.transf_cnt(2) O=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(17) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.data_out_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100110011 +.subckt ff CQZ=data_in_rx_fifo(16) D=sd_data_serial_host0.data_out_ff_CQZ_15_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_15_D_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_reg(0) I3=data_in_rx_fifo(16) O=sd_data_serial_host0.data_out_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_15_D_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_15_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_15_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=data_in_rx_fifo(15) D=sd_data_serial_host0.data_out_ff_CQZ_16_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_16_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_16_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(3) I1=data_in_rx_fifo(15) I2=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_16_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(15) I2=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_16_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100110011 +.subckt ff CQZ=data_in_rx_fifo(14) D=sd_data_serial_host0.data_out_ff_CQZ_17_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_17_D_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_17_D_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1 I2=data_in_rx_fifo(14) I3=sd_data_serial_host0.DAT_dat_reg(2) O=sd_data_serial_host0.data_out_ff_CQZ_17_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(14) I2=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_17_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt ff CQZ=data_in_rx_fifo(13) D=sd_data_serial_host0.data_out_ff_CQZ_18_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1 I2=data_in_rx_fifo(13) I3=sd_data_serial_host0.DAT_dat_reg(1) O=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(2) I2=sd_data_serial_host0.transf_cnt(0) I3=sd_data_serial_host0.transf_cnt(1) O=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(13) I2=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.transf_cnt(3) O=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=data_in_rx_fifo(12) D=sd_data_serial_host0.data_out_ff_CQZ_19_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_19_D_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_reg(0) I3=data_in_rx_fifo(12) O=sd_data_serial_host0.data_out_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1 I3=sd_data_serial_host0.data_out_ff_CQZ_19_D_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_19_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I3_LUT4_O_I3 I3=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_19_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=data_in_rx_fifo(30) I3=sd_data_serial_host0.DAT_dat_reg(2) O=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(30) I2=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(0) O=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011001100 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(13) I1=sd_data_serial_host0.transf_cnt(14) I2=sd_data_serial_host0.transf_cnt(15) I3=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I3_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I3_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(5) I1=sd_data_serial_host0.transf_cnt(6) I2=sd_data_serial_host0.transf_cnt(7) I3=sd_data_serial_host0.transf_cnt(8) O=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(9) I1=sd_data_serial_host0.transf_cnt(10) I2=sd_data_serial_host0.transf_cnt(11) I3=sd_data_serial_host0.transf_cnt(12) O=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(1) I1=sd_data_serial_host0.transf_cnt(2) I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_1_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt ff CQZ=data_in_rx_fifo(29) D=sd_data_serial_host0.data_out_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=data_in_rx_fifo(11) D=sd_data_serial_host0.data_out_ff_CQZ_20_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_20_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_20_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(3) I1=data_in_rx_fifo(11) I2=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_20_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(11) I2=sd_data_serial_host0.data_out_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I3 I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_20_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100110011 +.subckt ff CQZ=data_in_rx_fifo(10) D=sd_data_serial_host0.data_out_ff_CQZ_21_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_21_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_21_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(2) I1=data_in_rx_fifo(10) I2=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_21_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(10) I2=sd_data_serial_host0.data_out_ff_CQZ_5_D_LUT4_O_I2_LUT4_O_I3 I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_21_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100110011 +.subckt ff CQZ=data_in_rx_fifo(9) D=sd_data_serial_host0.data_out_ff_CQZ_22_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(1) I1=data_in_rx_fifo(9) I2=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(0) I2=sd_data_serial_host0.transf_cnt(2) I3=sd_data_serial_host0.transf_cnt(1) O=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(9) I2=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I2_LUT4_O_I3 I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100110011 +.subckt ff CQZ=data_in_rx_fifo(8) D=sd_data_serial_host0.data_out_ff_CQZ_23_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_23_D_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_reg(0) I3=data_in_rx_fifo(8) O=sd_data_serial_host0.data_out_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_23_D_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_23_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(4) I2=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 I3=sd_data_serial_host0.transf_cnt(3) O=sd_data_serial_host0.data_out_ff_CQZ_23_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt ff CQZ=data_in_rx_fifo(7) D=sd_data_serial_host0.data_out_ff_CQZ_24_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_24_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_24_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(3) I1=data_in_rx_fifo(7) I2=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_24_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(7) I2=sd_data_serial_host0.data_out_ff_CQZ_8_D_LUT4_O_I2_LUT4_O_I3 I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_24_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100110011 +.subckt ff CQZ=data_in_rx_fifo(6) D=sd_data_serial_host0.data_out_ff_CQZ_25_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_25_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_25_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(2) I1=data_in_rx_fifo(6) I2=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_25_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(6) I2=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I2_LUT4_O_I3 I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_25_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100110011 +.subckt ff CQZ=data_in_rx_fifo(5) D=sd_data_serial_host0.data_out_ff_CQZ_26_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(1) I1=data_in_rx_fifo(5) I2=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(1) I2=sd_data_serial_host0.transf_cnt(2) I3=sd_data_serial_host0.transf_cnt(0) O=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(5) I2=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=data_in_rx_fifo(4) D=sd_data_serial_host0.data_out_ff_CQZ_27_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_27_D_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_reg(0) I3=data_in_rx_fifo(4) O=sd_data_serial_host0.data_out_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_27_D_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_27_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(4) I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_27_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=data_in_rx_fifo(3) D=sd_data_serial_host0.data_out_ff_CQZ_28_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_28_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_28_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(3) I1=data_in_rx_fifo(3) I2=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_28_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(3) I2=sd_data_serial_host0.data_out_ff_CQZ_28_D_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_28_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1 O=sd_data_serial_host0.data_out_ff_CQZ_28_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=data_in_rx_fifo(2) D=sd_data_serial_host0.data_out_ff_CQZ_29_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_29_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_29_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(2) I1=data_in_rx_fifo(2) I2=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_29_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(2) I2=sd_data_serial_host0.data_out_ff_CQZ_29_D_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_29_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_29_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_2_D_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_2_D_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I2=data_in_rx_fifo(29) I3=sd_data_serial_host0.DAT_dat_reg(1) O=sd_data_serial_host0.data_out_ff_CQZ_2_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_2_D_LUT4_O_I3_LUT4_O_I1 I2=data_in_rx_fifo(29) I3=sd_data_serial_host0.DAT_dat_reg(0) O=sd_data_serial_host0.data_out_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.transf_cnt(3) O=sd_data_serial_host0.data_out_ff_CQZ_2_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=data_in_rx_fifo(28) D=sd_data_serial_host0.data_out_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=data_in_rx_fifo(1) D=sd_data_serial_host0.data_out_ff_CQZ_30_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_30_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_30_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_30_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(1) I1=data_in_rx_fifo(1) I2=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_30_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(1) I2=sd_data_serial_host0.data_out_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.data_out_ff_CQZ_30_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_30_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=data_in_rx_fifo(0) D=sd_data_serial_host0.data_out_ff_CQZ_31_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_31_D_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_reg(0) I3=data_in_rx_fifo(0) O=sd_data_serial_host0.data_out_ff_CQZ_31_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 I3=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_31_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_3_D_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_reg(0) I3=data_in_rx_fifo(28) O=sd_data_serial_host0.data_out_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_3_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_14_D_LUT4_O_I1_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.transf_cnt(3) O=sd_data_serial_host0.data_out_ff_CQZ_3_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=data_in_rx_fifo(27) D=sd_data_serial_host0.data_out_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_4_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_4_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(3) I1=data_in_rx_fifo(27) I2=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_4_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(27) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.data_out_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_4_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_out_ff_CQZ_18_D_LUT4_O_I2_LUT4_O_I1 I3=sd_data_serial_host0.transf_cnt(3) O=sd_data_serial_host0.data_out_ff_CQZ_4_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=data_in_rx_fifo(26) D=sd_data_serial_host0.data_out_ff_CQZ_5_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_5_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_5_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(2) I1=data_in_rx_fifo(26) I2=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_5_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(26) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.data_out_ff_CQZ_5_D_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_5_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_out_ff_CQZ_22_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(3) O=sd_data_serial_host0.data_out_ff_CQZ_5_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=data_in_rx_fifo(25) D=sd_data_serial_host0.data_out_ff_CQZ_6_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(1) I1=data_in_rx_fifo(25) I2=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(0) I2=sd_data_serial_host0.transf_cnt(2) I3=sd_data_serial_host0.transf_cnt(1) O=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(25) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_out_ff_CQZ_26_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(3) O=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=data_in_rx_fifo(24) D=sd_data_serial_host0.data_out_ff_CQZ_7_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_7_D_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_reg(0) I3=data_in_rx_fifo(24) O=sd_data_serial_host0.data_out_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.data_out_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_7_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.transf_cnt(3) O=sd_data_serial_host0.data_out_ff_CQZ_7_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=data_in_rx_fifo(23) D=sd_data_serial_host0.data_out_ff_CQZ_8_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_8_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_8_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(3) I1=data_in_rx_fifo(23) I2=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_8_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(23) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.data_out_ff_CQZ_8_D_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_8_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_8_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=data_in_rx_fifo(22) D=sd_data_serial_host0.data_out_ff_CQZ_9_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(2) I1=data_in_rx_fifo(22) I2=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(1) I2=sd_data_serial_host0.transf_cnt(0) I3=sd_data_serial_host0.transf_cnt(2) O=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(22) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.data_out_ff_CQZ_6_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.data_out_ff_CQZ_9_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I1 I2=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(3) I1=data_in_rx_fifo(31) I2=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(0) I2=sd_data_serial_host0.transf_cnt(2) I3=sd_data_serial_host0.transf_cnt(1) O=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.DAT_dat_reg(0) I1=data_in_rx_fifo(31) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100110011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(3) O=sd_data_serial_host0.data_out_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_data_serial_host0.data_send_index(4) D=sd_data_serial_host0.data_send_index_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.data_send_index_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.data_send_index(3) D=sd_data_serial_host0.data_send_index_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.data_send_index_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.bus_4bit_reg I1=sd_data_serial_host0.data_send_index(3) I2=sd_data_serial_host0.data_send_index_ff_CQZ_1_D_LUT4_O_I2 I3=sd_data_serial_host0.crc_rst_ff_CQZ_QEN_LUT4_O_I2 O=sd_data_serial_host0.data_send_index_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.data_send_index(1) I3=sd_data_serial_host0.data_send_index(0) O=sd_data_serial_host0.data_send_index_ff_CQZ_1_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=sd_data_serial_host0.data_send_index(2) D=sd_data_serial_host0.data_send_index_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.data_send_index_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.data_send_index(0) I1=sd_data_serial_host0.data_send_index(1) I2=sd_data_serial_host0.data_send_index(2) I3=sd_data_serial_host0.crc_rst_ff_CQZ_QEN_LUT4_O_I2 O=sd_data_serial_host0.data_send_index_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_data_serial_host0.data_send_index(1) D=sd_data_serial_host0.data_send_index_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.data_send_index_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_rst_ff_CQZ_QEN_LUT4_O_I2 I2=sd_data_serial_host0.data_send_index(1) I3=sd_data_serial_host0.data_send_index(0) O=sd_data_serial_host0.data_send_index_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_data_serial_host0.data_send_index(0) D=sd_data_serial_host0.data_send_index_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.data_send_index_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=sd_data_serial_host0.data_send_index(0) I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O O=sd_data_serial_host0.data_send_index_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.crc_rst_ff_CQZ_QEN_LUT4_O_I2 I3=sd_data_serial_host0.data_send_index_ff_CQZ_D_LUT4_O_I3 O=sd_data_serial_host0.data_send_index_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.bus_4bit_reg I1=sd_data_serial_host0.data_send_index_ff_CQZ_1_D_LUT4_O_I2 I2=sd_data_serial_host0.data_send_index(3) I3=sd_data_serial_host0.data_send_index(4) O=sd_data_serial_host0.data_send_index_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100100010111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.rd_ff_CQZ_QEN I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_I2_I3 O=sd_data_serial_host0.data_send_index_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_data_serial_host0.last_din(3) D=sd_data_serial_host0.last_din_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.last_din_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.last_din(2) D=sd_data_serial_host0.last_din_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.last_din_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.DAT_dat_reg(2) O=sd_data_serial_host0.last_din_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1 I2=sd_data_serial_host0.data_send_index(1) I3=sd_data_serial_host0.data_send_index(2) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](14) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](14) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](14) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](14) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](14) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](14) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](14) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](14) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](14) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](14) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](14) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](14) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](14) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](14) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](14) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](14) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(4) I3=sd_data_serial_host0.data_send_index(2) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](26) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](26) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](26) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](26) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](26) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](26) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](26) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](26) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](26) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](26) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](26) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](26) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](26) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](26) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](26) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](26) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](30) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](30) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](30) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](30) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](30) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](30) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](30) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](30) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](30) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](30) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](30) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](30) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](30) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](30) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](30) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](30) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(0) I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.data_send_index(1) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=sd_data_serial_host0.data_send_index(2) I3=sd_data_serial_host0.data_send_index(4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](6) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](6) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](6) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](6) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](6) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](6) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](6) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](6) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](6) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](6) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](6) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](6) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](6) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](6) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](6) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](6) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(2) I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](22) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](22) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](22) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](22) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](22) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](22) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](22) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](22) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](22) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](22) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](22) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](22) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](22) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](22) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](22) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](22) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.data_send_index(4) I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](18) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](18) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](18) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](18) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](18) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](18) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](18) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](18) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](18) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](18) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](18) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](18) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](18) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](18) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](18) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](18) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.rd_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index_ff_CQZ_1_D_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](2) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](2) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](2) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](2) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](2) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](2) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](2) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](2) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](2) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](2) O=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=sd_data_serial_host0.last_din(1) D=sd_data_serial_host0.last_din_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.last_din_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.DAT_dat_reg(1) O=sd_data_serial_host0.last_din_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1 I2=sd_data_serial_host0.data_send_index(2) I3=sd_data_serial_host0.data_send_index(1) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](25) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](25) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](25) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](25) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](25) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](25) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](25) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](25) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](25) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](25) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](25) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](25) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](25) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](25) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](25) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](25) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.data_send_index(2) I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(1) I3=sd_data_serial_host0.data_send_index(2) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.data_send_index(1) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](13) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](13) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](13) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](13) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](13) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](13) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](13) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](13) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](13) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](13) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](13) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](13) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](13) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](13) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](13) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](13) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](29) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](29) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](29) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](29) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](29) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](29) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](29) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](29) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](29) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](29) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](29) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](29) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](29) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](29) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](29) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](29) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.data_send_index(0) I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=sd_data_serial_host0.data_send_index(2) I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](5) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](5) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](5) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](5) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](5) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](5) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](5) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](5) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](5) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](5) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](5) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](5) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](5) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](5) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](5) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](5) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.data_send_index(1) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](21) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](21) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](21) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](21) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](21) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](21) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](21) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](21) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_data_serial_host0.data_send_index(2) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](21) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](21) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](21) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](21) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](21) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](21) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](21) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](21) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.rd_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.data_send_index(2) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](9) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](9) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](9) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](9) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](9) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](9) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](9) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](9) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](9) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](9) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](9) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](9) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](9) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](9) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](9) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](9) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index_ff_CQZ_1_D_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](1) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](1) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](1) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](1) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](1) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](1) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](1) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](1) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](1) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](1) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.data_send_index(2) I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.data_send_index(4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](17) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](17) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](17) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](17) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](17) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](17) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](17) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](17) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](17) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](17) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](17) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](17) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](17) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](17) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](17) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](17) O=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=sd_data_serial_host0.last_din(0) D=sd_data_serial_host0.last_din_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.last_din_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I2=sd_data_serial_host0.DAT_dat_reg(0) I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.data_send_index(3) I2=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_1_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_I1 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.data_send_index(4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=sd_data_serial_host0.data_send_index(2) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](10) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](10) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](10) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](10) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](10) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](10) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](10) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](10) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](10) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](10) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](10) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](10) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](10) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](10) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](10) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](10) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(3) I3=sd_data_serial_host0.rd_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(3) I3=sd_data_serial_host0.data_send_index_ff_CQZ_1_D_LUT4_O_I2 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_send_index(4) I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](0) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](0) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](0) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](0) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](0) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](0) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](0) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](0) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](0) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](0) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](0) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](0) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](0) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](0) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](0) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](0) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_send_index(4) I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(0) I3=sd_data_serial_host0.data_send_index(3) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010111111100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_I3_O I2=sd_data_serial_host0.data_send_index(1) I3=sd_data_serial_host0.data_send_index(4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_2_D_LUT4_O_I1_LUT4_O_I1_LUT4_I0_O_LUT4_I3_O I3=sd_data_serial_host0.data_send_index(4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000111110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.bus_4bit_reg O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(4) I3=sd_data_serial_host0.data_send_index(3) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110011111111 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](4) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](4) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](4) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](4) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](20) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](20) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](20) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](20) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](20) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](20) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](20) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](20) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](20) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](20) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](20) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](20) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](20) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](20) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](20) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](20) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.data_send_index(0) I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(1) I3=sd_data_serial_host0.data_send_index(2) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](8) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](8) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](8) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](8) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](8) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](8) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](8) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](8) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](8) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](8) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](8) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](8) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](8) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](8) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](8) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](8) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](24) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](24) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](24) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](24) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](24) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](24) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](24) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](24) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](24) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](24) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](24) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](24) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](24) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](24) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](24) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](24) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.data_send_index(2) I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.data_send_index(1) I3=sd_data_serial_host0.data_send_index(0) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(2) I3=sd_data_serial_host0.data_send_index(1) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_send_index_ff_CQZ_1_D_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](16) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](16) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](16) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](16) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](16) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](16) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](16) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](16) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](16) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](16) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](16) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](16) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](16) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](16) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](16) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](16) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1 I2=sd_data_serial_host0.data_send_index(3) I3=sd_data_serial_host0.data_send_index(4) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](12) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](12) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](12) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](12) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](12) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](12) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](12) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](12) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](12) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](12) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](12) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](12) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](12) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](12) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](12) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](12) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](28) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](28) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](28) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](28) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](28) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](28) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](28) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](28) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](28) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](28) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](28) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](28) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](28) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](28) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](28) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](28) O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.DAT_dat_reg(3) O=sd_data_serial_host0.last_din_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.bus_4bit_reg I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_send_index(1) I2=sd_data_serial_host0.data_send_index(2) I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](31) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](31) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](31) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](31) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](31) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](31) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](31) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](31) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](31) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](31) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](31) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](31) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](31) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](31) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](31) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](31) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.data_send_index(0) I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=sd_data_serial_host0.data_send_index(2) I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_I3_O I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.data_send_index(1) I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](15) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](15) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](15) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](15) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](15) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](15) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](15) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](15) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](15) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](15) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](15) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](15) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](15) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](15) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](15) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](15) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.data_send_index(1) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](7) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](7) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](7) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](7) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](7) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](7) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](7) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](7) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](7) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](7) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](7) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](7) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](7) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](7) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](7) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](7) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index(2) I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](23) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](23) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](23) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](23) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](23) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](23) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](23) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](23) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](23) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](23) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](23) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](23) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](23) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](23) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](23) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](23) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.rd_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](27) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](27) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](27) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](27) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](27) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](27) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](27) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](27) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000011101110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](27) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](27) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](27) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](27) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](27) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](27) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](27) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](27) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=sd_data_serial_host0.data_send_index(2) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](11) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](11) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](11) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](11) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](11) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](11) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](11) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](11) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](11) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](11) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](11) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](11) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](11) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](11) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](11) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](11) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_send_index_ff_CQZ_1_D_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.bus_4bit_reg I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](3) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](3) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](3) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](3) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](3) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](3) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](3) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](3) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](3) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](3) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](3) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](3) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](3) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](3) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](3) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](3) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_send_index(0) I2=sd_data_serial_host0.data_send_index(1) I3=sd_data_serial_host0.data_send_index(2) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.data_send_index(1) I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 O=sd_data_serial_host0.last_din_ff_CQZ_3_D_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](19) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](19) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](19) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](19) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](19) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](19) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](19) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](19) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011110000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](19) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](19) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](19) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](19) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ I2=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](19) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](19) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](19) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](19) O=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_block I3=sd_data_master0.crc_ok_i O=sd_data_serial_host0.next_block_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_data_serial_host0.next_block D=sd_data_serial_host0.next_block_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.next_block_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.rd_ff_CQZ_QEN I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O I3=sd_data_serial_host0.next_block_ff_CQZ_D_LUT4_O_I3 O=sd_data_serial_host0.next_block_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.blkcnt_reg_ff_CQZ_1_D_LUT4_O_I1 I2=sd_data_serial_host0.blkcnt_reg(15) I3=sd_data_serial_host0.blkcnt_reg(14) O=sd_data_serial_host0.next_block_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3 O=sd_data_serial_host0.next_block_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I1 I2=sd_data_serial_host0.busy_int I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O I1=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I2_LUT4_I3_O I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_I3 O=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I2=sd_data_serial_host0.busy_int I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111101110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O I2=sd_data_serial_host0.crc_c_ff_CQZ_D_LUT4_O_I2 I3=sd_data_serial_host0.crc_c(4) O=sd_data_serial_host0.next_block_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I1=sd_data_serial_host0.busy_int I2=sd_data_serial_host0.next_state_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.next_state(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100010001000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I3 O=sd_data_serial_host0.next_state(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0 I1=sd_data_serial_host0.next_state_LUT4_O_5_I0 I2=sd_data_serial_host0.next_state_LUT4_O_1_I1_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.next_state_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=sd_data_master0.d_read_o I2=sd_data_master0.d_write_o I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O O=sd_data_serial_host0.next_state_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111010101010 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I0 I1=sd_data_serial_host0.state(4) I2=sd_data_serial_host0.state(5) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111010101010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=sd_data_serial_host0.busy_int I3=sd_data_serial_host0.next_block_LUT4_I2_O O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3 I2=sd_data_serial_host0.state(4) I3=sd_data_serial_host0.state(5) O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.state(5) I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3 I3=sd_data_serial_host0.state(4) O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.state(0) I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 I2=sd_data_serial_host0.state(1) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.state(1) I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 I3=sd_data_serial_host0.state(0) O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.state(2) I3=sd_data_serial_host0.state(3) O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.state(3) I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 I3=sd_data_serial_host0.state(2) O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.state(5) I3=sd_data_serial_host0.state(4) O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.state(2) I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 I2=sd_data_serial_host0.state(3) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O O=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.state(0) I3=sd_data_serial_host0.state(1) O=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.next_block_LUT4_I2_O I1=sd_data_serial_host0.next_state_LUT4_O_5_I0 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.next_state_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_2_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O I3=sd_data_serial_host0.DAT_dat_reg(0) O=sd_data_serial_host0.next_state(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I2=sd_data_serial_host0.next_state_LUT4_O_5_I0 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2 O=sd_data_serial_host0.next_state_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I1=sd_data_serial_host0.next_block_LUT4_I2_O I2=sd_data_serial_host0.next_state_LUT4_O_3_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I3 O=sd_data_serial_host0.next_state(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(15) I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.data_cycles(14) I3=sd_data_serial_host0.transf_cnt(14) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101101111110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(13) I2=sd_data_serial_host0.data_cycles(12) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I1 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(9) I1=sd_data_serial_host0.transf_cnt(8) I2=sd_data_serial_host0.data_cycles(9) I3=sd_data_serial_host0.data_cycles(8) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(11) I1=sd_data_serial_host0.transf_cnt(10) I2=sd_data_serial_host0.data_cycles(11) I3=sd_data_serial_host0.data_cycles(10) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(10) I2=sd_data_serial_host0.transf_cnt(10) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(9) I3=sd_data_serial_host0.data_cycles(8) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.data_cycles(6) I3=sd_data_serial_host0.transf_cnt(6) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101101111110 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(6) I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(7) I2=sd_data_serial_host0.data_cycles(6) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(5) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I3_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I3_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I3_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(1) I1=sd_data_serial_host0.data_cycles(2) I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.data_cycles(3) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(14) I1=sd_data_serial_host0.data_cycles(14) I2=sd_data_serial_host0.transf_cnt(15) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(0) I1=sd_data_serial_host0.transf_cnt(0) I2=sd_data_serial_host0.transf_cnt(1) I3=sd_data_serial_host0.data_cycles(1) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000100110010000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(1) I1=sd_data_serial_host0.data_cycles(1) I2=sd_data_serial_host0.transf_cnt(2) I3=sd_data_serial_host0.data_cycles(2) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010101010011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(6) I2=sd_data_serial_host0.transf_cnt(6) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0 I1=sd_data_serial_host0.data_cycles(4) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(4) I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_I1 I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011110000000010 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(0) I1=sd_data_serial_host0.data_cycles(1) I2=sd_data_serial_host0.data_cycles(2) I3=sd_data_serial_host0.data_cycles(3) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I1 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I0 I1=sd_data_serial_host0.transf_cnt(3) I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(0) I1=sd_data_serial_host0.data_cycles(1) I2=sd_data_serial_host0.data_cycles(2) I3=sd_data_serial_host0.data_cycles(3) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000011111 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(0) I1=sd_data_serial_host0.transf_cnt(1) I2=sd_data_serial_host0.data_cycles(0) I3=sd_data_serial_host0.data_cycles(1) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011000100000111 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(0) I1=sd_data_serial_host0.data_cycles(1) I2=sd_data_serial_host0.transf_cnt(2) I3=sd_data_serial_host0.data_cycles(2) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(4) I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_I1 I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(3) I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I0_LUT4_O_I0 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(0) I1=sd_data_serial_host0.data_cycles(1) I2=sd_data_serial_host0.data_cycles(2) I3=sd_data_serial_host0.transf_cnt(2) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_I1 I1=sd_data_serial_host0.data_cycles(4) I2=sd_data_serial_host0.data_cycles(5) I3=sd_data_serial_host0.transf_cnt(5) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_O I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I1 I2=sd_data_serial_host0.transf_cnt(6) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3 O=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(6) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(5) I3=sd_data_serial_host0.transf_cnt(5) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(7) I3=sd_data_serial_host0.transf_cnt(7) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(5) I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(4) I2=sd_data_serial_host0.transf_cnt(5) I3=sd_data_serial_host0.data_cycles(5) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(0) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(4) I1=sd_data_serial_host0.transf_cnt(4) I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O_LUT4_I3_I0 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001001000000100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(3) I2=sd_data_serial_host0.data_cycles(2) I3=sd_data_serial_host0.data_cycles(1) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.data_cycles(10) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100001100 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(12) I1=sd_data_serial_host0.transf_cnt(13) I2=sd_data_serial_host0.data_cycles(13) I3=sd_data_serial_host0.data_cycles(12) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101101111101 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(15) I1=sd_data_serial_host0.transf_cnt(14) I2=sd_data_serial_host0.data_cycles(14) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_I1 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_I2_O O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0 I1=sd_data_serial_host0.transf_cnt(14) I2=sd_data_serial_host0.data_cycles(14) I3=sd_data_serial_host0.transf_cnt(15) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(13) I1=sd_data_serial_host0.transf_cnt(12) I2=sd_data_serial_host0.data_cycles(13) I3=sd_data_serial_host0.data_cycles(12) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111010101111 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(12) I1=sd_data_serial_host0.data_cycles(12) I2=sd_data_serial_host0.transf_cnt(13) I3=sd_data_serial_host0.data_cycles(13) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111000001111 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(8) I1=sd_data_serial_host0.transf_cnt(9) I2=sd_data_serial_host0.data_cycles(9) I3=sd_data_serial_host0.data_cycles(8) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101101111101 +.subckt LUT4 I0=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=sd_data_serial_host0.transf_cnt(10) I2=sd_data_serial_host0.data_cycles(10) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101001100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 O=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(7) I1=sd_data_serial_host0.data_cycles(7) I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(4) I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I3_I0 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(4) I1=sd_data_serial_host0.data_cycles(4) I2=sd_data_serial_host0.transf_cnt(5) I3=sd_data_serial_host0.data_cycles(5) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(5) I1=sd_data_serial_host0.transf_cnt(5) I2=sd_data_serial_host0.data_cycles(6) I3=sd_data_serial_host0.transf_cnt(6) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(6) I1=sd_data_serial_host0.data_cycles(6) I2=sd_data_serial_host0.transf_cnt(7) I3=sd_data_serial_host0.data_cycles(7) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(9) I2=sd_data_serial_host0.transf_cnt(9) I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(11) I2=sd_data_serial_host0.data_cycles(10) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(7) I2=sd_data_serial_host0.data_cycles(6) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(0) I1=sd_data_serial_host0.transf_cnt(1) I2=sd_data_serial_host0.data_cycles(1) I3=sd_data_serial_host0.transf_cnt(0) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111011010111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.transf_cnt(2) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101111010110111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I1 I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.transf_cnt(4) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(0) I1=sd_data_serial_host0.data_cycles(1) I2=sd_data_serial_host0.data_cycles(2) I3=sd_data_serial_host0.data_cycles(3) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(4) I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I1 I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_I1 I2=sd_data_serial_host0.transf_cnt(5) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(5) I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I1 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_I1 I2=sd_data_serial_host0.transf_cnt(6) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_cycles(6) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I0 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(6) I2=sd_data_serial_host0.transf_cnt(7) I3=sd_data_serial_host0.data_cycles(7) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(5) I2=sd_data_serial_host0.data_cycles(4) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_I3_LUT4_O_I1 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_O_LUT4_I3_I2 I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_O O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(6) I2=sd_data_serial_host0.data_cycles(7) I3=sd_data_serial_host0.transf_cnt(7) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=sd_data_serial_host0.data_cycles(0) I1=sd_data_serial_host0.data_cycles(1) I2=sd_data_serial_host0.data_cycles(2) I3=sd_data_serial_host0.data_cycles(3) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(2) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3 O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1 I2=sd_data_serial_host0.data_cycles(1) I3=sd_data_serial_host0.data_cycles(0) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(1) I1=sd_data_serial_host0.data_cycles(1) I2=sd_data_serial_host0.data_cycles(0) I3=sd_data_serial_host0.transf_cnt(0) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(2) I2=sd_data_serial_host0.data_cycles(1) I3=sd_data_serial_host0.data_cycles(0) O=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_3_I3_LUT4_O_I1 I2=sd_data_serial_host0.DAT_dat_reg(0) I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I1_O O=sd_data_serial_host0.next_state_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I2=sd_data_master0.d_read_o I3=sd_data_master0.d_write_o O=sd_data_serial_host0.next_state_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0 I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=sd_data_serial_host0.next_state_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=sd_data_serial_host0.next_state(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111110001000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(15) I3=sd_data_serial_host0.DAT_dat_reg(0) O=sd_data_serial_host0.next_state_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(14) O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(12) I2=sd_data_serial_host0.data_cycles(13) I3=sd_data_serial_host0.data_cycles(14) O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(12) I2=sd_data_serial_host0.transf_cnt(13) I3=sd_data_serial_host0.data_cycles(13) O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(12) I1=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.data_cycles(12) I3=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I0 O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111010100 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(11) O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I2=sd_data_serial_host0.data_cycles(10) I3=sd_data_serial_host0.data_cycles(11) O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(7) I2=sd_data_serial_host0.data_cycles(6) I3=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_I1_O_LUT4_I3_O_LUT4_I3_O_LUT4_I0_I3_LUT4_O_I0 O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(10) I3=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=sd_data_serial_host0.transf_cnt(10) I3=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(9) I2=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(9) I2=sd_data_serial_host0.data_cycles(8) I3=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=sd_data_serial_host0.transf_cnt(8) I2=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=sd_data_serial_host0.data_cycles(8) O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_cycles(10) I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(12) I2=sd_data_serial_host0.data_cycles(13) I3=sd_data_serial_host0.transf_cnt(13) O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I0 I1=sd_data_serial_host0.data_cycles(12) I2=sd_data_serial_host0.data_cycles(13) I3=sd_data_serial_host0.data_cycles(14) O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 O=sd_data_serial_host0.next_state_LUT4_O_4_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.next_state_LUT4_O_5_I0 I1=sd_data_serial_host0.next_state_LUT4_O_5_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=sd_data_serial_host0.next_state_LUT4_O_5_I3 O=sd_data_serial_host0.next_state(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*I2*I3)" +.param INIT 0100000011111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=sd_data_serial_host0.next_state_LUT4_O_4_I0 O=sd_data_serial_host0.next_state_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_master0.d_read_o I1=sd_data_master0.d_write_o I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I3=sd_data_serial_host0.next_state_LUT4_O_5_I3_LUT4_O_I3 O=sd_data_serial_host0.next_state_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=sd_data_serial_host0.next_block_LUT4_I2_O I3=sd_data_serial_host0.busy_int O=sd_data_serial_host0.next_state_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.crc_status(0) I2=sd_data_serial_host0.crc_status(1) I3=sd_data_serial_host0.crc_status(2) O=sd_data_serial_host0.next_state_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.rd I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(0) O=sd_data_serial_host0.rd_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_3_D_LUT4_O_I3 I1=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(1) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(2) I3=sd_data_serial_host0.rd_LUT4_I1_O O=sd_data_serial_host0.rd_LUT4_I1_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst I3=sd_data_serial_host0.rd O=sd_data_serial_host0.rd_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=sd_data_serial_host0.rd D=sd_data_serial_host0.rd_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.rd_ff_CQZ_D_LUT4_O_I1 I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=sd_data_serial_host0.crc_en_ff_CQZ_QEN_LUT4_O_I0_LUT4_I3_O_LUT4_I3_O O=sd_data_serial_host0.rd_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.data_send_index(2) I2=sd_data_serial_host0.rd_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=sd_data_serial_host0.rd_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=sd_data_serial_host0.rd_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.data_send_index(0) I3=sd_data_serial_host0.data_send_index(1) O=sd_data_serial_host0.rd_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.bus_4bit_reg I2=sd_data_serial_host0.data_send_index(3) I3=sd_data_serial_host0.data_send_index(4) O=sd_data_serial_host0.rd_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O O=sd_data_serial_host0.rd_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=sd_data_serial_host0.state(5) D=sd_data_serial_host0.next_state(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_data_serial_host0.state(4) D=sd_data_serial_host0.next_state(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_data_serial_host0.state(3) D=sd_data_serial_host0.next_state(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_data_serial_host0.state(2) D=sd_data_serial_host0.next_state(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_data_serial_host0.state(1) D=sd_data_serial_host0.next_state(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_data_serial_host0.state(0) D=sd_data_serial_host0.next_state(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_cmd_master0.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(15) D=sd_data_serial_host0.transf_cnt_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(14) D=sd_data_serial_host0.transf_cnt_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(5) D=sd_data_serial_host0.transf_cnt_ff_CQZ_10_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(5) I3=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I2 O=sd_data_serial_host0.transf_cnt_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(4) D=sd_data_serial_host0.transf_cnt_ff_CQZ_11_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 I1=sd_data_serial_host0.transf_cnt(3) I2=sd_data_serial_host0.transf_cnt(4) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 O=sd_data_serial_host0.transf_cnt_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(3) D=sd_data_serial_host0.transf_cnt_ff_CQZ_12_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 O=sd_data_serial_host0.transf_cnt_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(2) D=sd_data_serial_host0.transf_cnt_ff_CQZ_13_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt(1) I1=sd_data_serial_host0.transf_cnt(0) I2=sd_data_serial_host0.transf_cnt(2) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 O=sd_data_serial_host0.transf_cnt_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(1) D=sd_data_serial_host0.transf_cnt_ff_CQZ_14_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(0) I3=sd_data_serial_host0.transf_cnt(1) O=sd_data_serial_host0.transf_cnt_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(0) D=sd_data_serial_host0.transf_cnt_ff_CQZ_15_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt(0) O=sd_data_serial_host0.transf_cnt_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt_ff_CQZ_2_D_LUT4_O_I3 I1=sd_data_serial_host0.transf_cnt(13) I2=sd_data_serial_host0.transf_cnt(14) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 O=sd_data_serial_host0.transf_cnt_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(13) D=sd_data_serial_host0.transf_cnt_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(13) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_2_D_LUT4_O_I3 O=sd_data_serial_host0.transf_cnt_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(12) D=sd_data_serial_host0.transf_cnt_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(12) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_3_D_LUT4_O_I3 O=sd_data_serial_host0.transf_cnt_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(12) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_3_D_LUT4_O_I3 O=sd_data_serial_host0.transf_cnt_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt_ff_CQZ_7_D_LUT4_O_I3_LUT4_I3_O I1=sd_data_serial_host0.transf_cnt(9) I2=sd_data_serial_host0.transf_cnt(10) I3=sd_data_serial_host0.transf_cnt(11) O=sd_data_serial_host0.transf_cnt_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(11) D=sd_data_serial_host0.transf_cnt_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt_ff_CQZ_4_D_LUT4_O_I3 O=sd_data_serial_host0.transf_cnt_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt_ff_CQZ_7_D_LUT4_O_I3_LUT4_I3_O I1=sd_data_serial_host0.transf_cnt(9) I2=sd_data_serial_host0.transf_cnt(10) I3=sd_data_serial_host0.transf_cnt(11) O=sd_data_serial_host0.transf_cnt_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(10) D=sd_data_serial_host0.transf_cnt_ff_CQZ_5_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt_ff_CQZ_7_D_LUT4_O_I3_LUT4_I3_O I1=sd_data_serial_host0.transf_cnt(9) I2=sd_data_serial_host0.transf_cnt(10) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 O=sd_data_serial_host0.transf_cnt_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(9) D=sd_data_serial_host0.transf_cnt_ff_CQZ_6_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(9) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_7_D_LUT4_O_I3_LUT4_I3_O O=sd_data_serial_host0.transf_cnt_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(8) D=sd_data_serial_host0.transf_cnt_ff_CQZ_7_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(8) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_7_D_LUT4_O_I3 O=sd_data_serial_host0.transf_cnt_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(8) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_7_D_LUT4_O_I3 O=sd_data_serial_host0.transf_cnt_ff_CQZ_7_D_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(7) I2=sd_data_serial_host0.transf_cnt(6) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_9_D_LUT4_O_I3 O=sd_data_serial_host0.transf_cnt_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(7) D=sd_data_serial_host0.transf_cnt_ff_CQZ_8_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt_ff_CQZ_9_D_LUT4_O_I3 I1=sd_data_serial_host0.transf_cnt(6) I2=sd_data_serial_host0.transf_cnt(7) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 O=sd_data_serial_host0.transf_cnt_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_data_serial_host0.transf_cnt(6) D=sd_data_serial_host0.transf_cnt_ff_CQZ_9_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I2=sd_data_serial_host0.transf_cnt(6) I3=sd_data_serial_host0.transf_cnt_ff_CQZ_9_D_LUT4_O_I3 O=sd_data_serial_host0.transf_cnt_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt(5) I3=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I2 O=sd_data_serial_host0.transf_cnt_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I2 I3=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I3 O=sd_data_serial_host0.transf_cnt_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.transf_cnt_ff_CQZ_2_D_LUT4_O_I3 I1=sd_data_serial_host0.transf_cnt(13) I2=sd_data_serial_host0.transf_cnt(14) I3=sd_data_serial_host0.transf_cnt(15) O=sd_data_serial_host0.transf_cnt_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I1=sd_data_serial_host0.we I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_data_serial_host0.we_LUT4_I1_I3 O=sd_data_serial_host0.we_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I1=sd_data_serial_host0.we I2=sd_data_serial_host0.we_LUT4_I1_I3 I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) O=sd_data_serial_host0.we_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.we_LUT4_I3_I2 I1=sd_data_serial_host0.we I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) O=sd_data_serial_host0.we_LUT4_I1_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_data_serial_host0.we_LUT4_I1_I3 I1=sd_data_serial_host0.we I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) O=sd_data_serial_host0.we_LUT4_I1_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I1=sd_data_serial_host0.we I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_data_serial_host0.we_LUT4_I3_I2 O=sd_data_serial_host0.we_LUT4_I1_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I1=sd_data_serial_host0.we I2=sd_data_serial_host0.we_LUT4_I3_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) O=sd_data_serial_host0.we_LUT4_I1_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(0) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(1) O=sd_data_serial_host0.we_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I2=sd_data_serial_host0.we_LUT4_I3_I2 I3=sd_data_serial_host0.we O=sd_data_serial_host0.we_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I2=sd_data_serial_host0.we_LUT4_I1_I3 I3=sd_data_serial_host0.we O=sd_data_serial_host0.we_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(0) O=sd_data_serial_host0.we_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_data_serial_host0.we D=sd_data_serial_host0.we_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:271.21-288.22|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_serial_host.v:170.1-367.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.bus_4bit_reg I1=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 I2=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I2 I3=sd_data_serial_host0.crc_ok_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O O=sd_data_serial_host0.we_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(0) I2=sd_data_serial_host0.transf_cnt(2) I3=sd_data_serial_host0.transf_cnt(1) O=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.transf_cnt(4) I2=sd_data_serial_host0.transf_cnt(3) I3=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I1 O=sd_data_serial_host0.we_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_I2_O I2=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O I3=sd_data_serial_host0.DAT_oe_o_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=sd_data_serial_host0.we_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01011100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_xfer_trig0.next_state_LUT4_O_I1 I2=sd_data_xfer_trig0.next_state_LUT4_O_I2 I3=sd_data_xfer_trig0.r_w_i O=sd_data_xfer_trig0.next_state(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=cmd_int_status_reg_cross.in(1) I1=sd_data_xfer_trig0.next_state_LUT4_O_1_I1 I2=sd_data_xfer_trig0.next_state_LUT4_O_I2 I3=command_reg_cross.out(6) O=sd_data_xfer_trig0.next_state(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010001000100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_xfer_trig0.state(0) I2=sd_data_xfer_trig0.state(1) I3=cmd_int_status_reg_cross.in(0) O=sd_data_xfer_trig0.next_state_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=cmd_int_status_reg_cross.in(0) I2=sd_data_xfer_trig0.state(0) I3=sd_data_xfer_trig0.state(1) O=sd_data_xfer_trig0.next_state_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_xfer_trig0.r_w_reg_ff_CQZ_QEN I2=cmd_start_cross.sync_clk_b(1) I3=cmd_start_cross.sync_clk_b(2) O=sd_data_xfer_trig0.next_state_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=command_reg_cross.out(5) I3=command_reg_cross.out(6) O=sd_data_xfer_trig0.r_w_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_xfer_trig0.r_w_reg I2=sd_data_xfer_trig0.state(1) I3=sd_data_xfer_trig0.state(0) O=sd_data_xfer_trig0.start_rx_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_xfer_trig0.state(1) I2=sd_data_xfer_trig0.r_w_reg I3=sd_data_xfer_trig0.state(0) O=sd_data_xfer_trig0.start_tx_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=sd_data_xfer_trig0.r_w_reg D=sd_data_xfer_trig0.r_w_i QCK=argument_reg_cross.clk_b QEN=sd_data_xfer_trig0.r_w_reg_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:314.19-322.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_xfer_trig.v:100.1-124.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_xfer_trig0.state(1) I3=sd_data_xfer_trig0.state(0) O=sd_data_xfer_trig0.r_w_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_data_master0.next_state_LUT4_O_2_I3 I1=sd_data_master0.state(0) I2=sd_data_master0.start_tx_i I3=sd_data_master0.start_rx_i O=sd_data_master0.next_state_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt ff CQZ=sd_data_master0.start_rx_i D=sd_data_xfer_trig0.start_rx_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_xfer_trig0.start_rx_o_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:314.19-322.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_xfer_trig.v:100.1-124.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_xfer_trig0.state(1) I3=sd_data_xfer_trig0.state(0) O=sd_data_xfer_trig0.start_rx_o_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt ff CQZ=sd_data_master0.start_tx_i D=sd_data_xfer_trig0.start_tx_o_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_xfer_trig0.start_rx_o_ff_CQZ_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:314.19-322.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_xfer_trig.v:100.1-124.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_data_xfer_trig0.state(1) D=sd_data_xfer_trig0.next_state(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:314.19-322.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_xfer_trig.v:90.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_data_xfer_trig0.state(0) D=sd_data_xfer_trig0.next_state(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:314.19-322.9|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_data_xfer_trig.v:90.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.wbm_ack_i I3=sd_fifo_filler0.wbm_cyc_o O=sd_fifo_filler0.fifo_rd +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_fifo_filler0.fifo_rd_ack D=sd_fifo_filler0.fifo_rd_ack_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_cmd_master0.rst +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:86.8-86.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.fifo_rd I3=sd_fifo_filler0.fifo_rd_reg O=sd_fifo_filler0.fifo_rd_ack_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=sd_fifo_filler0.fifo_rd_reg D=sd_fifo_filler0.fifo_rd QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.empty D=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:279.1-280.68|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111101000000 +.subckt LUT4 I0=m_wb_we_o_LUT4_I3_O_LUT4_I3_I0_LUT4_O_I3 I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(2) I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(3) O=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_D_LUT4_O_I3 I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(4) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(4) O=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(0) I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(1) I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(2) O=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(4) I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(4) I2=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(2) I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(2) I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(3) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(3) O=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(0) I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(0) I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(1) O=sd_fifo_filler0.generic_fifo_dc_gray0.empty_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt ff CQZ=sd_data_master0.rx_fifo_full_i D=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:282.1-284.94|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111100010000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3 I1=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100101111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_s(3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_x(4) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) O=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(0) I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_s(0) O=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011010011111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_s(1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 O=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_D_LUT4_O_I3 I1=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin(4) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_x(4) I3=sd_data_serial_host0.we O=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(1) I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(0) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_s(0) O=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110011101111110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_s(3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_s(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_x(4) O=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_x(4) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin(4) O=sd_fifo_filler0.generic_fifo_dc_gray0.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst_r QRT=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst_ff_CQZ_QRT QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:165.1-168.30|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst_r D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst_ff_CQZ_QRT QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:170.1-172.25|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(4) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=m_wb_we_o_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:243.1-248.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(3) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_1_D QCK=argument_reg_cross.clk_a QEN=m_wb_we_o_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:243.1-248.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_D_LUT4_O_I3 I3=m_wb_we_o_LUT4_I3_O_LUT4_I3_I0 O=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(2) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_2_D QCK=argument_reg_cross.clk_a QEN=m_wb_we_o_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:243.1-248.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(2) I3=m_wb_we_o_LUT4_I3_O_LUT4_I3_I0_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(1) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_3_D QCK=argument_reg_cross.clk_a QEN=m_wb_we_o_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:243.1-248.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(0) O=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(0) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_4_D QCK=argument_reg_cross.clk_a QEN=m_wb_we_o_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:243.1-248.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(0) O=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(4) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(2) I3=m_wb_we_o_LUT4_I3_O_LUT4_I3_I0_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=m_wb_dat_o_LUT4_O_7_I3 D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_1_CQZ D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_2_CQZ D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_D_3_CQZ D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(4) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=m_wb_we_o_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:250.1-255.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(3) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_ff_CQZ_1_D QCK=argument_reg_cross.clk_a QEN=m_wb_we_o_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:250.1-255.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(4) I3=m_wb_we_o_LUT4_I3_O_LUT4_I3_I0 O=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(2) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_ff_CQZ_2_D QCK=argument_reg_cross.clk_a QEN=m_wb_we_o_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:250.1-255.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=m_wb_we_o_LUT4_I3_O_LUT4_I3_I0_LUT4_O_I3 I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(2) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(3) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst O=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(1) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_ff_CQZ_3_D QCK=argument_reg_cross.clk_a QEN=m_wb_we_o_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:250.1-255.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(0) I1=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(1) I2=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst O=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(0) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_ff_CQZ_4_D QCK=argument_reg_cross.clk_a QEN=m_wb_we_o_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:250.1-255.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst I3=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin(1) O=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_x(4) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:269.1-269.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_s(3) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:269.1-269.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_s(2) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:269.1-269.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_s(1) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:269.1-269.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.rp_s(0) D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:269.1-269.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_5_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_4_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](31) D=data_in_rx_fifo(31) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](30) D=data_in_rx_fifo(30) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](21) D=data_in_rx_fifo(21) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](20) D=data_in_rx_fifo(20) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](19) D=data_in_rx_fifo(19) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](18) D=data_in_rx_fifo(18) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](17) D=data_in_rx_fifo(17) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](16) D=data_in_rx_fifo(16) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](15) D=data_in_rx_fifo(15) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](14) D=data_in_rx_fifo(14) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](13) D=data_in_rx_fifo(13) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](12) D=data_in_rx_fifo(12) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](29) D=data_in_rx_fifo(29) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](11) D=data_in_rx_fifo(11) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](10) D=data_in_rx_fifo(10) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](9) D=data_in_rx_fifo(9) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](8) D=data_in_rx_fifo(8) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](7) D=data_in_rx_fifo(7) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](6) D=data_in_rx_fifo(6) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](5) D=data_in_rx_fifo(5) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](4) D=data_in_rx_fifo(4) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](3) D=data_in_rx_fifo(3) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](2) D=data_in_rx_fifo(2) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](28) D=data_in_rx_fifo(28) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](1) D=data_in_rx_fifo(1) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](0) D=data_in_rx_fifo(0) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](27) D=data_in_rx_fifo(27) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](26) D=data_in_rx_fifo(26) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](25) D=data_in_rx_fifo(25) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](24) D=data_in_rx_fifo(24) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](23) D=data_in_rx_fifo(23) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9](22) D=data_in_rx_fifo(22) QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.we_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin(4) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:226.1-231.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:226.1-231.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_1_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:226.1-231.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3 I1=sd_data_serial_host0.we I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I1=sd_data_serial_host0.we I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3 I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3 I3=sd_data_serial_host0.we O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I1=sd_data_serial_host0.we I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(0) O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(1) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:226.1-231.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(0) O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(0) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:226.1-231.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(0) O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin(4) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_1_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray(4) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:233.1-238.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray(3) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:233.1-238.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_1_D_LUT4_O_I3 I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin(4) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray(2) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:233.1-238.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_2_D_LUT4_O_I3 I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray(1) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:233.1-238.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3 I1=sd_data_serial_host0.we I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I1=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3 I3=sd_data_serial_host0.we O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I1=sd_data_serial_host0.we I2=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3 I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(3) I1=sd_data_serial_host0.we I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(0) O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray(0) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:233.1-238.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst I3=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr(1) O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(4) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray(4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:266.1-266.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(3) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray(3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:266.1-266.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(2) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray(2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:266.1-266.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(1) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray(1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:266.1-266.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wp_s(0) D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:266.1-266.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst I3=sd_data_serial_host0.we O=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst_r QRT=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst_ff_CQZ_QRT QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:174.1-177.30|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst_r D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst_ff_CQZ_QRT QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:179.1-181.25|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:96.7-109.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_data_master0.tx_fifo_empty_i D=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:279.1-280.68|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(1) I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(1) I2=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(0) I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(0) I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(3) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(3) O=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(2) I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(2) I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(4) O=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000001001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_1_D_LUT4_O_I3 I1=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(3) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(4) I3=sd_data_serial_host0.rd_LUT4_I1_O_LUT4_I3_O O=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_D_LUT4_O_I3 I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(4) O=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010001000001 +.subckt LUT4 I0=sd_data_master0.tx_fifo_full_i I1=sd_data_master0.tx_cycle_ff_CQZ_D I2=sd_data_master0.next_state_LUT4_O_1_I3 I3=sd_data_serial_host0.next_state_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_1_O O=sd_data_master0.next_state_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=sd_data_master0.state(2) I1=sd_data_master0.tx_fifo_full_i I2=sd_data_master0.state(0) I3=sd_data_master0.state(1) O=sd_data_master0.d_write_o_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_data_master0.start_tx_fifo_o I3=sd_data_master0.tx_fifo_full_i O=m_wb_stb_o_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_data_master0.tx_fifo_full_i D=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:282.1-284.94|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I1 I2=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I2 I3=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111101000100 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I1=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 I2=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I3=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001111111110011 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 I2=m_wb_stb_o_LUT4_I3_O I3=sd_data_master0.start_tx_fifo_o O=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x(4) I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin(4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(0) O=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011010011111 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(0) O=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110011101111110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x(4) I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(1) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(3) O=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 I1=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin(4) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x(4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001010000000000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x(4) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(3) O=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(3) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x(4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(3) O=sd_fifo_filler0.generic_fifo_dc_gray1.full_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst_r QRT=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst_ff_CQZ_QRT QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:165.1-168.30|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(4) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:243.1-248.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(3) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:243.1-248.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_D_LUT4_O_I3 I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_1_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(2) I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(0) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(3) O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(2) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:243.1-248.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(0) I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(1) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(1) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:243.1-248.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(0) O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(0) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:243.1-248.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(0) O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(0) I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(1) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(3) O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_data_serial_host0.last_din_ff_CQZ_D_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_1_CQZ D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_2_CQZ D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_D_3_CQZ D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(4) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:250.1-255.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(3) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_1_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:250.1-255.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_ff_CQZ_1_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(2) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_2_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:250.1-255.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(3) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_2_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(3) I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_2_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.empty_ff_CQZ_D_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(2) I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(0) O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(1) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_3_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:250.1-255.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_3_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(0) O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(0) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_4_D QCK=argument_reg_cross.clk_b QEN=sd_data_serial_host0.rd_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:250.1-255.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.rd_rst I3=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin(1) O=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x(4) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(4) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:269.1-269.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(3) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(3) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:269.1-269.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(2) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(2) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:269.1-269.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(1) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(1) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:269.1-269.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.rp_s(0) D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray(0) QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:269.1-269.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_2_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I2_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_O_LUT4_I3_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](31) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(31) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](30) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(30) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](21) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(21) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](20) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(20) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](19) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(19) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](18) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(18) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](17) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(17) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](16) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(16) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](15) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(15) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](14) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(14) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](13) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(13) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](12) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(12) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](29) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(29) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](11) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(11) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](10) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(10) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](9) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(9) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](8) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(8) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](7) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(7) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](6) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(6) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](5) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(5) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](4) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(4) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](3) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(3) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](2) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(2) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](28) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(28) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](1) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(1) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](0) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(0) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](27) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(27) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](26) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(26) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](25) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(25) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](24) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(24) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](23) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(23) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9](22) D=sd_fifo_filler0.generic_fifo_dc_gray1.din(22) QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I1_1_O_LUT4_I1_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin(4) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:226.1-231.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(3) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_1_D QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:226.1-231.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_D_LUT4_O_I3 I3=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_1_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(3) I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_1_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:226.1-231.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_3_D QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:226.1-231.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_4_D QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:226.1-231.32|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin(4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(3) I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray(4) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:233.1-238.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray(3) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_ff_CQZ_1_D QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:233.1-238.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst I2=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin(4) I3=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_1_D_LUT4_O_I3 O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray(2) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_ff_CQZ_2_D QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:233.1-238.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_ff_CQZ_2_D_LUT4_O_I3 I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(3) I3=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray(1) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_ff_CQZ_3_D QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:233.1-238.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(0) I1=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) I2=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(2) I3=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray(0) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_ff_CQZ_4_D QCK=argument_reg_cross.clk_a QEN=sd_data_master0.start_tx_fifo_o_LUT4_I3_1_O QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:233.1-238.34|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst I3=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr(1) O=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(4) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:266.1-266.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(3) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:266.1-266.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(2) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:266.1-266.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(1) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:266.1-266.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wp_s(0) D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=sd_data_serial_host0.busy QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:266.1-266.42|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst D=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst_r QRT=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst_ff_CQZ_QRT QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/generic_fifo_dc_gray.v:174.1-177.30|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:114.7-127.6|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_cmd_master0.rst I3=sd_fifo_filler0.offset_ff_CQZ_31_QEN O=sd_fifo_filler0.generic_fifo_dc_gray1.wr_rst_ff_CQZ_QRT +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=sd_fifo_filler0.offset(31) D=sd_fifo_filler0.offset_ff_CQZ_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_fifo_filler0.offset(30) D=sd_fifo_filler0.offset_ff_CQZ_1_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_fifo_filler0.offset(21) D=sd_fifo_filler0.offset_ff_CQZ_10_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=m_wb_stb_o_LUT4_I3_O I3=sd_fifo_filler0.offset_ff_CQZ_10_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_10_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_12_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(19) I2=sd_fifo_filler0.offset(20) I3=sd_fifo_filler0.offset(21) O=sd_fifo_filler0.offset_ff_CQZ_10_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=sd_fifo_filler0.offset(20) D=sd_fifo_filler0.offset_ff_CQZ_11_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_12_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(19) I2=sd_fifo_filler0.offset(20) I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_11_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(19) D=sd_fifo_filler0.offset_ff_CQZ_12_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(19) I3=sd_fifo_filler0.offset_ff_CQZ_12_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_12_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_15_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(16) I2=sd_fifo_filler0.offset(17) I3=sd_fifo_filler0.offset(18) O=sd_fifo_filler0.offset_ff_CQZ_12_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(18) D=sd_fifo_filler0.offset_ff_CQZ_13_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=m_wb_stb_o_LUT4_I3_O I3=sd_fifo_filler0.offset_ff_CQZ_13_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_13_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_15_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(16) I2=sd_fifo_filler0.offset(17) I3=sd_fifo_filler0.offset(18) O=sd_fifo_filler0.offset_ff_CQZ_13_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=sd_fifo_filler0.offset(17) D=sd_fifo_filler0.offset_ff_CQZ_14_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_15_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(16) I2=sd_fifo_filler0.offset(17) I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_14_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(16) D=sd_fifo_filler0.offset_ff_CQZ_15_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(16) I3=sd_fifo_filler0.offset_ff_CQZ_15_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_15_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_18_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(13) I2=sd_fifo_filler0.offset(14) I3=sd_fifo_filler0.offset(15) O=sd_fifo_filler0.offset_ff_CQZ_15_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(15) D=sd_fifo_filler0.offset_ff_CQZ_16_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=m_wb_stb_o_LUT4_I3_O I3=sd_fifo_filler0.offset_ff_CQZ_16_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_16_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_18_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(13) I2=sd_fifo_filler0.offset(14) I3=sd_fifo_filler0.offset(15) O=sd_fifo_filler0.offset_ff_CQZ_16_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=sd_fifo_filler0.offset(14) D=sd_fifo_filler0.offset_ff_CQZ_17_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_18_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(13) I2=sd_fifo_filler0.offset(14) I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_17_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(13) D=sd_fifo_filler0.offset_ff_CQZ_18_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(13) I3=sd_fifo_filler0.offset_ff_CQZ_18_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_18_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_21_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(10) I2=sd_fifo_filler0.offset(11) I3=sd_fifo_filler0.offset(12) O=sd_fifo_filler0.offset_ff_CQZ_18_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(12) D=sd_fifo_filler0.offset_ff_CQZ_19_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=m_wb_stb_o_LUT4_I3_O I3=sd_fifo_filler0.offset_ff_CQZ_19_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_19_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_21_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(10) I2=sd_fifo_filler0.offset(11) I3=sd_fifo_filler0.offset(12) O=sd_fifo_filler0.offset_ff_CQZ_19_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(30) I3=sd_fifo_filler0.offset_ff_CQZ_D_LUT4_O_I0 O=sd_fifo_filler0.offset_ff_CQZ_1_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_fifo_filler0.offset(29) D=sd_fifo_filler0.offset_ff_CQZ_2_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_fifo_filler0.offset(11) D=sd_fifo_filler0.offset_ff_CQZ_20_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_21_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(10) I2=sd_fifo_filler0.offset(11) I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_20_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(10) D=sd_fifo_filler0.offset_ff_CQZ_21_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(10) I3=sd_fifo_filler0.offset_ff_CQZ_21_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_21_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_fifo_filler0.offset(9) D=sd_fifo_filler0.offset_ff_CQZ_22_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=m_wb_stb_o_LUT4_I3_O I3=sd_fifo_filler0.offset_ff_CQZ_22_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_22_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_25_D_LUT4_O_I3_LUT4_I3_O I1=sd_fifo_filler0.offset(7) I2=sd_fifo_filler0.offset(8) I3=sd_fifo_filler0.offset(9) O=sd_fifo_filler0.offset_ff_CQZ_22_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=sd_fifo_filler0.offset(8) D=sd_fifo_filler0.offset_ff_CQZ_23_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_25_D_LUT4_O_I3_LUT4_I3_O I1=sd_fifo_filler0.offset(7) I2=sd_fifo_filler0.offset(8) I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_23_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(7) D=sd_fifo_filler0.offset_ff_CQZ_24_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(7) I3=sd_fifo_filler0.offset_ff_CQZ_25_D_LUT4_O_I3_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_24_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_fifo_filler0.offset(6) D=sd_fifo_filler0.offset_ff_CQZ_25_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(6) I3=sd_fifo_filler0.offset_ff_CQZ_25_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_25_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.offset(6) I3=sd_fifo_filler0.offset_ff_CQZ_25_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_25_D_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_25_D_LUT4_O_I3_LUT4_I3_O I1=sd_fifo_filler0.offset(7) I2=sd_fifo_filler0.offset(8) I3=sd_fifo_filler0.offset(9) O=sd_fifo_filler0.offset_ff_CQZ_21_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.offset(5) I2=sd_fifo_filler0.offset(4) I3=sd_fifo_filler0.offset_ff_CQZ_27_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_25_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=sd_fifo_filler0.offset(5) D=sd_fifo_filler0.offset_ff_CQZ_26_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_27_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(4) I2=sd_fifo_filler0.offset(5) I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_26_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(4) D=sd_fifo_filler0.offset_ff_CQZ_27_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(4) I3=sd_fifo_filler0.offset_ff_CQZ_27_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_27_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.offset(3) I3=sd_fifo_filler0.offset(2) O=sd_fifo_filler0.offset_ff_CQZ_27_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=sd_fifo_filler0.offset(3) D=sd_fifo_filler0.offset_ff_CQZ_28_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(3) I3=sd_fifo_filler0.offset(2) O=sd_fifo_filler0.offset_ff_CQZ_28_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt ff CQZ=sd_fifo_filler0.offset(2) D=sd_fifo_filler0.offset_ff_CQZ_29_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=m_wb_stb_o_LUT4_I3_O I3=sd_fifo_filler0.offset(2) O=sd_fifo_filler0.offset_ff_CQZ_29_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_3_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(28) I2=sd_fifo_filler0.offset(29) I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_2_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(28) D=sd_fifo_filler0.offset_ff_CQZ_3_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_fifo_filler0.offset(1) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt ff CQZ=sd_fifo_filler0.offset(0) D=sd_data_serial_host0.busy QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_fifo_filler0.offset_ff_CQZ_31_QEN I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(28) I3=sd_fifo_filler0.offset_ff_CQZ_3_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_3_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_6_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(25) I2=sd_fifo_filler0.offset(26) I3=sd_fifo_filler0.offset(27) O=sd_fifo_filler0.offset_ff_CQZ_3_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(27) D=sd_fifo_filler0.offset_ff_CQZ_4_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=m_wb_stb_o_LUT4_I3_O I3=sd_fifo_filler0.offset_ff_CQZ_4_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_4_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_6_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(25) I2=sd_fifo_filler0.offset(26) I3=sd_fifo_filler0.offset(27) O=sd_fifo_filler0.offset_ff_CQZ_4_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=sd_fifo_filler0.offset(26) D=sd_fifo_filler0.offset_ff_CQZ_5_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_6_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(25) I2=sd_fifo_filler0.offset(26) I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_5_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(25) D=sd_fifo_filler0.offset_ff_CQZ_6_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(25) I3=sd_fifo_filler0.offset_ff_CQZ_6_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_6_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_9_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(22) I2=sd_fifo_filler0.offset(23) I3=sd_fifo_filler0.offset(24) O=sd_fifo_filler0.offset_ff_CQZ_6_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(24) D=sd_fifo_filler0.offset_ff_CQZ_7_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=m_wb_stb_o_LUT4_I3_O I3=sd_fifo_filler0.offset_ff_CQZ_7_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_7_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_9_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(22) I2=sd_fifo_filler0.offset(23) I3=sd_fifo_filler0.offset(24) O=sd_fifo_filler0.offset_ff_CQZ_7_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000001111111 +.subckt ff CQZ=sd_fifo_filler0.offset(23) D=sd_fifo_filler0.offset_ff_CQZ_8_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_9_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(22) I2=sd_fifo_filler0.offset(23) I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_8_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt ff CQZ=sd_fifo_filler0.offset(22) D=sd_fifo_filler0.offset_ff_CQZ_9_D QCK=argument_reg_cross.clk_a QEN=sd_fifo_filler0.offset_ff_CQZ_31_QEN_LUT4_I2_O QRT=sd_cmd_master0.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:290.16-312.10|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sd_fifo_filler.v:131.1-144.8|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:148.8-148.81" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=m_wb_stb_o_LUT4_I3_O I2=sd_fifo_filler0.offset(22) I3=sd_fifo_filler0.offset_ff_CQZ_9_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_9_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_12_D_LUT4_O_I3 I1=sd_fifo_filler0.offset(19) I2=sd_fifo_filler0.offset(20) I3=sd_fifo_filler0.offset(21) O=sd_fifo_filler0.offset_ff_CQZ_9_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=sd_fifo_filler0.offset_ff_CQZ_D_LUT4_O_I0 I1=sd_fifo_filler0.offset(30) I2=sd_fifo_filler0.offset(31) I3=m_wb_stb_o_LUT4_I3_O O=sd_fifo_filler0.offset_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_fifo_filler0.offset(29) I2=sd_fifo_filler0.offset(28) I3=sd_fifo_filler0.offset_ff_CQZ_3_D_LUT4_O_I3 O=sd_fifo_filler0.offset_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt ff CQZ=software_reset_reg_cross.sync_clk_b[0] D=sd_controller_wb0.software_reset_reg QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:391.23-391.131|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=software_reset_reg_cross.out D=software_reset_reg_cross.sync_clk_b[0] QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:391.23-391.131|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](15) D=sd_controller_wb0.timeout_reg(15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](14) D=sd_controller_wb0.timeout_reg(14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](5) D=sd_controller_wb0.timeout_reg(5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](4) D=sd_controller_wb0.timeout_reg(4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](3) D=sd_controller_wb0.timeout_reg(3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](2) D=sd_controller_wb0.timeout_reg(2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](1) D=sd_controller_wb0.timeout_reg(1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](0) D=sd_controller_wb0.timeout_reg(0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](13) D=sd_controller_wb0.timeout_reg(13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](12) D=sd_controller_wb0.timeout_reg(12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](11) D=sd_controller_wb0.timeout_reg(11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](10) D=sd_controller_wb0.timeout_reg(10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](9) D=sd_controller_wb0.timeout_reg(9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](8) D=sd_controller_wb0.timeout_reg(8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](7) D=sd_controller_wb0.timeout_reg(7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=timeout_reg_cross.sync_clk_b[0](6) D=sd_controller_wb0.timeout_reg(6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(15) D=timeout_reg_cross.sync_clk_b[0](15) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(14) D=timeout_reg_cross.sync_clk_b[0](14) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(5) D=timeout_reg_cross.sync_clk_b[0](5) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(4) D=timeout_reg_cross.sync_clk_b[0](4) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(3) D=timeout_reg_cross.sync_clk_b[0](3) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(2) D=timeout_reg_cross.sync_clk_b[0](2) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(1) D=timeout_reg_cross.sync_clk_b[0](1) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(0) D=timeout_reg_cross.sync_clk_b[0](0) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(13) D=timeout_reg_cross.sync_clk_b[0](13) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(12) D=timeout_reg_cross.sync_clk_b[0](12) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(11) D=timeout_reg_cross.sync_clk_b[0](11) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(10) D=timeout_reg_cross.sync_clk_b[0](10) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(9) D=timeout_reg_cross.sync_clk_b[0](9) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(8) D=timeout_reg_cross.sync_clk_b[0](8) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(7) D=timeout_reg_cross.sync_clk_b[0](7) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt ff CQZ=sd_cmd_master0.timeout_i(6) D=timeout_reg_cross.sync_clk_b[0](6) QCK=argument_reg_cross.clk_b QEN=sd_fifo_filler0.generic_fifo_dc_gray0.u0.oe QRT=argument_reg_cross.rst QST=sd_data_serial_host0.busy +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/sdc_controller.v:392.29-392.116|/home/tpagarani/git/yosys-testing/Designs/sdc_controller/rtl/bistable_domain_cross.v:62.1-71.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:78.8-78.84" +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_cyc_i I2=sd_controller_wb0.wb_stb_i I3=sd_controller_wb0.wb_ack_o O=sd_controller_wb0.wb_ack_o_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_cyc_i I2=sd_controller_wb0.wb_stb_i I3=wb_cyc_i_LUT4_I1_1_I3 O=wb_cyc_i_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I1 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3 O=wb_cyc_i_LUT4_I1_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(3) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3 O=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_adr_i(1) I3=sd_controller_wb0.wb_adr_i(0) O=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=sd_controller_wb0.wb_adr_i(2) I1=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3 I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 I3=wb_we_i_LUT4_I2_O O=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(2) I2=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3 O=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_adr_i(1) I2=sd_controller_wb0.wb_adr_i(0) I3=sd_controller_wb0.wb_adr_i(3) O=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I3_I2 I2=sd_controller_wb0.wb_adr_i(4) I3=sd_controller_wb0.wb_adr_i(5) O=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_controller_wb0.wb_ack_o I2=sd_controller_wb0.wb_stb_i I3=sd_controller_wb0.wb_cyc_i O=wb_we_i_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=sd_controller_wb0.wb_we_i I3=wb_we_i_LUT4_I2_I3 O=wb_we_i_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=wb_we_i_LUT4_I2_O I3=wb_cyc_i_LUT4_I1_1_I3_LUT4_O_I3_LUT4_I3_O O=sd_controller_wb0.command_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=wb_we_i_LUT4_I2_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I1_O O=sd_controller_wb0.timeout_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=wb_we_i_LUT4_I2_O I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_I3_O O=sd_controller_wb0.block_size_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=wb_we_i_LUT4_I2_O I3=sd_controller_wb0.wb_dat_o_ff_CQZ_31_D_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.controll_setting_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=wb_we_i_LUT4_I2_O I3=sd_controller_wb0.software_reset_reg_ff_CQZ_QEN_LUT4_O_I2_LUT4_I2_O O=sd_controller_wb0.block_count_reg_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=sd_data_serial_host0.busy I1=sd_data_serial_host0.busy I2=wb_we_i_LUT4_I2_O I3=sd_controller_wb0.data_int_enable_reg_ff_CQZ_QEN_LUT4_O_I1_LUT4_O_I2_LUT4_I1_O_LUT4_I3_O O=wb_we_i_LUT4_I2_O_LUT4_I2_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.end diff --git a/BENCHMARK/sha256/rtl/sha1.v b/BENCHMARK/sha256/rtl/sha1.v new file mode 100644 index 00000000..972053c7 --- /dev/null +++ b/BENCHMARK/sha256/rtl/sha1.v @@ -0,0 +1,594 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// SHA-160 //// +//// Secure Hash Algorithm (SHA-160) //// +//// //// +//// Author: marsgod //// +//// marsgod@opencores.org //// +//// //// +//// //// +//// Downloaded from: http://www.opencores.org/cores/sha_core/ //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2002-2004 marsgod //// +//// marsgod@opencores.org //// +//// //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +`define SHA1_H0 32'h67452301 +`define SHA1_H1 32'hefcdab89 +`define SHA1_H2 32'h98badcfe +`define SHA1_H3 32'h10325476 +`define SHA1_H4 32'hc3d2e1f0 + +`define SHA1_K0 32'h5a827999 +`define SHA1_K1 32'h6ed9eba1 +`define SHA1_K2 32'h8f1bbcdc +`define SHA1_K3 32'hca62c1d6 + +module sha1 (clk_i, rst_i, text_i, text_o, cmd_i, cmd_w_i, cmd_o); + + input clk_i; // global clock input + input rst_i; // global reset input , active high + + input [31:0] text_i; // text input 32bit + output [31:0] text_o; // text output 32bit + + input [2:0] cmd_i; // command input + input cmd_w_i;// command input write enable + output [3:0] cmd_o; // command output(status) + + /* + cmd + Busy Round W R + + bit3 bit2 bit1 bit0 + Busy Round W R + + Busy: + 0 idle + 1 busy + + Round: + 0 first round + 1 internal round + + W: + 0 No-op + 1 write data + + R: + 0 No-op + 1 read data + + */ + + + reg [3:0] cmd; + wire [3:0] cmd_o; + + reg [31:0] text_o; + + reg [6:0] round; + wire [6:0] round_plus_1; + + reg [2:0] read_counter; + + reg [31:0] H0,H1,H2,H3,H4; + reg [31:0] W0,W1,W2,W3,W4,W5,W6,W7,W8,W9,W10,W11,W12,W13,W14; + reg [31:0] Wt,Kt; + reg [31:0] A,B,C,D,E; + + reg busy; + + assign cmd_o = cmd; + always @ (posedge clk_i) + begin + if (rst_i) + cmd <= 'b0; + else + if (cmd_w_i) + cmd[2:0] <= cmd_i[2:0]; // busy bit can't write + else + begin + cmd[3] <= busy; // update busy bit + if (~busy) + cmd[1:0] <= 2'b00; // hardware auto clean R/W bits + end + end + + // Hash functions + wire [31:0] SHA1_f1_BCD,SHA1_f2_BCD,SHA1_f3_BCD,SHA1_Wt_1; + wire [31:0] SHA1_ft_BCD; + wire [31:0] next_Wt,next_A,next_C; + wire [159:0] SHA1_result; + + assign SHA1_f1_BCD = (B & C) ^ (~B & D); + assign SHA1_f2_BCD = B ^ C ^ D; + assign SHA1_f3_BCD = (B & C) ^ (C & D) ^ (B & D); + + assign SHA1_ft_BCD = (round < 'd21) ? SHA1_f1_BCD : (round < 'd41) ? SHA1_f2_BCD : (round < 'd61) ? SHA1_f3_BCD : SHA1_f2_BCD; + + assign SHA1_Wt_1 = {W13 ^ W8 ^ W2 ^ W0}; + + assign next_Wt = {SHA1_Wt_1[30:0],SHA1_Wt_1[31]}; // NSA fix added + assign next_A = {A[26:0],A[31:27]} + SHA1_ft_BCD + E + Kt + Wt; + assign next_C = {B[1:0],B[31:2]}; + + assign SHA1_result = {A,B,C,D,E}; + + assign round_plus_1 = round + 1; + + //------------------------------------------------------------------ + // SHA round + //------------------------------------------------------------------ + always @(posedge clk_i) + begin + if (rst_i) + begin + round <= 'd0; + busy <= 'b0; + + W0 <= 'b0; + W1 <= 'b0; + W2 <= 'b0; + W3 <= 'b0; + W4 <= 'b0; + W5 <= 'b0; + W6 <= 'b0; + W7 <= 'b0; + W8 <= 'b0; + W9 <= 'b0; + W10 <= 'b0; + W11 <= 'b0; + W12 <= 'b0; + W13 <= 'b0; + W14 <= 'b0; + Wt <= 'b0; + + A <= 'b0; + B <= 'b0; + C <= 'b0; + D <= 'b0; + E <= 'b0; + + H0 <= 'b0; + H1 <= 'b0; + H2 <= 'b0; + H3 <= 'b0; + H4 <= 'b0; + + end + else + begin + case (round) + + 'd0: + begin + if (cmd[1]) + begin + W0 <= text_i; + Wt <= text_i; + busy <= 'b1; + round <= round_plus_1; + + case (cmd[2]) + 1'b0: // sha-1 first message + begin + A <= `SHA1_H0; + B <= `SHA1_H1; + C <= `SHA1_H2; + D <= `SHA1_H3; + E <= `SHA1_H4; + + H0 <= `SHA1_H0; + H1 <= `SHA1_H1; + H2 <= `SHA1_H2; + H3 <= `SHA1_H3; + H4 <= `SHA1_H4; + end + 1'b1: // sha-1 internal message + begin + H0 <= A; + H1 <= B; + H2 <= C; + H3 <= D; + H4 <= E; + end + endcase + end + else + begin // IDLE + round <= 'd0; + end + end + 'd1: + begin + W1 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd2: + begin + W2 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd3: + begin + W3 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd4: + begin + W4 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd5: + begin + W5 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd6: + begin + W6 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd7: + begin + W7 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd8: + begin + W8 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd9: + begin + W9 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd10: + begin + W10 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd11: + begin + W11 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd12: + begin + W12 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd13: + begin + W13 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd14: + begin + W14 <= text_i; + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd15: + begin + Wt <= text_i; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd16, + 'd17, + 'd18, + 'd19, + 'd20, + 'd21, + 'd22, + 'd23, + 'd24, + 'd25, + 'd26, + 'd27, + 'd28, + 'd29, + 'd30, + 'd31, + 'd32, + 'd33, + 'd34, + 'd35, + 'd36, + 'd37, + 'd38, + 'd39, + 'd40, + 'd41, + 'd42, + 'd43, + 'd44, + 'd45, + 'd46, + 'd47, + 'd48, + 'd49, + 'd50, + 'd51, + 'd52, + 'd53, + 'd54, + 'd55, + 'd56, + 'd57, + 'd58, + 'd59, + 'd60, + 'd61, + 'd62, + 'd63, + 'd64, + 'd65, + 'd66, + 'd67, + 'd68, + 'd69, + 'd70, + 'd71, + 'd72, + 'd73, + 'd74, + 'd75, + 'd76, + 'd77, + 'd78, + 'd79: + begin + W0 <= W1; + W1 <= W2; + W2 <= W3; + W3 <= W4; + W4 <= W5; + W5 <= W6; + W6 <= W7; + W7 <= W8; + W8 <= W9; + W9 <= W10; + W10 <= W11; + W11 <= W12; + W12 <= W13; + W13 <= W14; + W14 <= Wt; + Wt <= next_Wt; + + E <= D; + D <= C; + C <= next_C; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd80: + begin + A <= next_A + H0; + B <= A + H1; + C <= next_C + H2; + D <= C + H3; + E <= D + H4; + round <= 'd0; + busy <= 'b0; + end + default: + begin + round <= 'd0; + busy <= 'b0; + end + endcase + end + end + + + //------------------------------------------------------------------ + // Kt generator + //------------------------------------------------------------------ + always @ (posedge clk_i) + begin + if (rst_i) + begin + Kt <= 'b0; + end + else + begin + if (round < 'd20) + Kt <= `SHA1_K0; + else + if (round < 'd40) + Kt <= `SHA1_K1; + else + if (round < 'd60) + Kt <= `SHA1_K2; + else + Kt <= `SHA1_K3; + end + end + + //------------------------------------------------------------------ + // read result + //------------------------------------------------------------------ + always @ (posedge clk_i) + begin + if (rst_i) + begin + text_o <= 'b0; + read_counter <= 'b0; + end + else + begin + if (cmd[0]) + begin + read_counter <= 'd4; // sha-1 160/32=5 + end + else + begin + if (~busy) + begin + case (read_counter) + 'd4: text_o <= SHA1_result[5*32-1:4*32]; + 'd3: text_o <= SHA1_result[4*32-1:3*32]; + 'd2: text_o <= SHA1_result[3*32-1:2*32]; + 'd1: text_o <= SHA1_result[2*32-1:1*32]; + 'd0: text_o <= SHA1_result[1*32-1:0*32]; + default:text_o <= 'b0; + endcase + if (|read_counter) + read_counter <= read_counter - 'd1; + end + else + begin + text_o <= 'b0; + end + end + end + end + +endmodule + \ No newline at end of file diff --git a/BENCHMARK/sha256/rtl/sha256.v b/BENCHMARK/sha256/rtl/sha256.v new file mode 100644 index 00000000..56558b6b --- /dev/null +++ b/BENCHMARK/sha256/rtl/sha256.v @@ -0,0 +1,774 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// SHA-256 //// +//// Secure Hash Algorithm (SHA-256) //// +//// //// +//// Author: marsgod //// +//// marsgod@opencores.org //// +//// //// +//// //// +//// Downloaded from: http://www.opencores.org/cores/sha_core/ //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2000-2002 marsgod //// +//// marsgod@opencores.org //// +//// //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +`define SHA256_H0 32'h6a09e667 +`define SHA256_H1 32'hbb67ae85 +`define SHA256_H2 32'h00000000 +`define SHA256_H3 32'ha54ff53a +`define SHA256_H4 32'h510e527f +`define SHA256_H5 32'h00000000 +`define SHA256_H6 32'h1f83d9ab +`define SHA256_H7 32'h00000000 + +`define K00 32'h00000000 +`define K01 32'h71374491 +`define K02 32'hb5c0fbcf +`define K03 32'he9b5dba5 +`define K04 32'h3956c25b +`define K05 32'h59f111f1 +`define K06 32'h923f82a4 +`define K07 32'hab1c5ed5 +`define K08 32'hd807aa98 +`define K09 32'h12835b01 +`define K10 32'h243185be +`define K11 32'h00000000 +`define K12 32'h72be5d74 +`define K13 32'h80deb1fe +`define K14 32'h9bdc06a7 +`define K15 32'hc19bf174 +`define K16 32'h00000000 +`define K17 32'hefbe4786 +`define K18 32'h0fc19dc6 +`define K19 32'h240ca1cc +`define K20 32'h2de92c6f +`define K21 32'h00000000 +`define K22 32'h5cb0a9dc +`define K23 32'h5cb0a9dc // +`define K24 32'h983e5152 +`define K25 32'ha831c66d +`define K26 32'hb00327c8 +`define K27 32'hbf597fc7 +`define K28 32'hc6e00bf3 +`define K29 32'hd5a79147 +`define K30 32'h06ca6351 +`define K31 32'h14292967 +`define K32 32'h27b70a85 +`define K33 32'h2e1b2138 +`define K34 32'h4d2c6dfc +`define K35 32'h53380d13 +`define K36 32'h650a7354 +`define K37 32'h766a0abb +`define K38 32'h81c2c92e +`define K39 32'h92722c85 +`define K40 32'ha2bfe8a1 +`define K41 32'ha81a664b +`define K42 32'hc24b8b70 +`define K43 32'hc76c51a3 +`define K44 32'hd192e819 +`define K45 32'hd6990624 +`define K46 32'hf40e3585 +`define K47 32'h106aa070 +`define K48 32'h19a4c116 +`define K49 32'h1e376c08 +`define K50 32'h2748774c +`define K51 32'h34b0bcb5 +`define K52 32'h391c0cb3 +`define K53 32'h4ed8aa4a +`define K54 32'h5b9cca4f +`define K55 32'h682e6ff3 +`define K56 32'h748f82ee +`define K57 32'h78a5636f +`define K58 32'h84c87814 +`define K59 32'h8cc70208 +`define K60 32'h90befffa +`define K61 32'ha4506ceb +`define K62 32'hbef9a3f7 +`define K63 32'hc67178f2 + +module sha256 (clk_i, rst_i, text_i, text_o, cmd_i, cmd_w_i, cmd_o); + + input clk_i; // global clock input + input rst_i; // global reset input , active high + + input [9:0] text_i; // text input 32bit + output [9:0] text_o; // text output 32bit + + input [2:0] cmd_i; // command input + input cmd_w_i;// command input write enable + output [3:0] cmd_o; // command output(status) + + /* + cmd + Busy Round W R + + bit3 bit2 bit1 bit0 + Busy Round W R + + Busy: + 0 idle + 1 busy + + Round: + 0 first round + 1 internal round + + W: + 0 No-op + 1 write data + + R: + 0 No-op + 1 read data + + */ + + + reg [3:0] cmd; + wire [3:0] cmd_o; + + reg [9:0] text_o; + + reg [6:0] round; + wire [6:0] round_plus_1; + + reg [2:0] read_counter; + + reg [31:0] H0,H1,H2,H3,H4,H5,H6,H7; + reg [31:0] W0,W1,W2,W3,W4,W5,W6,W7,W8,W9,W10,W11,W12,W13,W14; + reg [31:0] Wt,Kt; + reg [31:0] A,B,C,D,E,F,G,H; + + reg busy; + + assign cmd_o = cmd; + always @ (posedge clk_i) + begin + if (rst_i) + cmd <= 'b0; + else + if (cmd_w_i) + cmd[2:0] <= cmd_i[2:0]; // busy bit can't write + else + begin + cmd[3] <= busy; // update busy bit + if (~busy) + cmd[1:0] <= 2'b00; // hardware auto clean R/W bits + end + end + + wire [31:0] f1_EFG_32,f2_ABC_32,f3_A_32,f4_E_32,f5_W1_32,f6_W14_32,T1_32,T2_32; + wire [31:0] next_Wt,next_E,next_A; + wire [255:0] SHA256_result; + + assign f1_EFG_32 = (E & F); + + assign f2_ABC_32 = (A & B); + + assign f3_A_32 = {A[1:0],A[31:2]} ^ {A[12:0],A[31:13]} ^ {A[21:0],A[31:22]}; + + assign f4_E_32 = {E[5:0],E[31:6]} ^ {E[10:0],E[31:11]} ^ {E[24:0],E[31:25]}; + + assign f5_W1_32 = 0;// {W1[6:0],W1[31:7]} ^ {W1[17:0],W1[31:18]} ^ {3'b000,W1[31:3]}; + + assign f6_W14_32 = 0; //{W14[16:0],W14[31:17]} ^ {10'b00_0000_0000,W14[31:10]}; + + + assign T1_32 = f4_E_32 + f1_EFG_32 + Kt + Wt; + + assign T2_32 = f3_A_32 + f2_ABC_32; + + assign next_Wt = f6_W14_32 + f5_W1_32; + assign next_E = D[31:0] + T1_32; + assign next_A = T1_32 + T2_32; + + + assign SHA256_result = {A,B,C,D,E,F,G,H}; + + assign round_plus_1 = round + 1; + + //------------------------------------------------------------------ + // SHA round + //------------------------------------------------------------------ + always @(posedge clk_i) + begin + if (rst_i) + begin + round <= 'd0; + busy <= 'b0; + + W0 <= 'b0; + W1 <= 'b0; + W2 <= 'b0; + W3 <= 'b0; + W4 <= 'b0; + W5 <= 'b0; + W6 <= 'b0; + W7 <= 'b0; + W8 <= 'b0; + W9 <= 'b0; + W10 <= 'b0; + W11 <= 'b0; + W12 <= 'b0; + W13 <= 'b0; + W14 <= 'b0; + Wt <= 'b0; + + A <= 'b0; + B <= 'b0; + C <= 'b0; + D <= 'b0; + E <= 'b0; + F <= 'b0; + G <= 'b0; + H <= 'b0; + + H0 <= 'b0; + H1 <= 'b0; + H2 <= 'b0; + H3 <= 'b0; + H4 <= 'b0; + H5 <= 'b0; + H6 <= 'b0; + H7 <= 'b0; + end + else + begin + case (round) + + 'd0: + begin + if (cmd[1]) + begin + W0 <= text_i; + Wt <= text_i; + busy <= 'b1; + round <= round_plus_1; + + case (cmd[2]) + 1'b0: // sha-256 first message + begin + A <= `SHA256_H0; + B <= `SHA256_H1; + C <= `SHA256_H2; + D <= `SHA256_H3; + E <= `SHA256_H4; + F <= `SHA256_H5; + G <= `SHA256_H6; + H <= `SHA256_H7; + + H0 <= `SHA256_H0; + H1 <= `SHA256_H1; + H2 <= `SHA256_H2; + H3 <= `SHA256_H3; + H4 <= `SHA256_H4; + H5 <= `SHA256_H5; + H6 <= `SHA256_H6; + H7 <= `SHA256_H7; + end + 1'b1: // sha-256 internal message + begin + H0 <= A; + H1 <= B; + H2 <= C; + H3 <= D; + H4 <= E; + H5 <= F; + H6 <= G; + H7 <= H; + end + endcase + end + else + begin // IDLE + round <= 'd0; + end + end + 'd1: + begin + W1 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd2: + begin + W2 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd3: + begin + W3 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd4: + begin + W4 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd5: + begin + W5 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd6: + begin + W6 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd7: + begin + W7 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd8: + begin + W8 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd9: + begin + W9 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd10: + begin + W10 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd11: + begin + W11 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd12: + begin + W12 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd13: + begin + W13 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd14: + begin + W14 <= text_i; + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd15: + begin + Wt <= text_i; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd16, + 'd17, + 'd18, + 'd19, + 'd20, + 'd21, + 'd22, + 'd23, + 'd24, + 'd25, + 'd26, + 'd27, + 'd28, + 'd29, + 'd30, + 'd31, + 'd32, + 'd33, + 'd34, + 'd35, + 'd36, + 'd37, + 'd38, + 'd39, + 'd40, + 'd41, + 'd42, + 'd43, + 'd44, + 'd45, + 'd46, + 'd47, + 'd48, + 'd49, + 'd50, + 'd51, + 'd52, + 'd53, + 'd54, + 'd55, + 'd56, + 'd57, + 'd58, + 'd59, + 'd60, + 'd61, + 'd62, + 'd63: + begin + W0 <= W1; + W1 <= W2; + W2 <= W3; + W3 <= W4; + W4 <= W5; + W5 <= W6; + W6 <= W7; + W7 <= W8; + W8 <= W9; + W9 <= W10; + W10 <= W11; + W11 <= W12; + W12 <= W13; + W13 <= W14; + W14 <= Wt; + Wt <= next_Wt; + + H <= G; + G <= F; + F <= E; + E <= next_E; + D <= C; + C <= B; + B <= A; + A <= next_A; + + round <= round_plus_1; + end + 'd64: + begin + A <= next_A + H0; + B <= A + H1; + C <= B + H2; + D <= C + H3; + E <= next_E + H4; + F <= E + H5; + G <= F + H6; + H <= G + H7; + round <= 'd0; + busy <= 'b0; + end + default: + begin + round <= 'd0; + busy <= 'b0; + end + endcase + end + end + + + //------------------------------------------------------------------ + // Kt generator + //------------------------------------------------------------------ + always @ (posedge clk_i) + begin + if (rst_i) + begin + Kt <= 'b0; + end + else + begin + case (round) + 'd00: Kt <= `K00; + 'd01: Kt <= `K01; + 'd02: Kt <= `K02; + 'd03: Kt <= `K03; + 'd04: Kt <= `K04; + 'd05: Kt <= `K05; + 'd06: Kt <= `K06; + 'd07: Kt <= `K07; + 'd08: Kt <= `K08; + 'd09: Kt <= `K09; + 'd10: Kt <= `K10; + 'd11: Kt <= `K11; + 'd12: Kt <= `K12; + 'd13: Kt <= `K13; + 'd14: Kt <= `K14; + 'd15: Kt <= `K15; + 'd16: Kt <= `K16; + 'd17: Kt <= `K17; + 'd18: Kt <= `K18; + 'd19: Kt <= `K19; + 'd20: Kt <= `K20; + 'd21: Kt <= `K21; + 'd22: Kt <= `K22; + 'd23: Kt <= `K23; + 'd24: Kt <= `K24; + 'd25: Kt <= `K25; + 'd26: Kt <= `K26; + 'd27: Kt <= `K27; + 'd28: Kt <= `K28; + 'd29: Kt <= `K29; + 'd30: Kt <= `K30; + 'd31: Kt <= `K31; + 'd32: Kt <= `K32; + 'd33: Kt <= `K33; + 'd34: Kt <= `K34; + 'd35: Kt <= `K35; + 'd36: Kt <= `K36; + 'd37: Kt <= `K37; + 'd38: Kt <= `K38; + 'd39: Kt <= `K39; + 'd40: Kt <= `K40; + 'd41: Kt <= `K41; + 'd42: Kt <= `K42; + 'd43: Kt <= `K43; + 'd44: Kt <= `K44; + 'd45: Kt <= `K45; + 'd46: Kt <= `K46; + 'd47: Kt <= `K47; + 'd48: Kt <= `K48; + 'd49: Kt <= `K49; + 'd50: Kt <= `K50; + 'd51: Kt <= `K51; + 'd52: Kt <= `K52; + 'd53: Kt <= `K53; + 'd54: Kt <= `K54; + 'd55: Kt <= `K55; + 'd56: Kt <= `K56; + 'd57: Kt <= `K57; + 'd58: Kt <= `K58; + 'd59: Kt <= `K59; + 'd60: Kt <= `K60; + 'd61: Kt <= `K61; + 'd62: Kt <= `K62; + 'd63: Kt <= `K63; + default:Kt <= 'd0; + endcase + end + end + + //------------------------------------------------------------------ + // read result + //------------------------------------------------------------------ + always @ (posedge clk_i) + begin + if (rst_i) + begin + text_o <= 'b0; + read_counter <= 'b0; + end + else + begin + if (cmd[0]) + begin + read_counter <= 'd7; // sha-256 256/32=8 + end + else + begin + if (~busy) + begin + case (read_counter) + 'd7: text_o <= SHA256_result[8*32-1:7*32]; + 'd6: text_o <= SHA256_result[7*32-1:6*32]; + 'd5: text_o <= SHA256_result[6*32-1:5*32]; + 'd4: text_o <= SHA256_result[5*32-1:4*32]; + 'd3: text_o <= SHA256_result[4*32-1:3*32]; + 'd2: text_o <= SHA256_result[3*32-1:2*32]; + 'd1: text_o <= SHA256_result[2*32-1:1*32]; + 'd0: text_o <= SHA256_result[1*32-1:0*32]; + default:text_o <= 'b0; + endcase + if (|read_counter) + read_counter <= read_counter - 'd1; + end + else + begin + text_o <= 'b0; + end + end + end + end + +endmodule + diff --git a/BENCHMARK/sha256/sha256_yosys.blif b/BENCHMARK/sha256/sha256_yosys.blif new file mode 100644 index 00000000..2202a501 --- /dev/null +++ b/BENCHMARK/sha256/sha256_yosys.blif @@ -0,0 +1,12211 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model sha256 +.inputs clk_i rst_i text_i(0) text_i(1) text_i(2) text_i(3) text_i(4) text_i(5) text_i(6) text_i(7) text_i(8) text_i(9) cmd_i(0) cmd_i(1) cmd_i(2) cmd_w_i +.outputs text_o(0) text_o(1) text_o(2) text_o(3) text_o(4) text_o(5) text_o(6) text_o(7) text_o(8) text_o(9) cmd_o(0) cmd_o(1) cmd_o(2) cmd_o(3) +.names $false +.names $true +1 +.names $undef +.subckt logic_1 a=$auto$hilomap.cc:39:hilomap_worker$30534 +.subckt logic_0 a=G(10) +.subckt in_buff A=clk_i Q=$iopadmap$clk_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=cmd_i(0) Q=$iopadmap$cmd_i(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=cmd_i(1) Q=$iopadmap$cmd_i(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=cmd_i(2) Q=$iopadmap$cmd_i(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=cmd(0) Q=cmd_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cmd(1) Q=cmd_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cmd(2) Q=cmd_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=cmd(3) Q=cmd_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt in_buff A=cmd_w_i Q=$iopadmap$cmd_w_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=rst_i Q=$iopadmap$rst_i +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=text_i(0) Q=$iopadmap$text_i(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=text_i(1) Q=$iopadmap$text_i(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=text_i(2) Q=$iopadmap$text_i(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=text_i(3) Q=$iopadmap$text_i(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=text_i(4) Q=$iopadmap$text_i(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=text_i(5) Q=$iopadmap$text_i(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=text_i(6) Q=$iopadmap$text_i(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=text_i(7) Q=$iopadmap$text_i(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=text_i(8) Q=$iopadmap$text_i(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=text_i(9) Q=$iopadmap$text_i(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$text_o(0) Q=text_o(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$text_o(1) Q=text_o(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$text_o(2) Q=text_o(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$text_o(3) Q=text_o(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$text_o(4) Q=text_o(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$text_o(5) Q=text_o(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$text_o(6) Q=text_o(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$text_o(7) Q=text_o(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$text_o(8) Q=text_o(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$text_o(9) Q=text_o(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt ff CQZ=A(31) D=A_ff_CQZ_D(31) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(30) D=A_ff_CQZ_D(30) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(21) D=A_ff_CQZ_D(21) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(20) D=A_ff_CQZ_D(20) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(19) D=A_ff_CQZ_D(19) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(18) D=A_ff_CQZ_D(18) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(17) D=A_ff_CQZ_D(17) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(16) D=A_ff_CQZ_D(16) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(15) D=A_ff_CQZ_D(15) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(14) D=A_ff_CQZ_D(14) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(13) D=A_ff_CQZ_D(13) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(12) D=A_ff_CQZ_D(12) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(29) D=A_ff_CQZ_D(29) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(11) D=A_ff_CQZ_D(11) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(10) D=A_ff_CQZ_D(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(9) D=A_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(8) D=A_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(7) D=A_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(6) D=A_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(5) D=A_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(4) D=A_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(3) D=A_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(2) D=A_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(28) D=A_ff_CQZ_D(28) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(1) D=A_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(0) D=A_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(27) D=A_ff_CQZ_D(27) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(26) D=A_ff_CQZ_D(26) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(25) D=A_ff_CQZ_D(25) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(24) D=A_ff_CQZ_D(24) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(23) D=A_ff_CQZ_D(23) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=A(22) D=A_ff_CQZ_D(22) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=$iopadmap$rst_i I1=H0_ff_CQZ_D(14) I2=A_ff_CQZ_D_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110111000000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_1_I1 I2=A_ff_CQZ_D_LUT4_O_1_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_10_I1 I2=A_ff_CQZ_D_LUT4_O_10_I2 I3=A_ff_CQZ_D_LUT4_O_10_I3 O=A_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000011 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(0) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(0) I3=A_ff_CQZ_D_LUT4_O_10_I3 O=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=F(0) I1=E(0) I2=Wt(0) I3=Kt(0) O=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=E(25) I2=E(11) I3=E(6) O=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I3 I2=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I0 I3=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(0) I3=B(0) O=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=A(22) I2=A(13) I3=A(2) O=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_11_I1 I2=A_ff_CQZ_D_LUT4_O_11_I2 I3=A_ff_CQZ_D_LUT4_O_11_I3 O=A_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000011 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=H0(31) I3=A_ff_CQZ_D_LUT4_O_11_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I1=H0(30) I2=A_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(31) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(22) I2=E(8) I3=E(3) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(29) I1=E(29) I2=Wt(29) I3=Kt(29) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(28) I1=Kt(28) I2=F(28) I3=E(28) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(23) I2=E(9) I3=E(4) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(30) I1=E(30) I2=Wt(30) I3=Kt(30) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(29) I1=Kt(29) I2=F(29) I3=E(29) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=E(5) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(24) I2=E(10) I3=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=F(31) I1=E(31) I2=Wt(31) I3=Kt(31) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=Wt(30) I1=Kt(30) I2=F(30) I3=E(30) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I2_LUT4_O_I1 I2=A(1) I3=A(12) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=B(30) I3=A(30) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A(21) I2=A(31) I3=B(31) O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_12_I2 I3=A_ff_CQZ_D_LUT4_O_12_I3 O=A_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(28) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I2=H0(28) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_13_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_13_I2 I3=A_ff_CQZ_D_LUT4_O_13_I3 O=A_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_13_I0 I1=H0(27) I2=A_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(27) I3=A_ff_CQZ_D_LUT4_O_13_I0 O=A_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I1_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=A(27) I3=B(27) O=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_O_LUT4_I0_O I1=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=B(26) I3=A(26) O=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I3 I2=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_O_LUT4_I0_O I3=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=A(26) I3=B(26) O=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(28) I2=A(16) I3=A(7) O=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_1_O I1=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=B(25) I3=A(25) O=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_14_I1_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(27) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(26) I3=A_ff_CQZ_D_LUT4_O_14_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_14_I1 I2=A_ff_CQZ_D_LUT4_O_14_I2 I3=A_ff_CQZ_D_LUT4_O_14_I3 O=A_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100000000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I1 I1=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3 I2=H0(25) I3=A_ff_CQZ_D_LUT4_O_14_I1 O=A_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(26) I3=A_ff_CQZ_D_LUT4_O_14_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_14_I1_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_13_I0_LUT4_O_I2_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_O_LUT4_I0_O O=A_ff_CQZ_D_LUT4_O_14_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=H0(25) I2=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_14_I1_LUT4_O_I3 I2=H_ff_CQZ_D_LUT4_O_I3 I3=H0_ff_CQZ_D(26) O=A_ff_CQZ_D_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101110110000 +.subckt LUT4 I0=$iopadmap$rst_i I1=A_ff_CQZ_D_LUT4_O_15_I1 I2=H0_ff_CQZ_D(25) I3=A_ff_CQZ_D_LUT4_O_I2 O=A_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I1 I2=H0(25) I3=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=B(25) I1=A(25) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_1_O I3=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=G(10) I1=A(27) I2=A(15) I3=A(6) O=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_O_I3 I2=B(24) I3=A(24) O=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_16_I2 I3=A_ff_CQZ_D_LUT4_O_16_I3 O=A_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0 I1=H0(24) I2=A_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0 I3=A_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(24) I3=A_ff_CQZ_D_LUT4_O_16_I0 O=A_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_1_O O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(22) I3=B(22) O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=A(24) I2=A(12) I3=A(3) O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_O I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(30) I2=E(17) I3=E(3) O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(24) I1=E(24) I2=Wt(24) I3=Kt(24) O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(23) I1=Kt(23) I2=F(23) I3=E(23) O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110101011111 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I2_LUT4_O_I1 I2=B(23) I3=A(23) O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I2_LUT4_O_I1 I2=A(23) I3=B(23) O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(25) I2=A(13) I3=A(4) O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=B(24) I1=A(24) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=G(10) I1=A(26) I2=A(14) I3=A(5) O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(24) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_16_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(23) I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_17_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O I2=H0(22) I3=A_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I3=H0(23) O=A_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_17_I2 I3=A_ff_CQZ_D_LUT4_O_17_I3 O=A_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(22) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_17_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O I2=H0(22) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_18_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_18_I2 I3=A_ff_CQZ_D_LUT4_O_18_I3 O=A_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_18_I0 I1=H0(21) I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_I0_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_17_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_I0_O I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(30) I2=E(25) I3=E(12) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(19) I1=E(19) I2=Wt(19) I3=Kt(19) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(18) I1=Kt(18) I2=F(18) I3=E(18) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(31) I2=E(26) I3=E(13) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(20) I1=E(20) I2=Wt(20) I3=Kt(20) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(19) I1=Kt(19) I2=F(19) I3=E(19) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A(23) I2=A(11) I3=A(2) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(21) I3=B(21) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00110101 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A(22) I2=A(10) I3=A(1) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(20) I3=B(20) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I0_O I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=B(19) I3=A(19) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=A(19) I3=B(19) O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(21) I2=A(9) I3=A(0) O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_I0_O O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(21) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_18_I0 I2=H0(21) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_18_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_I0_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_19_I2 I3=A_ff_CQZ_D_LUT4_O_19_I3 O=A_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(19) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_O I2=H0(19) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_19_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_O I2=H0(19) I3=A_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I0_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_I0_O I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=H0(20) O=A_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=H_ff_CQZ_D_LUT4_O_I3 I3=H0_ff_CQZ_D(30) O=A_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101110110000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O I3=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O I1=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=B(29) I3=A(29) O=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A(31) I2=A(19) I3=A(10) O=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=A(30) I3=B(30) O=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(20) I2=A(11) I3=A(0) O=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I2=H0(30) I3=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I2=H0(28) I3=A_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(29) I3=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_2_I1 I2=A_ff_CQZ_D_LUT4_O_2_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_20_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_20_I2 I3=A_ff_CQZ_D_LUT4_O_20_I3 O=A_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_20_I0 I1=H0(18) I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_I0_I2 I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3 I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_I2 I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_O_I3_LUT4_O_I0 I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010111000011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I0_O O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=A(18) I3=B(18) O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(31) I2=A(20) I3=A(8) O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_O_I3_LUT4_O_I0 I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=B(17) I3=A(17) O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A(30) I2=A(19) I3=A(7) O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_I2 I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I0_O O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=B(16) I3=A(16) O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A(29) I2=A(18) I3=A(6) O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(18) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_20_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_20_I0 I2=H0(18) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_I0_I2 I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_20_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_21_I2 I3=A_ff_CQZ_D_LUT4_O_21_I3 O=A_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(16) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I2=H0(16) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I2=H0(16) I3=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I1=H0(15) I2=A_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=$iopadmap$rst_i I1=A_ff_CQZ_D_LUT4_O_22_I1 I2=H0_ff_CQZ_D(13) I3=A_ff_CQZ_D_LUT4_O_I2 O=A_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I1 I2=H0(13) I3=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I1 I1=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I3 I2=H0(13) I3=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=A(13) I3=B(13) O=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_23_I2 I3=A_ff_CQZ_D_LUT4_O_23_I3 O=A_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0 I1=H0(12) I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_I0_I2 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=H0(11) I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=A_ff_CQZ_D_LUT4_O_24_I2_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_23_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(12) I3=B(12) O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=G(10) I1=A(25) I2=A(14) I3=A(2) O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011010001001011 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(22) I2=E(17) I3=E(4) O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(11) I1=E(11) I2=Wt(11) I3=Kt(11) O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(10) I1=Kt(10) I2=F(10) I3=E(10) O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=A(10) I2=B(10) I3=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1 I2=A(11) I3=B(11) O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01001011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(12) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_23_I0 I2=H0(12) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_I0_I2 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_23_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_24_I2 I3=A_ff_CQZ_D_LUT4_O_24_I3 O=A_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_24_I2_LUT4_O_I1 I2=H_ff_CQZ_D_LUT4_O_I3 I3=H0_ff_CQZ_D(11) O=A_ff_CQZ_D_LUT4_O_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101110110000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=A_ff_CQZ_D_LUT4_O_24_I2_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_24_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O O=A_ff_CQZ_D_LUT4_O_24_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_24_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_25_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O I2=H0(10) I3=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I1=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=H0(11) O=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=A(10) I3=B(10) O=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(23) I2=A(12) I3=A(0) O=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O I2=H0(10) I3=A_ff_CQZ_D_LUT4_O_25_I2_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_25_I2 I3=A_ff_CQZ_D_LUT4_O_25_I3 O=A_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_25_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O I2=H0(10) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I1=H0(9) I2=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_25_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(10) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_25_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H0_ff_CQZ_D(7) I2=A_ff_CQZ_D_LUT4_O_26_I2 I3=A_ff_CQZ_D_LUT4_O_26_I3 O=A_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_26_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_26_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I2=H0(7) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H0(6) I2=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_26_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H0_ff_CQZ_D(5) I2=A_ff_CQZ_D_LUT4_O_27_I2 I3=A_ff_CQZ_D_LUT4_O_27_I3 O=A_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_27_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 I2=H0(5) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_27_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H0(4) I2=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_27_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_27_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I1=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=B(4) I3=A(4) O=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=A(5) I3=B(5) O=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(27) I2=A(18) I3=A(7) O=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H0_ff_CQZ_D(4) I2=A_ff_CQZ_D_LUT4_O_28_I2 I3=A_ff_CQZ_D_LUT4_O_28_I3 O=A_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 I2=H0(4) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H0(3) I2=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_29_I2_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_28_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I1 I1=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=B(3) I3=A(3) O=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=A(4) I3=B(4) O=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(26) I2=A(17) I3=A(6) O=A_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H0_ff_CQZ_D(3) I2=A_ff_CQZ_D_LUT4_O_29_I2 I3=A_ff_CQZ_D_LUT4_O_29_I3 O=A_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_29_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2 I2=H0(3) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_29_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H0(2) I2=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_29_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I1 I1=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=B(2) I3=A(2) O=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=A(3) I3=B(3) O=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(25) I2=A(16) I3=A(5) O=A_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1 I2=H_ff_CQZ_D_LUT4_O_I3 I3=H0_ff_CQZ_D(29) O=A_ff_CQZ_D_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101110110000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=B(27) I3=A(27) O=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A(29) I2=A(17) I3=A(8) O=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=B(28) I1=A(28) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I3=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=G(10) I1=A(30) I2=A(18) I3=A(9) O=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O O=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=A(29) I3=B(29) O=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I1=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=B(28) I3=A(28) O=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=H0(28) I1=A_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1_LUT4_O_I2_LUT4_I1_1_O I3=A_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(29) I3=A_ff_CQZ_D_LUT4_O_2_I1_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=H0_ff_CQZ_D(23) I1=A_ff_CQZ_D_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_3_I2 I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100010001000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H0_ff_CQZ_D(2) I2=A_ff_CQZ_D_LUT4_O_30_I2 I3=A_ff_CQZ_D_LUT4_O_30_I3 O=A_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2 I2=H0(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_30_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H0(1) I2=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_30_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_30_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1_LUT4_I2_O I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=A(2) I3=B(2) O=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(24) I2=A(15) I3=A(4) O=A_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$rst_i I1=A_ff_CQZ_D_LUT4_O_31_I1 I2=H0_ff_CQZ_D(1) I3=A_ff_CQZ_D_LUT4_O_I2 O=A_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I1 I2=H0(1) I3=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_31_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I2=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A(23) I2=A(14) I3=A(3) O=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(1) I3=B(1) O=A_ff_CQZ_D_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H0(23) I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=G(10) I1=H0(22) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I2_LUT4_I1_O I3=A_ff_CQZ_D_LUT4_O_17_I3_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(27) I2=E(14) I3=E(0) O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(21) I1=E(21) I2=Wt(21) I3=Kt(21) O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(20) I1=Kt(20) I2=F(20) I3=E(20) O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I0 I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I0 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(29) I2=E(16) I3=E(2) O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(23) I1=E(23) I2=Wt(23) I3=Kt(23) O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(22) I1=Kt(22) I2=F(22) I3=E(22) O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(28) I2=E(15) I3=E(1) O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(22) I1=E(22) I2=Wt(22) I3=Kt(22) O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(21) I1=Kt(21) I2=F(21) I3=E(21) O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_1_O O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0 I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I0_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=H0_ff_CQZ_D(20) I1=A_ff_CQZ_D_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_4_I2 I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100010001000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H0(20) I2=A_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H0(19) I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_I0_O I3=A_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(20) I3=A_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I3=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_I0_O O=A_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_5_I2 I3=A_ff_CQZ_D_LUT4_O_5_I3 O=A_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(17) I3=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=A(17) I3=B(17) O=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_20_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=A(16) I3=B(16) O=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I1_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=B(15) I3=A(15) O=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=H0(16) I1=A_ff_CQZ_D_LUT4_O_21_I3_LUT4_O_I0 I2=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I1 I3=H0(17) O=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0_ff_CQZ_D(17) I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_6_I2 I3=A_ff_CQZ_D_LUT4_O_6_I3 O=A_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I2=H_ff_CQZ_D_LUT4_O_I3 I3=H0_ff_CQZ_D(15) O=A_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101110110000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=B(14) I3=A(14) O=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A(27) I2=A(16) I3=A(4) O=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=B(15) I1=A(15) I2=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I1_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=G(10) I1=A(28) I2=A(17) I3=A(5) O=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=H0(15) I1=A_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011011111111 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$rst_i I1=A_ff_CQZ_D_LUT4_O_7_I1 I2=A_ff_CQZ_D_LUT4_O_7_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I3=H0(9) O=A_ff_CQZ_D_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(8) I3=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_26_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I2=H0(7) I3=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=B(8) I3=A(8) O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(9) I3=B(9) O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=A(31) I2=A(22) I3=A(11) O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I2=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)" +.param INIT 0000000000101011 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I2=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I3 O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010000101011 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111111101110 +.subckt LUT4 I0=$iopadmap$rst_i I1=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2 I2=H0_ff_CQZ_D(9) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=H0_ff_CQZ_D(8) I1=A_ff_CQZ_D_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_8_I2 I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100010001000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I0 I1=H0(8) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110010100011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O I2=A_ff_CQZ_D_LUT4_O_26_I3_LUT4_O_I0 I3=H0(7) O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 I3=H0(8) O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3 I2=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=A(7) I3=B(7) O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(29) I2=A(20) I3=A(9) O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=A(8) I3=B(8) O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=A(30) I2=A(21) I3=A(10) O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O I1=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=B(7) I3=A(7) O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_I2_O I3=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=H0_ff_CQZ_D(6) I1=A_ff_CQZ_D_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_9_I2 I3=H_ff_CQZ_D_LUT4_O_I3 O=A_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100010001000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H0(6) I2=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H0(5) I2=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_27_I2_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I1 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I0 O=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I1=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=B(5) I3=A(5) O=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110111110010 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=A_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110110010 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11000101 +.subckt LUT4 I0=H0(13) I1=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=G(10) I1=H0(14) I2=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H0(14) I3=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=B(14) I1=A(14) I2=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=B(13) I3=A(13) O=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=G(10) I1=A(26) I2=A(15) I3=A(3) O=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_I3_O I1=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_22_I1_LUT4_O_I3_LUT4_O_I3 O=A_ff_CQZ_D_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt ff CQZ=B(31) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(31) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(30) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(30) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(21) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(21) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(20) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(20) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(19) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(19) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(18) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(18) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(17) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(17) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(16) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(16) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(15) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(15) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(14) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(14) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(13) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(13) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(12) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(12) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(29) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(29) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(11) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(11) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(10) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(9) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(9) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(8) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(8) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(7) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(7) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(6) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(6) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(5) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(5) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(4) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(4) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(3) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(3) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(2) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(2) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(28) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(28) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(1) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(1) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(0) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(0) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(27) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(27) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(26) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(26) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(25) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(25) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(24) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(24) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(23) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(23) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=B(22) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(22) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=C(31) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(30) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(21) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(20) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(19) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(18) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(17) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(16) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(15) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(14) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(13) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(12) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(29) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(11) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(10) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(9) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(8) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(7) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(6) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(5) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(4) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(3) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(2) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(28) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(1) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(0) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(27) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(26) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(25) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(24) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(23) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(22) I3=H_LUT4_I2_I3 O=H2_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=C(31) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(31) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(30) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(30) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(21) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(21) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(20) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(20) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(19) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(19) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(18) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(18) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(17) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(17) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(16) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(16) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(15) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(15) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(14) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(14) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(13) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(13) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(12) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(12) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(29) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(29) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(11) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(11) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(10) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(9) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(9) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(8) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(8) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(7) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(7) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(6) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(6) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(5) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(5) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(4) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(4) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(3) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(3) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(2) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(2) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(28) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(28) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(1) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(1) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(0) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(0) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(27) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(27) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(26) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(26) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(25) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(25) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(24) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(24) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(23) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(23) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=C(22) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(22) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=D(30) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(28) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(6) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(2) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(0) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(27) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(25) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(23) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(21) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(20) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(11) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(9) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(7) I3=H_LUT4_I2_I3 O=H3_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=D(31) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(31) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(30) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(30) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(21) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(21) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(20) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(20) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(19) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(19) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(18) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(18) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(17) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(17) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(16) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(16) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(15) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(15) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(14) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(14) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(13) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(13) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(12) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(12) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(29) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(29) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(11) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(11) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(10) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(9) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(9) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(8) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(8) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(7) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(7) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(6) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(6) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(5) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(5) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(4) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(4) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(3) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(3) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(2) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(2) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(28) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(28) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(1) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(1) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(0) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(0) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(27) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(27) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(26) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(26) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(25) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(25) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(24) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(24) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(23) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(23) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=D(22) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(22) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(31) D=E_ff_CQZ_D(31) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(30) D=E_ff_CQZ_D(30) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(21) D=E_ff_CQZ_D(21) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(20) D=E_ff_CQZ_D(20) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(19) D=E_ff_CQZ_D(19) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(18) D=E_ff_CQZ_D(18) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(17) D=E_ff_CQZ_D(17) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(16) D=E_ff_CQZ_D(16) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(15) D=E_ff_CQZ_D(15) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(14) D=E_ff_CQZ_D(14) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(13) D=E_ff_CQZ_D(13) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(12) D=E_ff_CQZ_D(12) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(29) D=E_ff_CQZ_D(29) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(11) D=E_ff_CQZ_D(11) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(10) D=E_ff_CQZ_D(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(9) D=E_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(8) D=E_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(7) D=E_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(6) D=E_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(5) D=E_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(4) D=E_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(3) D=E_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(2) D=E_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(28) D=E_ff_CQZ_D(28) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(1) D=E_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(0) D=E_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(27) D=E_ff_CQZ_D(27) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(26) D=E_ff_CQZ_D(26) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(25) D=E_ff_CQZ_D(25) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(24) D=E_ff_CQZ_D(24) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(23) D=E_ff_CQZ_D(23) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=E(22) D=E_ff_CQZ_D(22) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_1_I1 I2=E_ff_CQZ_D_LUT4_O_1_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_10_I1 I2=E_ff_CQZ_D_LUT4_O_10_I2 I3=E_ff_CQZ_D_LUT4_O_10_I3 O=E_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110100000000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_10_I1 I1=E_ff_CQZ_D_LUT4_O_10_I2 I2=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_I2_I1 I3=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_I0_I3 O=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=G(10) I1=H4(23) I2=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=H4(23) I2=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(23) I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O O=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=D(22) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_1_O I3=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_I2_I1 I2=E_ff_CQZ_D_LUT4_O_10_I2 I3=E_ff_CQZ_D_LUT4_O_10_I1 O=E_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_11_I0 I1=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2 I3=H4(22) O=E_ff_CQZ_D_LUT4_O_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I0_LUT4_O_I3 I2=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I0_LUT4_O_I2 I3=H4(21) O=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I1 I1=H4(20) I2=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I0_LUT4_O_I2 I3=H4(21) O=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100000000 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1 I2=H4_ff_CQZ_D(23) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_11_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_11_I2 I3=E_ff_CQZ_D_LUT4_O_11_I3 O=E_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=G(10) I1=D(22) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_1_O I3=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=G(10) I1=D(21) I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(20) I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I2_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0 I3=D(21) O=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(22) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_11_I0 I2=H4(22) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_10_I2_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_12_I2 I3=E_ff_CQZ_D_LUT4_O_12_I3 O=E_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I0 I2=H_ff_CQZ_D_LUT4_O_I3 I3=H4_ff_CQZ_D(21) O=E_ff_CQZ_D_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101110110000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I1 I2=H4(21) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=D(21) I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=H4(20) I2=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_12_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$rst_i I1=H4_ff_CQZ_D(20) I2=A_ff_CQZ_D_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_13_I3 O=E_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110111000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I1 I2=H4(20) I3=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I0_O I2=D(19) I3=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=G(10) I1=D(20) I2=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_14_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_14_I2 I3=E_ff_CQZ_D_LUT4_O_14_I3 O=E_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_14_I0 I1=H4(19) I2=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_I0_I2 I3=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_I0_I3 O=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=D(19) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I0_O I3=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I0_O I2=D(19) I3=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_O_I3_LUT4_O_I0 I1=D(18) I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O O=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(19) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_14_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_14_I0 I2=H4(19) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_14_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_I0_I3 I3=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_I0_I2 O=E_ff_CQZ_D_LUT4_O_14_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_15_I2 I3=E_ff_CQZ_D_LUT4_O_15_I3 O=E_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(17) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_15_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I2=H4(17) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_15_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I2=H4(17) I3=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_16_I2 I3=E_ff_CQZ_D_LUT4_O_16_I3 O=E_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0 I1=H4(16) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_I0_I2 I3=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_I3_O O=E_ff_CQZ_D_LUT4_O_15_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=D(16) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I2=D(16) I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3 O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2 I3=D(17) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I0 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1 I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_18_I0_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(28) I2=E(23) I3=E(10) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(17) I1=E(17) I2=Wt(17) I3=Kt(17) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(16) I1=Kt(16) I2=F(16) I3=E(16) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010001000101011 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I0_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I1 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I3_I0 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I0_I3 I1=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O_LUT4_I2_I3 O=E_ff_CQZ_D_LUT4_O_13_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(27) I2=E(22) I3=E(9) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(16) I1=E(16) I2=Wt(16) I3=Kt(16) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(15) I1=Kt(15) I2=F(15) I3=E(15) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(24) I2=E(19) I3=E(6) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(13) I1=E(13) I2=Wt(13) I3=Kt(13) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(12) I1=Kt(12) I2=F(12) I3=E(12) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O_LUT4_I1_O I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000000000 +.subckt LUT4 I0=Wt(11) I1=Kt(11) I2=F(11) I3=E(11) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=F(12) I1=E(12) I2=Wt(12) I3=Kt(12) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=G(10) I1=E(23) I2=E(18) I3=E(5) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(25) I2=E(20) I3=E(7) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(14) I1=E(14) I2=Wt(14) I3=Kt(14) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(13) I1=Kt(13) I2=F(13) I3=E(13) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(26) I2=E(21) I3=E(8) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(15) I1=E(15) I2=Wt(15) I3=Kt(15) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(14) I1=Kt(14) I2=F(14) I3=E(14) O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=D(16) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=G(10) I1=D(17) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_I2_O I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I3_O O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I1_LUT4_O_I3 I1=D(15) I2=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(16) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_16_I0 I2=H4(16) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_16_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_I0_I2 I3=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_I3_O O=E_ff_CQZ_D_LUT4_O_16_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_17_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_17_I2 I3=E_ff_CQZ_D_LUT4_O_17_I3 O=E_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4(15) I3=E_ff_CQZ_D_LUT4_O_17_I0 O=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(15) I3=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(14) I3=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I2=D(13) I3=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I2=D(13) I3=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(14) I3=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(15) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_17_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_17_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=H4(14) I3=E_ff_CQZ_D_LUT4_O_17_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I1 I3=H4(15) O=E_ff_CQZ_D_LUT4_O_17_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=H4(14) I3=E_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_17_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_18_I2 I3=E_ff_CQZ_D_LUT4_O_18_I3 O=E_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(14) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_17_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I3_O I2=H4(14) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_18_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 I1=H4(13) I2=E_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_18_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_19_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=E_ff_CQZ_D_LUT4_O_19_I3 O=E_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H4_ff_CQZ_D(12) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000011101110 +.subckt LUT4 I0=G(10) I1=H4(12) I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_19_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4(12) I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I1 I3=H4(12) O=E_ff_CQZ_D_LUT4_O_20_I2_LUT4_O_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(12) I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(11) I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1 I2=B(11) I3=A(11) O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=G(10) I1=A(24) I2=A(13) I3=A(1) O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O I1=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(21) I2=E(16) I3=E(3) O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(10) I1=E(10) I2=Wt(10) I3=Kt(10) O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(9) I1=Kt(9) I2=F(9) I3=E(9) O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=H4(11) I2=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_1_O I3=E_ff_CQZ_D_LUT4_O_20_I2_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I2=H_ff_CQZ_D_LUT4_O_I3 I3=H4_ff_CQZ_D(28) O=E_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011101110110000 +.subckt LUT4 I0=G(10) I1=D(28) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I3=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=D(28) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I3=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=G(10) I1=D(29) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O I3=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O O=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=D(27) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 I2=H4(28) I3=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4(27) I3=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=H4(26) I3=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I3=H4(27) O=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I2_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(26) I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_O_LUT4_I0_O O=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_2_I2 I3=E_ff_CQZ_D_LUT4_O_2_I3 O=E_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_20_I2 I3=E_ff_CQZ_D_LUT4_O_20_I3 O=E_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_20_I2_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_1_O I2=H4(11) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_20_I2_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_1_O I2=H4(11) I3=E_ff_CQZ_D_LUT4_O_20_I2_LUT4_O_I0_LUT4_I0_I3 O=E_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(11) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_21_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_21_I2 I3=E_ff_CQZ_D_LUT4_O_21_I3 O=E_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_21_I0 I1=H4(10) I2=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_I0_I2 I3=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_I0_I3 O=E_ff_CQZ_D_LUT4_O_20_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=D(10) I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I3=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I2=D(10) I3=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3 O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3 I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O I2=D(10) I3=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3 O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=G(10) I1=D(11) I2=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_I3_O O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_O_I0 I1=D(9) I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_O_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_I2_O I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_21_I0 I2=H4(10) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_I0_I3 I3=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_I0_I2 O=E_ff_CQZ_D_LUT4_O_21_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(10) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$rst_i I1=H4_ff_CQZ_D(9) I2=A_ff_CQZ_D_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3 O=E_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110111000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111110 +.subckt LUT4 I0=G(10) I1=H4(9) I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O I2=D(7) I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=D(8) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(8) I3=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2 I3=H4(9) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=D(9) I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_I2_O I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=A_ff_CQZ_D_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(18) I2=E(13) I3=E(0) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(7) I1=E(7) I2=Wt(7) I3=Kt(7) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(6) I1=Kt(6) I2=F(6) I3=E(6) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I0 I1=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I0 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(20) I2=E(15) I3=E(2) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(9) I1=E(9) I2=Wt(9) I3=Kt(9) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(8) I1=Kt(8) I2=F(8) I3=E(8) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(19) I2=E(14) I3=E(1) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(8) I1=E(8) I2=Wt(8) I3=Kt(8) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(7) I1=Kt(7) I2=F(7) I3=E(7) O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H4_ff_CQZ_D(8) I2=E_ff_CQZ_D_LUT4_O_23_I2 I3=E_ff_CQZ_D_LUT4_O_23_I3 O=E_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_23_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I2=H4(8) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_23_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I2=H4(8) I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_21_I0_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O I2=H4(8) I3=E_ff_CQZ_D_LUT4_O_23_I3_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1 I1=H4(7) I2=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I0_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I0_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_23_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H4_ff_CQZ_D(7) I2=E_ff_CQZ_D_LUT4_O_24_I2 I3=E_ff_CQZ_D_LUT4_O_24_I3 O=E_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1 I2=H4(7) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_24_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=D(7) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O I3=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O I2=D(7) I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=D(6) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H4_ff_CQZ_D(6) I2=E_ff_CQZ_D_LUT4_O_25_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3 O=E_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_25_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I2=H4(5) I3=E_ff_CQZ_D_LUT4_O_25_I2_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1 I3=H4(6) O=E_ff_CQZ_D_LUT4_O_25_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I2=H4(5) I3=E_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_25_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_25_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=G(10) I1=D(6) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O O=A_ff_CQZ_D_LUT4_O_9_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I0 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2 O=A_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(6) I3=B(6) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=A(28) I2=A(19) I3=A(8) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=E_ff_CQZ_D_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E(31) I2=E(17) I3=E(12) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(6) I1=E(6) I2=Wt(6) I3=Kt(6) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(5) I1=Kt(5) I2=F(5) I3=E(5) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(30) I2=E(16) I3=E(11) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(5) I1=E(5) I2=Wt(5) I3=Kt(5) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(4) I1=Kt(4) I2=F(4) I3=E(4) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=H4(6) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_24_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I2=D(4) I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=D(5) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I1=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(26) I2=E(12) I3=E(7) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(1) I1=E(1) I2=Wt(1) I3=Kt(1) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(0) I1=Kt(0) I2=F(0) I3=E(0) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(28) I2=E(14) I3=E(9) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(3) I1=E(3) I2=Wt(3) I3=Kt(3) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(2) I1=Kt(2) I2=F(2) I3=E(2) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(27) I2=E(13) I3=E(8) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(2) I1=E(2) I2=Wt(2) I3=Kt(2) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(1) I1=Kt(1) I2=F(1) I3=E(1) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(29) I2=E(15) I3=E(10) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(4) I1=E(4) I2=Wt(4) I3=Kt(4) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(3) I1=Kt(3) I2=F(3) I3=E(3) O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(5) I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H4_ff_CQZ_D(5) I2=E_ff_CQZ_D_LUT4_O_26_I2 I3=E_ff_CQZ_D_LUT4_O_26_I3 O=E_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I2=H4(5) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_26_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H4(4) I2=E_ff_CQZ_D_LUT4_O_27_I2_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_26_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H4_ff_CQZ_D(4) I2=E_ff_CQZ_D_LUT4_O_27_I2 I3=E_ff_CQZ_D_LUT4_O_27_I3 O=E_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 I1=E_ff_CQZ_D_LUT4_O_27_I2_LUT4_O_I1 I2=H4(4) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_27_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H4(3) I2=E_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_27_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_27_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=D(4) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I3=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_I3_O I2=D(4) I3=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=G(10) I1=D(3) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=E_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H4_ff_CQZ_D(3) I2=E_ff_CQZ_D_LUT4_O_28_I2 I3=E_ff_CQZ_D_LUT4_O_28_I3 O=E_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 I2=H4(3) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H4(2) I2=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_29_I2_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_28_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_28_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=D(3) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=E_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=D(2) I2=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_28_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H4_ff_CQZ_D(2) I2=E_ff_CQZ_D_LUT4_O_29_I2 I3=E_ff_CQZ_D_LUT4_O_29_I3 O=E_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_29_I2_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2 I2=H4(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_29_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H4(1) I2=E_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_29_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=D(2) I2=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I3_LUT4_O_I1 I1=D(1) I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_29_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100010001110 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(27) I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I2_LUT4_I1_O I2=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(25) I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_1_O O=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=D(25) I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_1_O O=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I2_LUT4_I1_O I1=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_1_O I2=D(25) I3=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(26) I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_O_LUT4_I0_O O=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=H4(26) I1=E_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I2=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I3=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(27) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_3_I2 I3=E_ff_CQZ_D_LUT4_O_3_I3 O=E_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$iopadmap$rst_i I1=H4_ff_CQZ_D(1) I2=A_ff_CQZ_D_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_30_I3 O=E_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110111000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I1 I2=H4(1) I3=E_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_30_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H4(0) I2=D(0) I3=E_ff_CQZ_D_LUT4_O_31_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_25_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0_LUT4_O_I0_LUT4_O_I1_LUT4_I1_O I3=D(1) O=E_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100110010110 +.subckt LUT4 I0=G(10) I1=D(0) I2=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_30_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_I3 I1=H4_ff_CQZ_D(0) I2=E_ff_CQZ_D_LUT4_O_31_I2 I3=E_ff_CQZ_D_LUT4_O_31_I3 O=E_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_31_I3_LUT4_O_I2 I1=D(0) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=H4(0) O=E_ff_CQZ_D_LUT4_O_31_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=G(10) I1=D(0) I2=E_ff_CQZ_D_LUT4_O_31_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_31_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_31_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I1 I3=A_ff_CQZ_D_LUT4_O_10_I3_LUT4_O_I0 O=E_ff_CQZ_D_LUT4_O_31_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=H4(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_31_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4(18) I3=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_14_I0_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=G(10) I1=D(18) I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I3_LUT4_I0_O O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E(29) I2=E(24) I3=E(11) O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(18) I1=E(18) I2=Wt(18) I3=Kt(18) O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(17) I1=Kt(17) I2=F(17) I3=E(17) O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(17) I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I1_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=H4(17) I1=E_ff_CQZ_D_LUT4_O_15_I3_LUT4_O_I0 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I3=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I3=H4(18) O=E_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(18) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_4_I2 I3=E_ff_CQZ_D_LUT4_O_4_I3 O=E_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=H_ff_CQZ_D_LUT4_O_I3 I3=H4_ff_CQZ_D(13) O=E_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011100000 +.subckt LUT4 I0=G(10) I1=D(13) I2=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I3_LUT4_I0_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_23_I0_LUT4_O_I2_LUT4_O_I3 I1=D(12) I2=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_19_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=H4(13) I1=E_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100111111111 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_4_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=E_ff_CQZ_D_LUT4_O_5_I3 O=E_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 I1=A_ff_CQZ_D_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111010000000111 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(31) I3=cmd(2) O=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 I2=H4(31) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=G(10) I1=D(31) I2=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_6_I2 I3=E_ff_CQZ_D_LUT4_O_6_I3 O=E_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(29) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I2=H4(29) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I2=H4(29) I3=E_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1 I1=H4(28) I2=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I0 I3=E_ff_CQZ_D_LUT4_O_1_I2_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_7_I2 I3=E_ff_CQZ_D_LUT4_O_7_I3 O=E_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(26) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I3_O I2=H4(26) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_8_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_8_I2 I3=E_ff_CQZ_D_LUT4_O_8_I3 O=E_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_8_I0 I1=H4(25) I2=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_I3_O I3=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_I0_O O=E_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101110111010100 +.subckt LUT4 I0=G(10) I1=D(25) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_1_O I3=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I2_LUT4_I1_O O=E_ff_CQZ_D_LUT4_O_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(25) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_8_I0 I2=H4(25) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_I0_O I3=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_I3_O O=E_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_9_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E_ff_CQZ_D_LUT4_O_9_I2 I3=E_ff_CQZ_D_LUT4_O_9_I3 O=E_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4(24) I3=E_ff_CQZ_D_LUT4_O_9_I0 O=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I1 I3=H4(24) O=E_ff_CQZ_D_LUT4_O_10_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(24) I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O O=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I3_O I1=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I3 I3=D(24) O=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O I3=D(23) O=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_11_I0_LUT4_O_I3 I1=D(22) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_1_O I3=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(23) I3=A_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_I3_O O=E_ff_CQZ_D_LUT4_O_9_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H4_ff_CQZ_D(24) I3=H_ff_CQZ_D_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_9_I0 I2=H4(24) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=H4_ff_CQZ_D(30) I1=H_ff_CQZ_D_LUT4_O_I3 I2=E_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011101110 +.subckt LUT4 I0=H4(29) I1=E_ff_CQZ_D_LUT4_O_6_I3_LUT4_O_I0 I2=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I3=E_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=G(10) I1=D(30) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=D(29) I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_1_I1_LUT4_O_I1_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O I2=D(28) I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O I3=D(29) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=H4(30) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_5_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 I3=H4(30) O=E_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=D(30) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(21) I2=E(7) I3=E(2) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(28) I1=E(28) I2=Wt(28) I3=Kt(28) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(27) I1=Kt(27) I2=F(27) I3=E(27) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=A_ff_CQZ_D_LUT4_O_11_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=G(10) I1=G(10) I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(20) I2=E(6) I3=E(1) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(27) I1=E(27) I2=Wt(27) I3=Kt(27) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(26) I1=Kt(26) I2=F(26) I3=E(26) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(19) I2=E(5) I3=E(0) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(26) I1=E(26) I2=Wt(26) I3=Kt(26) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(25) I1=Kt(25) I2=F(25) I3=E(25) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_O I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=E(31) I2=E(18) I3=E(4) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=F(25) I1=E(25) I2=Wt(25) I3=Kt(25) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=Wt(24) I1=Kt(24) I2=F(24) I3=E(24) O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=G(10) I2=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 I3=A_ff_CQZ_D_LUT4_O_16_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=E_ff_CQZ_D_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(31) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(30) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(21) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(20) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(19) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(18) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(17) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(16) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(15) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(14) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(13) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(12) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(29) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(11) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(10) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(9) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(8) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(7) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(6) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(5) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(4) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(3) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(2) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(28) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(1) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(0) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(27) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(26) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(25) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(24) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(23) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(22) I3=H_LUT4_I2_I3 O=H5_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=F(31) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(31) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(30) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(30) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(21) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(21) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(20) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(20) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(19) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(19) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(18) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(18) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(17) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(17) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(16) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(16) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(15) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(15) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(14) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(14) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(13) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(13) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(12) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(12) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(29) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(29) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(11) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(11) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(10) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(9) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(9) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(8) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(8) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(7) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(7) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(6) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(6) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(5) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(5) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(4) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(4) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(3) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(3) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(2) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(2) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(28) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(28) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(1) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(1) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(0) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(0) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(27) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(27) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(26) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(26) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(25) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(25) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(24) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(24) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(23) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(23) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=F(22) D=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(22) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=G(9) D=G_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=G(8) D=G_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=G(7) D=G_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=G(6) D=G_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=G(5) D=G_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=G(4) D=G_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=G(3) D=G_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=G(2) D=G_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=G(1) D=G_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=G(0) D=G_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_I1 I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_1_I0 I1=G_ff_CQZ_D_LUT4_O_1_I1 I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=F(0) I1=H6(0) I2=F(1) I3=H6(1) O=G_ff_CQZ_D_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=G(1) I1=cmd(2) I2=F(1) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010000001111 +.subckt LUT4 I0=$iopadmap$rst_i I1=H6_ff_CQZ_D(9) I2=A_ff_CQZ_D_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_2_I3 O=G_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110111000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 I2=H6(9) I3=F(9) O=G_ff_CQZ_D_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=G(10) I1=H6(8) I2=F(8) I3=G_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_2_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_I2 I1=H6_ff_CQZ_D(8) I2=G_ff_CQZ_D_LUT4_O_3_I2 I3=$iopadmap$rst_i O=G_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100010001111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=F(8) I2=G_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=G(10) I1=H6(8) I2=F(8) I3=G_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_4_I1 I2=H6_ff_CQZ_D(7) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 I2=H6(7) I3=F(7) O=G_ff_CQZ_D_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H6(7) I2=F(7) I3=G_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=H6(6) I2=F(6) I3=G_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_I2 I1=H6_ff_CQZ_D(6) I2=G_ff_CQZ_D_LUT4_O_5_I2 I3=$iopadmap$rst_i O=G_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100010001111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=F(6) I2=G_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=G(10) I1=H6(6) I2=F(6) I3=G_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I0 I1=F(5) I2=G_ff_CQZ_D_LUT4_O_6_I2 I3=G_ff_CQZ_D_LUT4_O_6_I3 O=G_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0 I1=F(5) I2=H6(5) I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H6(5) I2=F(5) I3=G_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=H6(4) I2=F(4) I3=G_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_6_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H6_ff_CQZ_D(5) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I0 I1=F(4) I2=G_ff_CQZ_D_LUT4_O_7_I2 I3=G_ff_CQZ_D_LUT4_O_7_I3 O=G_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 I1=F(4) I2=H6(4) I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H6(3) I2=F(3) I3=G_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=$iopadmap$rst_i I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2 I3=G(4) O=G_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I0 I1=F(2) I2=G_ff_CQZ_D_LUT4_O_8_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3 O=G_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I0 I1=F(2) I2=H6(2) I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=F(1) I1=H6(1) I2=H6(0) I3=F(0) O=G_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=$iopadmap$rst_i I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2 I3=G(2) O=G_ff_CQZ_D_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=B(4) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_I2 I3=$iopadmap$rst_i O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=F(2) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_1_I2 I3=$iopadmap$rst_i O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_1_I2_LUT4_O_I1 I2=E(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I0 I1=E(2) I2=H5(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=E(1) I1=H5(1) I2=H5(0) I3=E(0) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=F(1) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_I2 I3=$iopadmap$rst_i O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=E(1) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=E(0) I1=H5(0) I2=E(1) I3=H5(1) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_I1 I2=H5_ff_CQZ_D(29) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_10_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(27) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_10_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 I1=E(27) I2=H5(27) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H5(26) I2=E(26) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_10_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_11_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(26) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(26) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_11_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=E(26) I2=H5(26) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_12_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(24) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(24) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_12_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I0 I1=E(24) I2=H5(24) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H5(23) I2=E(23) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_13_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(23) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(23) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_13_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I0 I1=E(23) I2=H5(23) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_14_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(18) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_14_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_14_I1_LUT4_O_I3_LUT4_O_I0 I1=E(18) I2=H5(18) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H5(17) I2=E(17) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_14_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_15_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(17) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(17) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_15_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 I1=E(17) I2=H5(17) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_15_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_16_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(16) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(16) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_16_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_16_I1_LUT4_O_I3_LUT4_O_I0 I1=E(16) I2=H5(16) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_16_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H5(15) I2=E(15) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_17_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_16_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_17_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(15) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(15) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_17_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_17_I1_LUT4_O_I3_LUT4_O_I0 I1=E(15) I2=H5(15) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_17_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H5(14) I2=E(14) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_17_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_18_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(14) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(14) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_18_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 I1=E(14) I2=H5(14) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_18_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H5(13) I2=E(13) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_19_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_19_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(13) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(13) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_19_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_19_I1_LUT4_O_I3_LUT4_O_I0 I1=E(13) I2=H5(13) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_19_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H5(12) I2=E(12) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_19_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I1 I2=E(28) I3=H5(28) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 I1=E(26) I2=H5(26) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5(27) I3=E(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5(27) I3=E(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=E(28) I2=H5_ff_CQZ_D(28) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_20_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H5_ff_CQZ_D(12) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=E(12) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_20_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_O_I0 I1=E(12) I2=H5(12) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_20_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=H5_ff_CQZ_D(11) I1=A_ff_CQZ_D_LUT4_O_I2 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_21_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_21_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=E(11) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_21_I3_LUT4_O_I0 I1=E(11) I2=H5(11) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H5(11) I2=E(11) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_21_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=H5(10) I2=E(10) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_22_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_21_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_22_I1 I2=H5_ff_CQZ_D(10) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_22_I1_LUT4_O_I1 I2=H5(10) I3=E(10) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=G(10) I1=H5(9) I2=E(9) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_23_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_22_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_23_I1 I2=H5_ff_CQZ_D(9) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_23_I1_LUT4_O_I1 I2=H5(9) I3=E(9) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H5(8) I2=E(8) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_24_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_23_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_24_I1 I2=H5_ff_CQZ_D(8) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_24_I1_LUT4_O_I1 I2=H5(8) I3=E(8) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H5(7) I2=E(7) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_25_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_24_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_25_I1 I2=H5_ff_CQZ_D(7) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_25_I1_LUT4_O_I1 I2=H5(7) I3=E(7) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_25_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H5(6) I2=E(6) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_26_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_25_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_26_I1 I2=H5_ff_CQZ_D(6) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_26_I1_LUT4_O_I1 I2=H5(6) I3=E(6) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_26_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H5(5) I2=E(5) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_27_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_26_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_27_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_27_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_27_I2_LUT4_O_I0 I1=E(5) I2=H5(5) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_27_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H5(4) I2=E(4) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_28_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_27_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=cmd(2) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_27_I3_LUT4_O_I1 I2=E(5) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_27_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=G(10) I1=G(10) I2=F(5) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_27_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I0 I1=E(4) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_28_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_28_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_28_I2_LUT4_O_I0 I1=E(4) I2=H5(4) I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H5(3) I2=E(3) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_29_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_28_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5_ff_CQZ_D(4) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_28_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_29_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_29_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_29_I2_LUT4_O_I0 I1=E(3) I2=H5(3) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_29_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H5(2) I2=E(2) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_1_I2_LUT4_O_I1_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_29_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I2=E(3) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_29_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=G(10) I1=F(3) I2=cmd(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_29_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I1 I2=E(25) I3=H5(25) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=E(25) I1=H5(25) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I0 I1=E(23) I2=H5(23) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5(24) I3=E(24) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5(24) I3=E(24) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=E(25) I2=H5_ff_CQZ_D(25) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I1_LUT4_O_I1 I2=E(22) I3=H5(22) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_5_I1_LUT4_O_I2 I1=E(20) I2=H5(20) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5(21) I3=E(21) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=E(22) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I1_LUT4_O_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I1_LUT4_O_I0 I3=H5(22) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5(21) I3=E(21) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$rst_i I1=E(22) I2=H5_ff_CQZ_D(22) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_4_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_4_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=$iopadmap$rst_i I1=E(21) I2=H5(21) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_4_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=G(10) I1=H5(20) I2=E(20) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_5_I1_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_4_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=E(21) I2=H5_ff_CQZ_D(21) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_5_I1 I2=H5_ff_CQZ_D(20) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H5(20) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_5_I1_LUT4_O_I2 I3=E(20) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=E(19) I1=H5(19) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_5_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I1 I2=E(19) I3=H5(19) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 I1=E(17) I2=H5(17) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=H5(16) I2=E(16) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_16_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5(18) I3=E(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5(18) I3=E(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=E(19) I2=H5_ff_CQZ_D(19) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_7_I1 I2=H5_ff_CQZ_D(0) I3=H_ff_CQZ_D_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=H5(0) I2=E(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110011111010 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_I2 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_8_I1 I2=E(31) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_8_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_8_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_8_I1_LUT4_O_I1 I2=H5(31) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_I1_LUT4_O_I2 I1=E(29) I2=H5(29) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_9_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_8_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5(30) I3=E(30) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5_ff_CQZ_D(31) I3=H_ff_CQZ_D_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_9_I1 I2=H5_ff_CQZ_D(30) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_9_I1_LUT4_O_I0 I1=$iopadmap$rst_i I2=E(30) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010111000001111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_I1_LUT4_O_I2 I1=E(29) I2=H5(29) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_9_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_9_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H5(30) I3=E(30) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_9_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H5(29) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_I1_LUT4_O_I2 I3=E(29) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=E(28) I1=H5(28) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_1_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_2_O_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_I2_LUT4_O_I1 I2=A(4) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I0 I1=A(4) I2=H1(4) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_1_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_1_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_10_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H1_ff_CQZ_D(23) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=A(23) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_10_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 I1=A(23) I2=H1(23) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_11_I1 I2=H1_ff_CQZ_D(22) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=A(22) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I1 I2=A(22) I3=H1(22) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1(21) I3=A(21) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_12_I1 I2=H1_ff_CQZ_D(20) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I1 I2=H1(20) I3=A(20) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I1 I1=A(20) I2=H1(20) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I1_LUT4_I0_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1(21) I3=A(21) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=A(19) I1=H1(19) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_13_I1 I2=H1_ff_CQZ_D(18) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=A(18) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_14_I0_LUT4_O_I0 I1=A(17) I2=H1(17) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_14_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_14_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H1_ff_CQZ_D(17) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100010001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_14_I0_LUT4_O_I0 I1=A(17) I2=H1(17) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H1(16) I2=A(16) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_14_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=A(17) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_15_I1 I2=H1_ff_CQZ_D(16) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I1 I2=H1(16) I3=A(16) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=G(10) I1=H1(15) I2=A(15) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_16_I0_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_16_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_16_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H1_ff_CQZ_D(15) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100010001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_16_I0_LUT4_O_I0 I1=A(15) I2=H1(15) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_16_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H1(14) I2=A(14) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_17_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_16_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=A(15) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_17_I1 I2=H1_ff_CQZ_D(14) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_17_I1_LUT4_O_I1 I2=H1(14) I3=A(14) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=G(10) I1=H1(13) I2=A(13) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_18_I0_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_17_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_18_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_18_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H1_ff_CQZ_D(13) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100010001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_18_I0_LUT4_O_I0 I1=A(13) I2=H1(13) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H1(12) I2=A(12) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_19_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_18_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=A(13) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_19_I1 I2=H1_ff_CQZ_D(12) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_19_I1_LUT4_O_I1 I2=H1(12) I3=A(12) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=G(10) I1=H1(11) I2=A(11) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_20_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_19_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I1 I2=A(25) I3=H1(25) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 I1=A(23) I2=H1(23) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1(24) I3=A(24) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=A(25) I2=H1_ff_CQZ_D(25) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_2_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_2_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_20_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_20_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_20_I2_LUT4_O_I0 I1=A(11) I2=H1(11) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H1(10) I2=A(10) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_21_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_20_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_20_I3_LUT4_O_I1 I2=A(11) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_I2 I2=B(11) I3=cmd(2) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_20_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_21_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_21_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_21_I2_LUT4_O_I0 I1=A(10) I2=H1(10) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H1(9) I2=A(9) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_22_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_21_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_21_I3_LUT4_O_I1 I2=A(10) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_I2 I2=B(10) I3=cmd(2) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_21_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_22_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_22_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_22_I2_LUT4_O_I0 I1=A(9) I2=H1(9) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H1(8) I2=A(8) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_23_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_22_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_22_I3_LUT4_O_I1 I2=A(9) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_22_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_I2 I2=B(9) I3=cmd(2) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_22_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I0 I1=A(8) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_23_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_23_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_23_I2_LUT4_O_I0 I1=A(8) I2=H1(8) I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H1(7) I2=A(7) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_23_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1_ff_CQZ_D(8) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_24_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_24_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I0 I1=A(7) I2=H1(7) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H1(6) I2=A(6) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_25_I1_LUT4_O_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_24_I3_LUT4_O_I1 I2=A(7) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_24_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_I2 I2=B(7) I3=cmd(2) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_24_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_25_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H1_ff_CQZ_D(6) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=A(6) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_25_I1_LUT4_O_I2 I3=$iopadmap$rst_i O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_25_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_25_I1_LUT4_O_I2_LUT4_O_I0 I1=A(6) I2=H1(6) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_25_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H1(5) I2=A(5) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_26_I3_LUT4_O_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_25_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_26_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=A(5) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_26_I3_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_26_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_26_I3_LUT4_O_I2_LUT4_O_I0 I1=A(5) I2=H1(5) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_26_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H1(4) I2=A(4) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_26_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=B(5) I2=cmd(2) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_26_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I0 I1=A(3) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_27_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_27_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_27_I2_LUT4_O_I0 I1=A(3) I2=H1(3) I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_27_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H1(3) I2=A(3) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_27_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=H1(2) I2=A(2) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_27_I2_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_27_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=A(1) I1=H1(1) I2=H1(0) I3=A(0) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_27_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=B(3) I2=H_LUT4_I2_I3 I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_27_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_28_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=B(2) I1=cmd(2) I2=A_ff_CQZ_D_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_28_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_28_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_28_I3_LUT4_O_I3_LUT4_O_I1 I2=A(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_28_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_27_I2_LUT4_O_I0_LUT4_O_I3 I1=A(2) I2=H1(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_28_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=H_LUT4_I2_I3 I1=B(1) I2=A_ff_CQZ_D_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_29_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)" +.param INIT 1000000011111111 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I0 I1=A(1) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_29_I3_LUT4_O_I2 I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=A(0) I1=H1(0) I2=A(1) I3=H1(1) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_29_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=$iopadmap$rst_i I1=A(21) I2=H1(21) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_2_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=G(10) I1=H1(20) I2=A(20) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=A(21) I2=H1_ff_CQZ_D(21) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=$iopadmap$rst_i I1=H1_ff_CQZ_D(0) I2=A_ff_CQZ_D_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_30_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110111000000 +.subckt LUT4 I0=G(10) I1=A(0) I2=H1(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_30_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 I2=A(19) I3=H1(19) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_14_I0_LUT4_O_I0 I1=A(17) I2=H1(17) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1(18) I3=A(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1(18) I3=A(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=A(19) I2=H1_ff_CQZ_D(19) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_I2 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_4_I1 I2=A(31) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_4_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I1 I2=H1(31) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I1 I1=A(29) I2=H1(29) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_5_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1(30) I3=A(30) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1_ff_CQZ_D(31) I3=H_ff_CQZ_D_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_5_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H1_ff_CQZ_D(30) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_5_I1_LUT4_O_I0 I1=A(30) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=H_ff_CQZ_D_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101110000000000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I1 I1=A(29) I2=H1(29) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_5_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_5_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011111101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1(30) I3=A(30) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_5_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_6_I1 I2=H1_ff_CQZ_D(29) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I1 I2=H1(29) I3=A(29) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=A(28) I1=H1(28) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_7_I1 I2=H1_ff_CQZ_D(28) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=A(28) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 I2=A(28) I3=H1(28) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1(27) I3=A(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_8_I1 I2=H1_ff_CQZ_D(26) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I1 I2=H1(26) I3=A(26) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I1 I1=A(26) I2=H1(26) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I1_LUT4_I0_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1(27) I3=A(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=A(25) I1=H1(25) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1 I2=H1_ff_CQZ_D(24) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=A(24) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10100011 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 I1=A(23) I2=H1(23) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101111010100 +.subckt LUT4 I0=A(22) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I3_LUT4_O_I0 I3=H1(22) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H1(24) I3=A(24) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$rst_i I1=A(27) I2=H1(27) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=G(10) I1=H1(26) I2=A(26) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=A(27) I2=H1_ff_CQZ_D(27) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I1_O_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=C(1) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101110111011 +.subckt LUT4 I0=B(0) I1=H2(0) I2=B(1) I3=H2(1) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=B(1) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100001010 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001000111110000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_10_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(26) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(26) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_10_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I0 I1=B(26) I2=H2(26) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_10_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_11_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(23) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(23) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I1_LUT4_O_I2 I1=B(23) I2=H2(23) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_12_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(20) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(20) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 I1=B(20) I2=H2(20) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_13_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(18) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=G(10) I1=H2(17) I2=B(17) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_14_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(17) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(17) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_14_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 I1=B(17) I2=H2(17) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_15_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(16) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(16) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I0 I1=B(16) I2=H2(16) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H2(15) I2=B(15) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_16_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(15) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(15) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I3_LUT4_O_I0 I1=B(15) I2=H2(15) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H2(14) I2=B(14) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_17_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_17_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(14) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(14) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_17_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_17_I1_LUT4_O_I3_LUT4_O_I0 I1=B(14) I2=H2(14) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_17_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H2(13) I2=B(13) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_17_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_18_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(13) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(13) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 I1=B(13) I2=H2(13) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H2(12) I2=B(12) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_19_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_19_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(12) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(12) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_19_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_19_I1_LUT4_O_I3_LUT4_O_I0 I1=B(12) I2=H2(12) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_19_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=B(29) I1=H2(29) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=B(28) I1=H2(28) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2(30) I3=B(30) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$rst_i I1=B(30) I2=H2_ff_CQZ_D(30) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_20_I1 I2=H2_ff_CQZ_D(11) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I1 I2=H2(11) I3=B(11) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H2(11) I2=B(11) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_19_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=H2(10) I2=B(10) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_21_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=H2_ff_CQZ_D(10) I1=A_ff_CQZ_D_LUT4_O_I2 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_21_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_21_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=B(10) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_21_I3_LUT4_O_I0 I1=B(10) I2=H2(10) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H2(9) I2=B(9) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_22_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_21_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_22_I1 I2=H2_ff_CQZ_D(9) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_22_I1_LUT4_O_I1 I2=H2(9) I3=B(9) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H2(8) I2=B(8) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_22_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_23_I1 I2=H2_ff_CQZ_D(8) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I1 I2=H2(8) I3=B(8) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H2(7) I2=B(7) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_24_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_24_I1 I2=H2_ff_CQZ_D(7) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_24_I1_LUT4_O_I1 I2=H2(7) I3=B(7) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H2(6) I2=B(6) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_24_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_25_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(6) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(6) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_25_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_25_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I0 I1=B(6) I2=H2(6) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_25_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_26_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_26_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I0 I1=B(5) I2=H2(5) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_26_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H2(5) I2=B(5) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_25_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=H2(4) I2=B(4) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_27_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=cmd(2) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_26_I3_LUT4_O_I1 I2=B(5) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_26_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=G(10) I1=G(10) I2=C(5) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_26_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_27_I1 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_27_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_27_I1_LUT4_O_I0 I1=B(4) I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_27_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=G(10) I1=C(4) I2=cmd(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_27_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=G(10) I1=H2(4) I2=B(4) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_27_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_27_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=H2(3) I2=B(3) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_28_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_27_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_28_I1 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_28_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11110100 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_28_I1_LUT4_O_I0 I1=B(3) I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_28_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=G(10) I1=C(3) I2=cmd(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_28_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=G(10) I1=H2(3) I2=B(3) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_28_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_28_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=H2(2) I2=B(2) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_29_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_28_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I0 I1=B(2) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_29_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_29_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_29_I2_LUT4_O_I0 I1=B(2) I2=H2(2) I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_29_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=B(1) I1=H2(1) I2=H2(0) I3=B(0) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_29_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=C(2) I2=H_LUT4_I2_I3 I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I1 I2=B(28) I3=H2(28) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I0 I1=B(26) I2=H2(26) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2(27) I3=B(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2(27) I3=B(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=B(28) I2=H2_ff_CQZ_D(28) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=C(0) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I2 I3=$iopadmap$rst_i O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=D(0) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_I2 I3=$iopadmap$rst_i O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=H3(0) I2=C(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110001010000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_10_I1 I2=H3_ff_CQZ_D(14) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H3(14) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_10_I1_LUT4_O_I2 I3=C(14) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110110000010 +.subckt LUT4 I0=G(10) I1=H3(13) I2=C(13) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_10_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_11_I1 I2=H3_ff_CQZ_D(13) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H3(13) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I2 I3=C(13) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=G(10) I1=H3(12) I2=C(12) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_11_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_12_I1 I2=H3_ff_CQZ_D(12) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H3(12) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I2 I3=C(12) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110110000010 +.subckt LUT4 I0=G(10) I1=H3(11) I2=C(11) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_13_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_13_I1 I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=G(10) I1=H3(4) I2=C(4) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_13_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=H3(3) I2=C(3) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_14_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=D(4) I1=cmd(2) I2=C(4) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010000001111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_14_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_14_I1 I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=G(10) I1=H3(3) I2=C(3) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_14_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=H3(2) I2=C(2) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_30_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_14_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=D(3) I1=cmd(2) I2=C(3) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010000001111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_15_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_15_I1 I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=C(0) I1=H3(0) I2=C(1) I3=H3(1) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=D(1) I1=cmd(2) I2=C(1) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010000001111 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_I2 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_16_I1 I2=C(31) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_16_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I1 I2=H3(31) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I1_LUT4_O_I2 I1=C(29) I2=H3(29) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3(30) I3=C(30) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3_ff_CQZ_D(31) I3=H_ff_CQZ_D_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_16_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_17_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_17_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H3_ff_CQZ_D(29) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100010001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I1_LUT4_O_I2 I1=C(29) I2=H3(29) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=C(29) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_18_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H3_ff_CQZ_D(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=C(27) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 I1=C(27) I2=H3(27) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_19_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_19_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H3_ff_CQZ_D(26) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100010001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_19_I0_LUT4_O_I0 I1=C(26) I2=H3(26) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H3(26) I2=C(26) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_19_I0_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=C(25) I1=H3(25) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_19_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=C(26) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I1 I2=C(28) I3=H3(28) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_19_I0_LUT4_O_I0 I1=C(26) I2=H3(26) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3(27) I3=C(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3(27) I3=C(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=C(28) I2=H3_ff_CQZ_D(28) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_2_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_2_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_20_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H3_ff_CQZ_D(23) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=C(23) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2 I1=C(23) I2=H3(23) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_21_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_21_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H3_ff_CQZ_D(16) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100010001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0 I1=C(16) I2=H3(16) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H3(15) I2=C(15) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_22_I0_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=C(16) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_22_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_22_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H3_ff_CQZ_D(15) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100010001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_22_I0_LUT4_O_I0 I1=C(15) I2=H3(15) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H3(14) I2=C(14) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_10_I1_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_22_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=C(15) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_23_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H3_ff_CQZ_D(11) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=C(11) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I3_LUT4_O_I0 I1=C(11) I2=H3(11) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=H3_ff_CQZ_D(10) I1=A_ff_CQZ_D_LUT4_O_I2 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_24_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_24_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=C(10) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_24_I3_LUT4_O_I0 I1=C(10) I2=H3(10) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_24_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H3(10) I2=C(10) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_24_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=H3(9) I2=C(9) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_25_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_24_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=H3_ff_CQZ_D(9) I1=A_ff_CQZ_D_LUT4_O_I2 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_25_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_25_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=C(9) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_25_I3_LUT4_O_I0 I1=C(9) I2=H3(9) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_25_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H3(8) I2=C(8) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_26_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_25_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_26_I1 I2=H3_ff_CQZ_D(8) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_26_I1_LUT4_O_I1 I2=H3(8) I3=C(8) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_26_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H3(7) I2=C(7) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_27_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_26_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_27_I1 I2=H3_ff_CQZ_D(7) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_27_I1_LUT4_O_I1 I2=H3(7) I3=C(7) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_27_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H3(6) I2=C(6) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_28_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_27_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=H3_ff_CQZ_D(6) I1=A_ff_CQZ_D_LUT4_O_I2 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_28_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_28_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I2=C(6) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_28_I3_LUT4_O_I0 I1=C(6) I2=H3(6) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_28_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H3(5) I2=C(5) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_29_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_28_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I0 I1=C(5) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_29_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_29_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_29_I2_LUT4_O_I0 I1=C(5) I2=H3(5) I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_29_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H3(4) I2=C(4) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_13_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_29_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3_ff_CQZ_D(5) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I1 I2=C(25) I3=H3(25) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2 I1=C(23) I2=H3(23) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3(24) I3=C(24) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=C(25) I2=H3_ff_CQZ_D(25) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_30_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_30_I1 I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=D(2) I1=cmd(2) I2=C(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_30_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=G(10) I1=H3(2) I2=C(2) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_30_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_30_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=C(1) I1=H3(1) I2=H3(0) I3=C(0) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_30_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=C(23) I1=H3(23) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=C(22) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0 I3=H3(22) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3(24) I3=C(24) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$rst_i I1=C(24) I2=H3_ff_CQZ_D(24) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I1 I2=C(22) I3=H3(22) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I2 I1=C(20) I2=H3(20) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3(21) I3=C(21) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3(21) I3=C(21) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$rst_i I1=C(22) I2=H3_ff_CQZ_D(22) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_5_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_5_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=$iopadmap$rst_i I1=C(21) I2=H3(21) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=G(10) I1=H3(20) I2=C(20) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=C(21) I2=H3_ff_CQZ_D(21) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_6_I1 I2=H3_ff_CQZ_D(20) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H3(20) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I2 I3=C(20) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=C(19) I1=H3(19) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G(10) I1=A_ff_CQZ_D_LUT4_O_I2 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_7_I2 I3=H3_ff_CQZ_D(19) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_7_I2_LUT4_O_I0 I1=C(19) I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 I2=C(19) I3=H3(19) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_7_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3(18) I3=C(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_8_I1 I2=H3_ff_CQZ_D(18) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H3(18) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I2 I3=C(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110110000010 +.subckt LUT4 I0=G(10) I1=H3(17) I2=C(17) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_9_I1 I2=H3_ff_CQZ_D(17) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H3(17) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I2 I3=C(17) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I2 I1=C(17) I2=H3(17) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_I0_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_7_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3(18) I3=C(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I2_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=H3(16) I2=C(16) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=C(29) I1=H3(29) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I1_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110100000010111 +.subckt LUT4 I0=C(28) I1=H3(28) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H3(30) I3=C(30) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$rst_i I1=C(30) I2=H3_ff_CQZ_D(30) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1_LUT4_I1_O_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=G(10) I1=G(10) I2=cmd(2) I3=A_ff_CQZ_D_LUT4_O_I2 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=H2(0) I2=B(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_30_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110001010000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 I2=B(25) I3=H2(25) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=B(25) I1=H2(25) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I1_LUT4_O_I2 I1=B(23) I2=H2(23) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2(24) I3=B(24) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=B(25) I2=H2_ff_CQZ_D(25) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I1 I2=B(22) I3=H2(22) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 I1=B(20) I2=H2(20) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000010111 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2(21) I3=B(21) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2(21) I3=B(21) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$rst_i I1=B(22) I2=H2_ff_CQZ_D(22) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11001010 +.subckt LUT4 I0=$iopadmap$rst_i I1=B(21) I2=H2(21) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100010100 +.subckt LUT4 I0=G(10) I1=H2(20) I2=B(20) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=$iopadmap$rst_i I1=B(21) I2=H2_ff_CQZ_D(21) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=$iopadmap$rst_i I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010011110000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I1 I2=B(19) I3=H2(19) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=B(19) I1=H2(19) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I1 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011101000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 I1=B(17) I2=H2(17) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=H2(16) I2=B(16) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I3_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2(18) I3=B(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2(18) I3=B(18) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=B(19) I2=H2_ff_CQZ_D(19) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_I2 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_7_I1 I2=B(31) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_7_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111110 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I0 I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I1 I2=H2(31) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111000000000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I2 I1=B(29) I2=H2(29) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2(30) I3=B(30) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_7_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2_ff_CQZ_D(31) I3=H_ff_CQZ_D_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_8_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(29) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(29) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1_LUT4_O_I2 I1=B(29) I2=H2(29) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_9_I1 I2=A_ff_CQZ_D_LUT4_O_I2 I3=H2_ff_CQZ_D(27) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=B(27) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 I1=B(27) I2=H2(27) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110100100000000 +.subckt LUT4 I0=G(10) I1=H2(26) I2=B(26) I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=B(23) I1=H2(23) I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I1_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I1_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=B(22) I1=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I1 I2=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I0 I3=H2(22) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101010011111101 +.subckt LUT4 I0=G(10) I1=G(10) I2=H2(24) I3=B(24) O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$rst_i I1=B(24) I2=H2_ff_CQZ_D(24) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2_LUT4_I2_O_LUT4_I3_O_LUT4_I1_O_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=G(10) I1=G(10) I2=cmd(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_8_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$rst_i I1=H6_ff_CQZ_D(0) I2=A_ff_CQZ_D_LUT4_O_I2 I3=G_ff_CQZ_D_LUT4_O_9_I3 O=G_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110111000000 +.subckt LUT4 I0=G(10) I1=F(0) I2=H6(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=G(10) I1=H6(3) I2=F(3) I3=G_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 O=G_ff_CQZ_D_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=H6(2) I2=F(2) I3=G_ff_CQZ_D_LUT4_O_8_I2_LUT4_O_I0 O=G_ff_CQZ_D_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(3) I1=cmd(2) I2=F(3) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=G_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100010000001111 +.subckt ff CQZ=H0(31) D=H0_ff_CQZ_D(31) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(30) D=H0_ff_CQZ_D(30) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(21) D=H0_ff_CQZ_D(21) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(20) D=H0_ff_CQZ_D(20) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(19) D=H0_ff_CQZ_D(19) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(18) D=H0_ff_CQZ_D(18) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(17) D=H0_ff_CQZ_D(17) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(16) D=H0_ff_CQZ_D(16) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(15) D=H0_ff_CQZ_D(15) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(14) D=H0_ff_CQZ_D(14) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(13) D=H0_ff_CQZ_D(13) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(12) D=H0_ff_CQZ_D(12) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(29) D=H0_ff_CQZ_D(29) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(11) D=H0_ff_CQZ_D(11) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(10) D=H0_ff_CQZ_D(10) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(9) D=H0_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(8) D=H0_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(7) D=H0_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(6) D=H0_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(5) D=H0_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(4) D=H0_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(3) D=H0_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(2) D=H0_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(28) D=H0_ff_CQZ_D(28) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(1) D=H0_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(0) D=H0_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(27) D=H0_ff_CQZ_D(27) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(26) D=H0_ff_CQZ_D(26) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(25) D=H0_ff_CQZ_D(25) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(24) D=H0_ff_CQZ_D(24) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(23) D=H0_ff_CQZ_D(23) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H0(22) D=H0_ff_CQZ_D(22) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=A(31) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(28) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(12) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(11) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(8) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(7) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(4) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(3) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(26) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(24) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(23) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(22) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(21) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(20) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(18) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=A(17) I3=H_LUT4_I2_I3 O=H0_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=H1(31) D=H1_ff_CQZ_D(31) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(30) D=H1_ff_CQZ_D(30) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(21) D=H1_ff_CQZ_D(21) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(20) D=H1_ff_CQZ_D(20) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(19) D=H1_ff_CQZ_D(19) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(18) D=H1_ff_CQZ_D(18) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(17) D=H1_ff_CQZ_D(17) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(16) D=H1_ff_CQZ_D(16) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(15) D=H1_ff_CQZ_D(15) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(14) D=H1_ff_CQZ_D(14) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(13) D=H1_ff_CQZ_D(13) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(12) D=H1_ff_CQZ_D(12) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(29) D=H1_ff_CQZ_D(29) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(11) D=H1_ff_CQZ_D(11) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(10) D=H1_ff_CQZ_D(10) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(9) D=H1_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(8) D=H1_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(7) D=H1_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(6) D=H1_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(5) D=H1_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(4) D=H1_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(3) D=H1_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(2) D=H1_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(28) D=H1_ff_CQZ_D(28) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(1) D=H1_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(0) D=H1_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(27) D=H1_ff_CQZ_D(27) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(26) D=H1_ff_CQZ_D(26) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(25) D=H1_ff_CQZ_D(25) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(24) D=H1_ff_CQZ_D(24) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(23) D=H1_ff_CQZ_D(23) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H1(22) D=H1_ff_CQZ_D(22) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=B(30) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(26) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(4) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(3) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(1) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(23) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(20) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(19) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(14) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(12) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(8) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(6) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=B(5) I3=H_LUT4_I2_I3 O=H1_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=H2(31) D=H2_ff_CQZ_D(31) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(30) D=H2_ff_CQZ_D(30) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(21) D=H2_ff_CQZ_D(21) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(20) D=H2_ff_CQZ_D(20) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(19) D=H2_ff_CQZ_D(19) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(18) D=H2_ff_CQZ_D(18) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(17) D=H2_ff_CQZ_D(17) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(16) D=H2_ff_CQZ_D(16) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(15) D=H2_ff_CQZ_D(15) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(14) D=H2_ff_CQZ_D(14) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(13) D=H2_ff_CQZ_D(13) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(12) D=H2_ff_CQZ_D(12) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(29) D=H2_ff_CQZ_D(29) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(11) D=H2_ff_CQZ_D(11) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(10) D=H2_ff_CQZ_D(10) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(9) D=H2_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(8) D=H2_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(7) D=H2_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(6) D=H2_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(5) D=H2_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(4) D=H2_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(3) D=H2_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(2) D=H2_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(28) D=H2_ff_CQZ_D(28) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(1) D=H2_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(0) D=H2_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(27) D=H2_ff_CQZ_D(27) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(26) D=H2_ff_CQZ_D(26) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(25) D=H2_ff_CQZ_D(25) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(24) D=H2_ff_CQZ_D(24) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(23) D=H2_ff_CQZ_D(23) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H2(22) D=H2_ff_CQZ_D(22) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(31) D=H3_ff_CQZ_D(31) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(30) D=H3_ff_CQZ_D(30) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(21) D=H3_ff_CQZ_D(21) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(20) D=H3_ff_CQZ_D(20) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(19) D=H3_ff_CQZ_D(19) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(18) D=H3_ff_CQZ_D(18) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(17) D=H3_ff_CQZ_D(17) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(16) D=H3_ff_CQZ_D(16) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(15) D=H3_ff_CQZ_D(15) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(14) D=H3_ff_CQZ_D(14) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(13) D=H3_ff_CQZ_D(13) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(12) D=H3_ff_CQZ_D(12) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(29) D=H3_ff_CQZ_D(29) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(11) D=H3_ff_CQZ_D(11) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(10) D=H3_ff_CQZ_D(10) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(9) D=H3_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(8) D=H3_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(7) D=H3_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(6) D=H3_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(5) D=H3_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(4) D=H3_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(3) D=H3_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(2) D=H3_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(28) D=H3_ff_CQZ_D(28) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(1) D=H3_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(0) D=H3_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(27) D=H3_ff_CQZ_D(27) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(26) D=H3_ff_CQZ_D(26) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(25) D=H3_ff_CQZ_D(25) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(24) D=H3_ff_CQZ_D(24) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(23) D=H3_ff_CQZ_D(23) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H3(22) D=H3_ff_CQZ_D(22) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(31) D=H4_ff_CQZ_D(31) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(30) D=H4_ff_CQZ_D(30) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(21) D=H4_ff_CQZ_D(21) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(20) D=H4_ff_CQZ_D(20) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(19) D=H4_ff_CQZ_D(19) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(18) D=H4_ff_CQZ_D(18) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(17) D=H4_ff_CQZ_D(17) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(16) D=H4_ff_CQZ_D(16) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(15) D=H4_ff_CQZ_D(15) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(14) D=H4_ff_CQZ_D(14) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(13) D=H4_ff_CQZ_D(13) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(12) D=H4_ff_CQZ_D(12) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(29) D=H4_ff_CQZ_D(29) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(11) D=H4_ff_CQZ_D(11) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(10) D=H4_ff_CQZ_D(10) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(9) D=H4_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(8) D=H4_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(7) D=H4_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(6) D=H4_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(5) D=H4_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(4) D=H4_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(3) D=H4_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(2) D=H4_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(28) D=H4_ff_CQZ_D(28) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(1) D=H4_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(0) D=H4_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(27) D=H4_ff_CQZ_D(27) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(26) D=H4_ff_CQZ_D(26) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(25) D=H4_ff_CQZ_D(25) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(24) D=H4_ff_CQZ_D(24) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(23) D=H4_ff_CQZ_D(23) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H4(22) D=H4_ff_CQZ_D(22) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=E(31) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(29) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(15) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(13) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(11) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(10) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(8) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(7) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(27) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(26) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(25) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(23) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(22) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(21) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(20) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=E(16) I3=H_LUT4_I2_I3 O=H4_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=H5(31) D=H5_ff_CQZ_D(31) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(30) D=H5_ff_CQZ_D(30) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(21) D=H5_ff_CQZ_D(21) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(20) D=H5_ff_CQZ_D(20) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(19) D=H5_ff_CQZ_D(19) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(18) D=H5_ff_CQZ_D(18) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(17) D=H5_ff_CQZ_D(17) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(16) D=H5_ff_CQZ_D(16) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(15) D=H5_ff_CQZ_D(15) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(14) D=H5_ff_CQZ_D(14) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(13) D=H5_ff_CQZ_D(13) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(12) D=H5_ff_CQZ_D(12) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(29) D=H5_ff_CQZ_D(29) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(11) D=H5_ff_CQZ_D(11) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(10) D=H5_ff_CQZ_D(10) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(9) D=H5_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(8) D=H5_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(7) D=H5_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(6) D=H5_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(5) D=H5_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(4) D=H5_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(3) D=H5_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(2) D=H5_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(28) D=H5_ff_CQZ_D(28) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(1) D=H5_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(0) D=H5_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(27) D=H5_ff_CQZ_D(27) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(26) D=H5_ff_CQZ_D(26) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(25) D=H5_ff_CQZ_D(25) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(24) D=H5_ff_CQZ_D(24) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(23) D=H5_ff_CQZ_D(23) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H5(22) D=H5_ff_CQZ_D(22) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H6(9) D=H6_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H6(8) D=H6_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H6(7) D=H6_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H6(6) D=H6_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H6(5) D=H6_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H6(4) D=H6_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H6(3) D=H6_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H6(2) D=H6_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H6(1) D=H6_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H6(0) D=H6_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=G(9) I3=H_LUT4_I2_I3 O=H6_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G(8) I3=cmd(2) O=H6_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G(7) I3=cmd(2) O=H6_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=G(6) I3=H_LUT4_I2_I3 O=H6_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G(5) I3=cmd(2) O=H6_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=G(4) I3=H_LUT4_I2_I3 O=H6_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G(3) I3=cmd(2) O=H6_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=G(2) I3=H_LUT4_I2_I3 O=H6_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G(1) I3=cmd(2) O=H6_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=G(0) I3=cmd(2) O=H6_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt ff CQZ=H7(9) D=H7_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H7(8) D=H7_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H7(7) D=H7_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H7(6) D=H7_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H7(5) D=H7_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H7(4) D=H7_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H7(3) D=H7_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H7(2) D=H7_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H7(1) D=H7_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H7(0) D=H7_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=H(9) I3=H_LUT4_I2_I3 O=H7_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H(8) I3=H_LUT4_I2_I3 O=H7_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H(7) I3=H_LUT4_I2_I3 O=H7_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H(6) I3=H_LUT4_I2_I3 O=H7_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H(5) I3=H_LUT4_I2_I3 O=H7_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H(4) I3=H_LUT4_I2_I3 O=H7_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H(3) I3=H_LUT4_I2_I3 O=H7_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H(2) I3=H_LUT4_I2_I3 O=H7_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H(1) I3=H_LUT4_I2_I3 O=H7_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=H(0) I3=H_LUT4_I2_I3 O=H7_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=H(9) D=H_ff_CQZ_D(9) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H(8) D=H_ff_CQZ_D(8) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H(7) D=H_ff_CQZ_D(7) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H(6) D=H_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H(5) D=H_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H(4) D=H_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H(3) D=H_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H(2) D=H_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H(1) D=H_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=H(0) D=H_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN_LUT4_I3_O QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_I1 I2=H7_ff_CQZ_D(0) I3=H_ff_CQZ_D_LUT4_O_I3 O=H_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=$iopadmap$rst_i I1=H7_ff_CQZ_D(9) I2=A_ff_CQZ_D_LUT4_O_I2 I3=H_ff_CQZ_D_LUT4_O_1_I3 O=H_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110111000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 I2=H7(9) I3=G(9) O=H_ff_CQZ_D_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100101000 +.subckt LUT4 I0=G(10) I1=H7(8) I2=G(8) I3=H_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_I2 I1=H7_ff_CQZ_D(8) I2=H_ff_CQZ_D_LUT4_O_2_I2 I3=$iopadmap$rst_i O=H_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100010001111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=G(8) I2=H_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=H_ff_CQZ_D_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=G(10) I1=H7(8) I2=G(8) I3=H_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$rst_i I1=H_ff_CQZ_D_LUT4_O_3_I1 I2=H7_ff_CQZ_D(7) I3=A_ff_CQZ_D_LUT4_O_I2 O=H_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000000010001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=H_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I1 I2=H7(7) I3=G(7) O=H_ff_CQZ_D_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010100011010111 +.subckt LUT4 I0=G(10) I1=H7(7) I2=G(7) I3=H_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I1 O=H_ff_CQZ_D_LUT4_O_2_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=H7(6) I2=G(6) I3=H_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=A_ff_CQZ_D_LUT4_O_I2 I1=H7_ff_CQZ_D(6) I2=H_ff_CQZ_D_LUT4_O_4_I2 I3=$iopadmap$rst_i O=H_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000100010001111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=G(6) I2=H_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=H_ff_CQZ_D_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000010111011 +.subckt LUT4 I0=G(10) I1=H7(6) I2=G(6) I3=H_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I0 I1=G(5) I2=H_ff_CQZ_D_LUT4_O_5_I2 I3=H_ff_CQZ_D_LUT4_O_5_I3 O=H_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111111000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=H_ff_CQZ_D_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0 I1=G(5) I2=H7(5) I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=G(10) I1=H7(5) I2=G(5) I3=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0 O=H_ff_CQZ_D_LUT4_O_4_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=H7(4) I2=G(4) I3=H_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=$iopadmap$rst_i O=H_ff_CQZ_D_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=H7_ff_CQZ_D(5) I3=A_ff_CQZ_D_LUT4_O_I2 O=H_ff_CQZ_D_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_6_I0 I1=H_ff_CQZ_D_LUT4_O_6_I1 I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=H_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=H(4) I1=cmd(2) I2=G(4) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=H_ff_CQZ_D_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=G(10) I1=H7(4) I2=G(4) I3=H_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=G(10) I1=H7(3) I2=G(3) I3=H_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=H_ff_CQZ_D_LUT4_O_7_I3 O=H_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cmd(2) I1=H(3) I2=A_ff_CQZ_D_LUT4_O_I2 I3=H_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I1 I2=G(3) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=H_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 I1=G(3) I2=H7(3) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=H_ff_CQZ_D_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011000000000 +.subckt LUT4 I0=H_ff_CQZ_D_LUT4_O_8_I0 I1=H_ff_CQZ_D_LUT4_O_8_I1 I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=H_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=H(2) I1=cmd(2) I2=G(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O O=H_ff_CQZ_D_LUT4_O_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111011100001111 +.subckt LUT4 I0=G(10) I1=H7(2) I2=G(2) I3=H_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=G(10) I1=H7(2) I2=G(2) I3=H_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_6_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=G(1) I1=H7(1) I2=H7(0) I3=G(0) O=H_ff_CQZ_D_LUT4_O_8_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=H_ff_CQZ_D_LUT4_O_9_I3 O=H_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cmd(2) I1=H(1) I2=A_ff_CQZ_D_LUT4_O_I2 I3=H_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3 O=H_ff_CQZ_D_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=G(1) I2=H_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=H_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=G(0) I1=H7(0) I2=G(1) I3=H7(1) O=H_ff_CQZ_D_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I1=H7(0) I2=G(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=H_ff_CQZ_D_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011110011111010 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=A_ff_CQZ_D_LUT4_O_I2 O=H_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=Kt(31) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(31) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(30) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(30) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(21) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(21) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(20) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(20) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(19) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(19) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(18) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(18) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(17) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(17) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(16) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(16) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(15) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(15) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(14) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(14) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(13) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(13) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(12) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(12) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(29) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(29) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(11) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(11) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(10) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(10) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(9) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(9) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(8) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(8) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(7) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(7) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(6) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(6) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(5) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(5) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(4) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(4) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(3) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(3) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(2) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(2) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(28) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(28) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(1) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(1) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(0) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(0) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(27) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(27) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(26) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(26) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(25) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(25) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(24) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(24) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(23) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(23) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Kt(22) D=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(22) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:653.9-729.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=Wt(31) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(30) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(21) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(20) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(19) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(18) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(17) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(16) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(15) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(14) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(13) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(12) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(29) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(11) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(10) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(9) D=text_i_LUT4_I2_O(9) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(8) D=text_i_LUT4_I2_O(8) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(7) D=text_i_LUT4_I2_O(7) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(6) D=text_i_LUT4_I2_O(6) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(5) D=text_i_LUT4_I2_O(5) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(4) D=text_i_LUT4_I2_O(4) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(3) D=text_i_LUT4_I2_O(3) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(2) D=text_i_LUT4_I2_O(2) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(28) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(1) D=text_i_LUT4_I2_O(1) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(0) D=text_i_LUT4_I2_O(0) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(27) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(26) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(25) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(24) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(23) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=Wt(22) D=G(10) QCK=$iopadmap$clk_i QEN=Wt_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=Wt_ff_CQZ_QEN O=Wt_ff_CQZ_QEN_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O O=Wt_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=busy O=busy_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_LUT4_I3_O I2=busy_LUT4_I3_O_LUT4_I1_I2 I3=busy_LUT4_I3_O_LUT4_I1_I3 O=busy_LUT4_I3_O_LUT4_I1_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I1_I2_LUT4_O_I0 I1=busy_LUT4_I3_O_LUT4_I1_I2_LUT4_O_I1 I2=read_counter(1) I3=read_counter(2) O=busy_LUT4_I3_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100101000000000 +.subckt LUT4 I0=G(10) I1=read_counter(0) I2=D(7) I3=C(7) O=busy_LUT4_I3_O_LUT4_I1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=G(10) I1=read_counter(0) I2=B(7) I3=A(7) O=busy_LUT4_I3_O_LUT4_I1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I0 I1=busy_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I1 I2=read_counter(2) I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110000001010 +.subckt LUT4 I0=G(10) I1=read_counter(0) I2=H(7) I3=G(7) O=busy_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=G(10) I1=read_counter(0) I2=F(7) I3=E(7) O=busy_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10101100 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_I0 I1=read_counter(2) I2=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_I2 I3=busy_LUT4_I3_O_LUT4_I3_1_O O=busy_LUT4_I3_O_LUT4_I1_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I0 I1=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1 I2=read_counter(2) I3=busy_LUT4_I3_O_LUT4_I3_3_O O=busy_LUT4_I3_O_LUT4_I1_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=F(5) I1=E(5) I2=read_counter_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=G(5) I1=H(5) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I0 I1=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1 I2=read_counter(2) I3=busy_LUT4_I3_O_LUT4_I3_4_O O=busy_LUT4_I3_O_LUT4_I1_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=F(4) I1=E(4) I2=read_counter_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=G(4) I1=H(4) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I0 I1=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I1 I2=read_counter(2) I3=busy_LUT4_I3_O_LUT4_I3_5_O O=busy_LUT4_I3_O_LUT4_I1_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=F(3) I1=E(3) I2=read_counter_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=G(3) I1=H(3) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I0 I1=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1 I2=read_counter(2) I3=busy_LUT4_I3_O_LUT4_I3_6_O O=busy_LUT4_I3_O_LUT4_I1_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=F(2) I1=E(2) I2=read_counter_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=G(2) I1=H(2) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I0 I1=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I1 I2=read_counter(2) I3=busy_LUT4_I3_O_LUT4_I3_7_O O=busy_LUT4_I3_O_LUT4_I1_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=F(1) I1=E(1) I2=read_counter_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=G(1) I1=H(1) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I0 I1=read_counter(2) I2=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I2 I3=busy_LUT4_I3_O_LUT4_I3_8_O O=busy_LUT4_I3_O_LUT4_I1_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=G(0) I1=H(0) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=E(0) I1=F(0) I2=read_counter(0) I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=G(8) I1=H(8) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=E(8) I1=F(8) I2=read_counter(0) I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I1_O_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_I0 I1=busy_LUT4_I3_O_LUT4_I3_I1 I2=busy_LUT4_I3_O_LUT4_I3_I2 I3=busy_LUT4_I3_O O=busy_LUT4_I3_O_LUT4_I1_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_1_I0 I1=busy_LUT4_I3_O_LUT4_I3_1_I1 I2=read_counter(2) I3=busy_LUT4_I3_O O=busy_LUT4_I3_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=C(8) I1=D(8) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=A(8) I1=B(8) I2=read_counter(0) I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I3_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_2_I0 I1=busy_LUT4_I3_O_LUT4_I3_2_I1 I2=busy_LUT4_I3_O_LUT4_I3_2_I2 I3=busy_LUT4_I3_O O=busy_LUT4_I3_O_LUT4_I1_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=F(6) I1=E(6) I2=read_counter_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I3_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=read_counter(1) I1=H(6) I2=read_counter(0) I3=busy_LUT4_I3_O_LUT4_I3_2_I1_LUT4_O_I3 O=busy_LUT4_I3_O_LUT4_I3_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=G(6) I1=read_counter(1) I2=read_counter(0) I3=read_counter(2) O=busy_LUT4_I3_O_LUT4_I3_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_2_I2_LUT4_O_I0 I1=busy_LUT4_I3_O_LUT4_I3_2_I2_LUT4_O_I1 I2=read_counter(1) I3=read_counter(2) O=busy_LUT4_I3_O_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=G(10) I1=read_counter(0) I2=B(6) I3=A(6) O=busy_LUT4_I3_O_LUT4_I3_2_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=G(10) I1=read_counter(0) I2=D(6) I3=C(6) O=busy_LUT4_I3_O_LUT4_I3_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_3_I0 I1=busy_LUT4_I3_O_LUT4_I3_3_I1 I2=read_counter(2) I3=busy_LUT4_I3_O O=busy_LUT4_I3_O_LUT4_I3_3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=A(5) I1=B(5) I2=read_counter(0) I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I3_3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=C(5) I1=D(5) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I3_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_4_I0 I1=busy_LUT4_I3_O_LUT4_I3_4_I1 I2=read_counter(2) I3=busy_LUT4_I3_O O=busy_LUT4_I3_O_LUT4_I3_4_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=A(4) I1=B(4) I2=read_counter(0) I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I3_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=C(4) I1=D(4) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I3_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_5_I0 I1=busy_LUT4_I3_O_LUT4_I3_5_I1 I2=read_counter(2) I3=busy_LUT4_I3_O O=busy_LUT4_I3_O_LUT4_I3_5_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=A(3) I1=B(3) I2=read_counter(0) I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I3_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=C(3) I1=D(3) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I3_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_6_I0 I1=busy_LUT4_I3_O_LUT4_I3_6_I1 I2=read_counter(2) I3=busy_LUT4_I3_O O=busy_LUT4_I3_O_LUT4_I3_6_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=A(2) I1=B(2) I2=read_counter(0) I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I3_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=C(2) I1=D(2) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I3_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_7_I0 I1=busy_LUT4_I3_O_LUT4_I3_7_I1 I2=read_counter(2) I3=busy_LUT4_I3_O O=busy_LUT4_I3_O_LUT4_I3_7_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=A(1) I1=B(1) I2=read_counter(0) I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I3_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010110000000000 +.subckt LUT4 I0=C(1) I1=D(1) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I3_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101000001100 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_8_I0 I1=busy_LUT4_I3_O_LUT4_I3_8_I1 I2=read_counter(2) I3=busy_LUT4_I3_O O=busy_LUT4_I3_O_LUT4_I3_8_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=A(0) I1=B(0) I2=read_counter(0) I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I3_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=C(0) I1=D(0) I2=read_counter(1) I3=read_counter(0) O=busy_LUT4_I3_O_LUT4_I3_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000010100000011 +.subckt LUT4 I0=G(9) I1=read_counter(0) I2=busy_LUT4_I3_O_LUT4_I3_I0_LUT4_O_I2 I3=read_counter(1) O=busy_LUT4_I3_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000001000100 +.subckt LUT4 I0=G(10) I1=read_counter_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 I2=E(9) I3=F(9) O=busy_LUT4_I3_O_LUT4_I3_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=read_counter(1) I1=H(9) I2=read_counter(0) I3=read_counter(2) O=busy_LUT4_I3_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=busy_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I0 I1=busy_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1 I2=read_counter(1) I3=read_counter(2) O=busy_LUT4_I3_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=G(10) I1=read_counter(0) I2=B(9) I3=A(9) O=busy_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt LUT4 I0=G(10) I1=read_counter(0) I2=D(9) I3=C(9) O=busy_LUT4_I3_O_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01010011 +.subckt ff CQZ=busy D=busy_ff_CQZ_D QCK=$iopadmap$clk_i QEN=busy_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=busy_ff_CQZ_D_LUT4_O_I2 I3=cmd(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=round(1) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=round(5) I2=round(4) I3=round(6) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=round(4) I1=round(5) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 I3=round(6) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=round(0) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I2=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I3=round(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I2_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_27_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_I1_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O I3=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 I1=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I1=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001111111 +.subckt LUT4 I0=round(0) I1=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I3=round(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I3=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I3=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010001111 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1 I3=round_ff_CQZ_D_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=round(0) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=round(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(3) I3=round(2) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I1=round(4) I2=round(5) I3=round(6) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111111110001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_I2_LUT4_O_I0 I1=round(0) I2=round(1) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101011100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=A_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I3=round_ff_CQZ_D_LUT4_O_4_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I2 I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2_LUT4_I3_O I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I1 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I1_LUT4_O_I1 I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000010111011 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=G(10) I1=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111100000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_10_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_10_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_10_I0_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_10_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I1 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O I2=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_11_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I0_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I2_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I0_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I0_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I0_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I1 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I1_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I1_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I0 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_12_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I2_LUT4_O_I1_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I2_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I2_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_13_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_14_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I1 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I0 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I0_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0 I3=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011111111111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I2_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I2_LUT4_O_I1 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I0_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I0_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I1=round(0) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I0_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=G(10) I1=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011100000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_2_O_LUT4_I1_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I1 I1=round(0) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I2_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I0 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_19_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2_LUT4_O_I3 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=round(0) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)" +.param INIT 0000001100000101 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O I1=round_ff_CQZ_D_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_O_LUT4_I2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I0_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I0_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=G(10) I1=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=round(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I0_LUT4_O_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111110 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I2_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_9_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_I1_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_22_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_22_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_22_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I0_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I0_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=G(10) I1=G(10) I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I0_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I0 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_I1_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011111000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O I2=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100110011 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_25_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_25_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_25_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101001100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0_LUT4_O_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I0_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_25_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I0_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I0_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_O_LUT4_I2_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I0_LUT4_O_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I3_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1 I3=round_ff_CQZ_D_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_24_I2_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_27_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_27_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_27_I0_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_27_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1100110000001110 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_27_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010001100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I2_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_29_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_O_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_29_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_29_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001110 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_29_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000011 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I0_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I0 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I2_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=G(10) I1=round(1) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I2 I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110001011111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I3 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I0_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_I1_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I0_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I2_LUT4_O_I1_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110100000000 +.subckt LUT4 I0=round(0) I1=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=round(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I1=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_2_I1_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I0_LUT4_O_I0_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_18_I1_LUT4_O_I0_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=round(2) I2=round(3) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111111111111 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I1 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I1 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_I1_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3_LUT4_I1_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000101100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I2_LUT4_O_I1_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I0_LUT4_O_I2_LUT4_I2_O I3=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I2 I3=$iopadmap$rst_i O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)" +.param INIT 0000000000011111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I3 I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_1_I3 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I2_LUT4_O_I1_LUT4_O_I1_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_I2_I0_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I2_LUT4_O_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110111011100000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_17_I0_LUT4_O_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_21_I2_LUT4_O_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_7_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011010100000000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I1_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I2_LUT4_O_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=round(0) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=round(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)" +.param INIT 0000000000001011 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I1_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=G(10) I2=round_ff_CQZ_D_LUT4_O_4_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_9_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_9_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_9_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_23_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I3_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_9_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I0_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_9_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I1_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_26_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_O_LUT4_I2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_20_I2_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I1_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I1=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I3=round(0) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111101110111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I3=round(0) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)" +.param INIT 0000000000000111 +.subckt LUT4 I0=round(0) I1=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=round(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110100 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=round(1) I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1 I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_30_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1 I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 I3=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_1_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_1_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_1_O_LUT4_I0_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_2_O_LUT4_I1_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_2_O_LUT4_I1_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_8_I3_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I1_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_2_O_LUT4_I1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_16_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_2_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_O_I2_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I3 I2=round(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_6_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I2_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I1_LUT4_I1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_1_O_LUT4_I1_O_LUT4_I3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 00000001 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1 I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O I1=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=G(10) I1=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(0) I3=round(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I2=round(1) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O I2=$iopadmap$rst_i I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(1) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2 I3=round_ff_CQZ_D_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=round(0) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I3=round(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_I2 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)" +.param INIT 0000000100000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_I2_I0_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_1_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_O_LUT4_I2_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I3_LUT4_O_I0 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_O_LUT4_I3_I0 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=G(10) I1=round(1) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(2) I3=round(3) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I0_LUT4_I2_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0 I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I1 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_O_LUT4_I1_O_LUT4_I0_I1_LUT4_O_I1_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O I3=round(0) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=round(0) I1=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I2=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I3=round(1) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O_LUT4_I0_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111000000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3_LUT4_I2_O I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2_LUT4_I3_O O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3_LUT4_I2_O I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I0_O_LUT4_I1_O_LUT4_O_28_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_O_LUT4_I2_O_LUT4_I0_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_I1_LUT4_O_I2_LUT4_O_I2 I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_O_LUT4_I2_I0_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=round(1) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=round(1) I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=round(1) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I2_1_O_LUT4_I0_I2_LUT4_I3_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=round(4) I2=round(5) I3=round(6) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=round(5) I2=round(4) I3=round(6) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(2) I3=round(3) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_4_I2 I2=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I0_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(1) I3=round(0) O=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=cmd(1) I3=busy_ff_CQZ_D O=busy_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=cmd(2) I3=$iopadmap$rst_i O=H_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(30) I3=cmd(2) O=H0_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(29) I3=cmd(2) O=H0_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(9) I3=cmd(2) O=H0_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(6) I3=cmd(2) O=H0_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(5) I3=cmd(2) O=H0_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(2) I3=cmd(2) O=H0_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(1) I3=cmd(2) O=H0_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(0) I3=cmd(2) O=H0_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(31) I3=cmd(2) O=H1_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(29) I3=cmd(2) O=H1_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(28) I3=cmd(2) O=H1_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(27) I3=cmd(2) O=H1_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(27) I3=cmd(2) O=H0_ff_CQZ_D(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(25) I3=cmd(2) O=H1_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(24) I3=cmd(2) O=H1_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(22) I3=cmd(2) O=H1_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(21) I3=cmd(2) O=H1_ff_CQZ_D(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(18) I3=cmd(2) O=H1_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(17) I3=cmd(2) O=H1_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(16) I3=cmd(2) O=H1_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(15) I3=cmd(2) O=H1_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(13) I3=cmd(2) O=H1_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(11) I3=cmd(2) O=H1_ff_CQZ_D(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(25) I3=cmd(2) O=H0_ff_CQZ_D(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(10) I3=cmd(2) O=H1_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(9) I3=cmd(2) O=H1_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(7) I3=cmd(2) O=H1_ff_CQZ_D(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(2) I3=cmd(2) O=H1_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=B(0) I3=cmd(2) O=H1_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(31) I3=cmd(2) O=H3_ff_CQZ_D(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(29) I3=cmd(2) O=H3_ff_CQZ_D(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(26) I3=cmd(2) O=H3_ff_CQZ_D(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(24) I3=cmd(2) O=H3_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(22) I3=cmd(2) O=H3_ff_CQZ_D(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(19) I3=cmd(2) O=H0_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(19) I3=cmd(2) O=H3_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(18) I3=cmd(2) O=H3_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(17) I3=cmd(2) O=H3_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(16) I3=cmd(2) O=H3_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(15) I3=cmd(2) O=H3_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(14) I3=cmd(2) O=H3_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(13) I3=cmd(2) O=H3_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(12) I3=cmd(2) O=H3_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(10) I3=cmd(2) O=H3_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(8) I3=cmd(2) O=H3_ff_CQZ_D(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(16) I3=cmd(2) O=H0_ff_CQZ_D(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(5) I3=cmd(2) O=H3_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(4) I3=cmd(2) O=H3_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(3) I3=cmd(2) O=H3_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=D(1) I3=cmd(2) O=H3_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(30) I3=cmd(2) O=H4_ff_CQZ_D(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(28) I3=cmd(2) O=H4_ff_CQZ_D(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(24) I3=cmd(2) O=H4_ff_CQZ_D(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(19) I3=cmd(2) O=H4_ff_CQZ_D(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(18) I3=cmd(2) O=H4_ff_CQZ_D(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(17) I3=cmd(2) O=H4_ff_CQZ_D(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(15) I3=cmd(2) O=H0_ff_CQZ_D(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(14) I3=cmd(2) O=H4_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(12) I3=cmd(2) O=H4_ff_CQZ_D(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(9) I3=cmd(2) O=H4_ff_CQZ_D(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(6) I3=cmd(2) O=H4_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(5) I3=cmd(2) O=H4_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(4) I3=cmd(2) O=H4_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(3) I3=cmd(2) O=H4_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(2) I3=cmd(2) O=H4_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(1) I3=cmd(2) O=H4_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=E(0) I3=cmd(2) O=H4_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(14) I3=cmd(2) O=H0_ff_CQZ_D(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(13) I3=cmd(2) O=H0_ff_CQZ_D(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=A(10) I3=cmd(2) O=H0_ff_CQZ_D(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt ff CQZ=cmd(3) D=cmd_i_LUT4_I2_O(3) QCK=$iopadmap$clk_i QEN=cmd_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:169.9-182.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=cmd(2) D=cmd_i_LUT4_I2_O(2) QCK=$iopadmap$clk_i QEN=cmd_ff_CQZ_1_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:169.9-182.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=cmd(1) D=cmd_i_LUT4_I2_O(1) QCK=$iopadmap$clk_i QEN=cmd_ff_CQZ_3_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:169.9-182.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=cmd(0) D=cmd_i_LUT4_I2_O(0) QCK=$iopadmap$clk_i QEN=cmd_ff_CQZ_3_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:169.9-182.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=busy I3=cmd_ff_CQZ_1_QEN O=cmd_ff_CQZ_3_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$cmd_i(1) I3=cmd_ff_CQZ_QEN O=cmd_i_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$cmd_i(0) I3=cmd_ff_CQZ_QEN O=cmd_i_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$cmd_i(2) I3=$iopadmap$rst_i O=cmd_i_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=busy I3=$iopadmap$rst_i O=cmd_i_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$cmd_w_i I3=$iopadmap$rst_i O=cmd_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=$iopadmap$cmd_w_i O=cmd_ff_CQZ_1_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt ff CQZ=read_counter(2) D=read_counter_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=read_counter_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=read_counter(1) D=read_counter_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=read_counter_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=read_counter(0) D=read_counter_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=read_counter_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$rst_i I3=read_counter_ff_CQZ_D_LUT4_O_I3 O=read_counter_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=cmd(0) I1=read_counter(1) I2=read_counter(0) I3=$iopadmap$rst_i O=read_counter_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101011 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=cmd(0) I3=read_counter(0) O=read_counter_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=read_counter(0) I1=read_counter(1) I2=cmd(0) I3=read_counter(2) O=read_counter_ff_CQZ_D_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100001110 +.subckt LUT4 I0=G(10) I1=$iopadmap$rst_i I2=cmd(0) I3=read_counter_ff_CQZ_QEN_LUT4_O_I3 O=read_counter_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11111110 +.subckt LUT4 I0=G(10) I1=busy I2=read_counter(1) I3=read_counter_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 O=read_counter_ff_CQZ_QEN_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=G(10) I1=G(10) I2=read_counter(2) I3=read_counter(0) O=read_counter_ff_CQZ_QEN_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt ff CQZ=round(6) D=round_ff_CQZ_D(6) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=round(5) D=round_ff_CQZ_D(5) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=round(4) D=round_ff_CQZ_D(4) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=round(3) D=round_ff_CQZ_D(3) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=round(2) D=round_ff_CQZ_D(2) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=round(1) D=round_ff_CQZ_D(1) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt ff CQZ=round(0) D=round_ff_CQZ_D(0) QCK=$iopadmap$clk_i QEN=$auto$hilomap.cc:39:hilomap_worker$30534 QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:217.9-647.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87" +.subckt LUT4 I0=G(10) I1=G(10) I2=round_ff_CQZ_D_LUT4_O_I2 I3=$iopadmap$rst_i O=round_ff_CQZ_D(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O I1=round(4) I2=round(5) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=round_ff_CQZ_D(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=round(4) I3=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O O=round_ff_CQZ_D(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=round_ff_CQZ_D_LUT4_O_4_I3 I1=round(2) I2=round(3) I3=H_ff_CQZ_D_LUT4_O_5_I0 O=round_ff_CQZ_D(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=round(2) I3=round_ff_CQZ_D_LUT4_O_4_I3 O=round_ff_CQZ_D(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round_ff_CQZ_D_LUT4_O_4_I3 I3=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 O=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(2) I3=round(3) O=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round(1) I3=round(0) O=round_ff_CQZ_D_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=H_ff_CQZ_D_LUT4_O_5_I0 I2=round(1) I3=round(0) O=round_ff_CQZ_D(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01100000 +.subckt LUT4 I0=G(10) I1=Wt_ff_CQZ_QEN I2=$iopadmap$rst_i I3=round(0) O=round_ff_CQZ_D(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=G(10) I1=G(10) I2=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 I3=round_ff_CQZ_D_LUT4_O_4_I3_LUT4_I2_O O=round_ff_CQZ_D_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=round(5) I2=round(4) I3=round(6) O=round_ff_CQZ_D_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$text_i(9) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O O=text_i_LUT4_I2_O(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$text_i(8) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O O=text_i_LUT4_I2_O(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$text_i(7) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O O=text_i_LUT4_I2_O(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$text_i(6) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O O=text_i_LUT4_I2_O(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$text_i(5) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O O=text_i_LUT4_I2_O(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$text_i(4) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O O=text_i_LUT4_I2_O(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$text_i(3) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O O=text_i_LUT4_I2_O(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$text_i(2) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O O=text_i_LUT4_I2_O(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$text_i(1) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O O=text_i_LUT4_I2_O(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=G(10) I1=G(10) I2=$iopadmap$text_i(0) I3=busy_ff_CQZ_D_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I3_2_O_LUT4_I2_O_LUT4_I3_1_O_LUT4_I1_O O=text_i_LUT4_I2_O(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt ff CQZ=$iopadmap$text_o(9) D=busy_LUT4_I3_O_LUT4_I1_O(9) QCK=$iopadmap$clk_i QEN=text_o_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$text_o(8) D=busy_LUT4_I3_O_LUT4_I1_O(8) QCK=$iopadmap$clk_i QEN=text_o_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$text_o(7) D=busy_LUT4_I3_O_LUT4_I1_O(7) QCK=$iopadmap$clk_i QEN=text_o_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$text_o(6) D=busy_LUT4_I3_O_LUT4_I1_O(6) QCK=$iopadmap$clk_i QEN=text_o_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$text_o(5) D=busy_LUT4_I3_O_LUT4_I1_O(5) QCK=$iopadmap$clk_i QEN=text_o_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$text_o(4) D=busy_LUT4_I3_O_LUT4_I1_O(4) QCK=$iopadmap$clk_i QEN=text_o_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$text_o(3) D=busy_LUT4_I3_O_LUT4_I1_O(3) QCK=$iopadmap$clk_i QEN=text_o_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$text_o(2) D=busy_LUT4_I3_O_LUT4_I1_O(2) QCK=$iopadmap$clk_i QEN=text_o_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$text_o(1) D=busy_LUT4_I3_O_LUT4_I1_O(1) QCK=$iopadmap$clk_i QEN=text_o_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt ff CQZ=$iopadmap$text_o(0) D=busy_LUT4_I3_O_LUT4_I1_O(0) QCK=$iopadmap$clk_i QEN=text_o_ff_CQZ_QEN QRT=G(10) QST=G(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/git/yosys-testing/Designs/sha256/rtl/sha256.v:734.9-771.12|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84" +.subckt LUT4 I0=G(10) I1=G(10) I2=cmd(0) I3=$iopadmap$rst_i O=text_o_ff_CQZ_QEN +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.end diff --git a/BENCHMARK/unsigned_mult_80/rtl/unsigned_mult_80.v b/BENCHMARK/unsigned_mult_80/rtl/unsigned_mult_80.v new file mode 100644 index 00000000..f88347f2 --- /dev/null +++ b/BENCHMARK/unsigned_mult_80/rtl/unsigned_mult_80.v @@ -0,0 +1,10 @@ +module unsigned_mult_80 (out, a, b); +output [40:0] out; +wire [80:0] mult_wire; + input [40:0] a; + input [40:0] b; + + assign mult_wire = a * b; + assign out = mult_wire[80:40] | mult_wire[39:0]; + +endmodule diff --git a/BENCHMARK/unsigned_mult_80/unsigned_mult_80_yosys.blif b/BENCHMARK/unsigned_mult_80/unsigned_mult_80_yosys.blif new file mode 100644 index 00000000..96b585b2 --- /dev/null +++ b/BENCHMARK/unsigned_mult_80/unsigned_mult_80_yosys.blif @@ -0,0 +1,23940 @@ +# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os) + +.model unsigned_mult_80 +.inputs a(0) a(1) a(2) a(3) a(4) a(5) a(6) a(7) a(8) a(9) a(10) a(11) a(12) a(13) a(14) a(15) a(16) a(17) a(18) a(19) a(20) a(21) a(22) a(23) a(24) a(25) a(26) a(27) a(28) a(29) a(30) a(31) a(32) a(33) a(34) a(35) a(36) a(37) a(38) a(39) a(40) b(0) b(1) b(2) b(3) b(4) b(5) b(6) b(7) b(8) b(9) b(10) b(11) b(12) b(13) b(14) b(15) b(16) b(17) b(18) b(19) b(20) b(21) b(22) b(23) b(24) b(25) b(26) b(27) b(28) b(29) b(30) b(31) b(32) b(33) b(34) b(35) b(36) b(37) b(38) b(39) b(40) +.outputs out(0) out(1) out(2) out(3) out(4) out(5) out(6) out(7) out(8) out(9) out(10) out(11) out(12) out(13) out(14) out(15) out(16) out(17) out(18) out(19) out(20) out(21) out(22) out(23) out(24) out(25) out(26) out(27) out(28) out(29) out(30) out(31) out(32) out(33) out(34) out(35) out(36) out(37) out(38) out(39) out(40) +.names $false +.names $true +1 +.names $undef +.subckt logic_0 a=mult_wire(0) +.subckt in_buff A=a(0) Q=$iopadmap$a(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(1) Q=$iopadmap$a(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(10) Q=$iopadmap$a(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(11) Q=$iopadmap$a(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(12) Q=$iopadmap$a(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(13) Q=$iopadmap$a(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(14) Q=$iopadmap$a(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(15) Q=$iopadmap$a(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(16) Q=$iopadmap$a(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(17) Q=$iopadmap$a(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(18) Q=$iopadmap$a(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(19) Q=$iopadmap$a(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(2) Q=$iopadmap$a(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(20) Q=$iopadmap$a(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(21) Q=$iopadmap$a(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(22) Q=$iopadmap$a(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(23) Q=$iopadmap$a(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(24) Q=$iopadmap$a(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(25) Q=$iopadmap$a(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(26) Q=$iopadmap$a(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(27) Q=$iopadmap$a(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(28) Q=$iopadmap$a(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(29) Q=$iopadmap$a(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(3) Q=$iopadmap$a(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(30) Q=$iopadmap$a(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(31) Q=$iopadmap$a(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(32) Q=$iopadmap$a(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(33) Q=$iopadmap$a(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(34) Q=$iopadmap$a(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(35) Q=$iopadmap$a(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(36) Q=$iopadmap$a(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(37) Q=$iopadmap$a(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(38) Q=$iopadmap$a(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(39) Q=$iopadmap$a(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(4) Q=$iopadmap$a(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(40) Q=$iopadmap$a(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(5) Q=$iopadmap$a(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(6) Q=$iopadmap$a(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(7) Q=$iopadmap$a(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(8) Q=$iopadmap$a(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=a(9) Q=$iopadmap$a(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(0) Q=$iopadmap$b(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(1) Q=$iopadmap$b(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(10) Q=$iopadmap$b(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(11) Q=$iopadmap$b(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(12) Q=$iopadmap$b(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(13) Q=$iopadmap$b(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(14) Q=$iopadmap$b(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(15) Q=$iopadmap$b(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(16) Q=$iopadmap$b(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(17) Q=$iopadmap$b(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(18) Q=$iopadmap$b(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(19) Q=$iopadmap$b(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(2) Q=$iopadmap$b(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(20) Q=$iopadmap$b(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(21) Q=$iopadmap$b(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(22) Q=$iopadmap$b(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(23) Q=$iopadmap$b(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(24) Q=$iopadmap$b(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(25) Q=$iopadmap$b(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(26) Q=$iopadmap$b(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(27) Q=$iopadmap$b(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(28) Q=$iopadmap$b(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(29) Q=$iopadmap$b(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(3) Q=$iopadmap$b(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(30) Q=$iopadmap$b(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(31) Q=$iopadmap$b(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(32) Q=$iopadmap$b(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(33) Q=$iopadmap$b(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(34) Q=$iopadmap$b(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(35) Q=$iopadmap$b(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(36) Q=$iopadmap$b(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(37) Q=$iopadmap$b(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(38) Q=$iopadmap$b(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(39) Q=$iopadmap$b(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(4) Q=$iopadmap$b(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(40) Q=$iopadmap$b(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(5) Q=$iopadmap$b(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(6) Q=$iopadmap$b(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(7) Q=$iopadmap$b(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(8) Q=$iopadmap$b(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt in_buff A=b(9) Q=$iopadmap$b(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45" +.subckt out_buff A=$iopadmap$out(0) Q=out(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(1) Q=out(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(10) Q=out(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(11) Q=out(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(12) Q=out(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(13) Q=out(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(14) Q=out(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(15) Q=out(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(16) Q=out(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(17) Q=out(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(18) Q=out(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(19) Q=out(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(2) Q=out(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(20) Q=out(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(21) Q=out(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(22) Q=out(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(23) Q=out(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(24) Q=out(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(25) Q=out(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(26) Q=out(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(27) Q=out(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(28) Q=out(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(29) Q=out(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(3) Q=out(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(30) Q=out(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(31) Q=out(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(32) Q=out(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(33) Q=out(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(34) Q=out(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(35) Q=out(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(36) Q=out(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(37) Q=out(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(38) Q=out(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(39) Q=out(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(4) Q=out(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=mult_wire(80) Q=out(40) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(5) Q=out(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(6) Q=out(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(7) Q=out(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(8) Q=out(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt out_buff A=$iopadmap$out(9) Q=out(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46" +.subckt LUT4 I0=out_LUT4_O_I0 I1=out_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=$iopadmap$out(37) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101110111110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1 I2=out_LUT4_O_1_I2 I3=out_LUT4_O_1_I3 O=$iopadmap$out(31) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111110 +.subckt LUT4 I0=out_LUT4_O_10_I0 I1=out_LUT4_O_10_I1 I2=out_LUT4_O_10_I2 I3=out_LUT4_O_10_I3 O=$iopadmap$out(34) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110111111110110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_8_I0_LUT4_O_I2 I2=out_LUT4_O_8_I0_LUT4_O_I1 I3=out_LUT4_O_13_I2_LUT4_I3_O_LUT4_I2_O O=out_LUT4_O_10_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I1_LUT4_O_I3 I3=out_LUT4_O_9_I1_LUT4_O_I2 O=out_LUT4_O_10_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I2_LUT4_O_I1 I2=out_LUT4_O_11_I3 I3=out_LUT4_O_11_I0 O=out_LUT4_O_10_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I3_LUT4_O_I2_LUT4_I3_O I2=out_LUT4_O_10_I2_LUT4_O_I1 I3=out_LUT4_O_10_I3_LUT4_I2_O O=out_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_10_I3 I3=out_LUT4_O_9_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_10_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3 O=out_LUT4_O_10_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I2=$iopadmap$a(0) I3=$iopadmap$b(30) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(15) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(13) I2=$iopadmap$a(17) I3=$iopadmap$b(12) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(18) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(10) I2=$iopadmap$a(20) I3=$iopadmap$b(9) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(17) I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(9) I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(7) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(22) I2=$iopadmap$a(9) I3=$iopadmap$b(21) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(10) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(19) I2=$iopadmap$a(12) I3=$iopadmap$b(18) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(15) I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(12) I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(13) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(16) I2=$iopadmap$a(15) I3=$iopadmap$b(15) O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000100010 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_38_I1_LUT4_O_I2_LUT4_O_I3 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(31) I2=$iopadmap$a(1) I3=$iopadmap$b(30) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(1) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(29) I3=$iopadmap$a(2) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(29) I2=$iopadmap$a(2) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(28) I2=$iopadmap$a(4) I3=$iopadmap$b(27) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=$iopadmap$b(32) I3=$iopadmap$a(0) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(3) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(28) I2=$iopadmap$a(5) I3=$iopadmap$b(27) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(31) I3=$iopadmap$b(30) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(4) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(26) I3=$iopadmap$a(5) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(7) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(23) I2=$iopadmap$a(8) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(22) I2=$iopadmap$a(10) I3=$iopadmap$b(21) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(26) I2=$iopadmap$a(5) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(25) I2=$iopadmap$a(7) I3=$iopadmap$b(24) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(6) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(25) I2=$iopadmap$a(8) I3=$iopadmap$b(24) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(23) I3=$iopadmap$a(8) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(11) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(19) I2=$iopadmap$a(13) I3=$iopadmap$b(18) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(10) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(21) I3=$iopadmap$b(8) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(7) I2=$iopadmap$a(23) I3=$iopadmap$b(6) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(5) I2=$iopadmap$a(23) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(20) I2=$iopadmap$b(8) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(18) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(16) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(13) I2=$iopadmap$a(18) I3=$iopadmap$b(12) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(19) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(10) I2=$iopadmap$a(21) I3=$iopadmap$b(9) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(13) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(14) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(16) I2=$iopadmap$a(16) I3=$iopadmap$b(15) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(16) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(32) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(1) I2=$iopadmap$a(34) I3=$iopadmap$b(0) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(31) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(29) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(28) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(31) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(1) I2=$iopadmap$a(33) I3=$iopadmap$b(0) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(30) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(29) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(27) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(30) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(1) I2=$iopadmap$a(32) I3=$iopadmap$b(0) O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_11_I0 I1=out_LUT4_O_11_I1 I2=out_LUT4_O_11_I2 I3=out_LUT4_O_11_I3 O=$iopadmap$out(33) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I3 I3=out_LUT4_O_12_I2 O=out_LUT4_O_11_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_11_I3_LUT4_O_I3 I2=out_LUT4_O_11_I3_LUT4_O_I2 I3=out_LUT4_O_11_I1 O=out_LUT4_O_10_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I2_LUT4_O_I3 I3=out_LUT4_O_12_I2_LUT4_O_I2 O=out_LUT4_O_11_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_13_I2_LUT4_I3_O_LUT4_I2_O I1=out_LUT4_O_12_I1_LUT4_O_I3 I2=out_LUT4_O_12_I1_LUT4_O_I2 I3=out_LUT4_O_11_I2_LUT4_O_I3 O=out_LUT4_O_11_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_8_I0_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_8_I0_LUT4_O_I2_LUT4_O_I0 O=out_LUT4_O_11_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_I2_O I2=out_LUT4_O_11_I3 I3=out_LUT4_O_12_I2 O=out_LUT4_O_11_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_11_I3_LUT4_O_I2 I3=out_LUT4_O_11_I3_LUT4_O_I3 O=out_LUT4_O_11_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_11_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_11_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_13_I2_LUT4_I3_O_LUT4_I2_O I1=out_LUT4_O_12_I1 I2=out_LUT4_O_12_I2 I3=out_LUT4_O_12_I3 O=$iopadmap$out(32) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011001101111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_11_I2_LUT4_O_I3 I3=out_LUT4_O_12_I1 O=out_LUT4_O_8_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I1_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3 O=out_LUT4_O_12_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(40) I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(30) I3=$iopadmap$b(40) O=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(40) I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(29) I3=$iopadmap$b(40) O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(32) I3=$iopadmap$a(39) O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(31) I3=$iopadmap$a(40) O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(35) I3=$iopadmap$a(36) O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(35) I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I3 O=out_LUT4_O_12_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111110110000010 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(30) I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(0) I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$a(2) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(1) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(28) I2=$iopadmap$a(3) I3=$iopadmap$b(27) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(28) I2=$iopadmap$a(2) I3=$iopadmap$b(27) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(29) I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(28) I2=$iopadmap$b(27) I3=out_LUT4_O_38_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(6) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(22) I2=$iopadmap$a(8) I3=$iopadmap$b(21) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(9) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(19) I2=$iopadmap$a(11) I3=$iopadmap$b(18) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(8) I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(11) I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(12) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(16) I2=$iopadmap$a(14) I3=$iopadmap$b(15) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(14) I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(6) I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(3) I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(4) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(25) I2=$iopadmap$a(6) I3=$iopadmap$b(24) O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_12_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I3 I2=out_LUT4_O_1_I1_LUT4_O_I2 I3=out_LUT4_O_12_I3_LUT4_O_I3 O=out_LUT4_O_12_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=out_LUT4_O_1_I2_LUT4_O_I0 I1=out_LUT4_O_1_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3 O=out_LUT4_O_12_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_13_I1 I2=out_LUT4_O_13_I2 I3=out_LUT4_O_13_I3 O=$iopadmap$out(30) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=out_LUT4_O_14_I1 I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I2=out_LUT4_O_2_I1_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_13_I1_LUT4_O_I3 O=out_LUT4_O_13_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I2_LUT4_O_I3 I3=out_LUT4_O_1_I2_LUT4_O_I0 O=out_LUT4_O_13_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I3_LUT4_O_I3 I3=out_LUT4_O_13_I2 O=out_LUT4_O_13_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=out_LUT4_O_13_I3_LUT4_O_I3 I1=out_LUT4_O_13_I3_LUT4_O_I2 I2=out_LUT4_O_13_I2_LUT4_I3_O I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_I2_O O=out_LUT4_O_13_I2_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I3_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1 O=out_LUT4_O_13_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_13_I3_LUT4_O_I2 I3=out_LUT4_O_13_I3_LUT4_O_I3 O=out_LUT4_O_13_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_14_I0_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_14_I0_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_14_I0_LUT4_O_I2 O=out_LUT4_O_13_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=out_LUT4_O_17_I2_LUT4_I3_O_LUT4_I2_O I1=out_LUT4_O_2_I2_LUT4_O_I2 I2=out_LUT4_O_2_I2_LUT4_O_I1 I3=out_LUT4_O_2_I3_LUT4_I3_O O=out_LUT4_O_13_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=out_LUT4_O_14_I0 I1=out_LUT4_O_14_I1 I2=out_LUT4_O_2_I1_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=$iopadmap$out(29) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111010101011 +.subckt LUT4 I0=out_LUT4_O_2_I2 I1=out_LUT4_O_2_I3 I2=out_LUT4_O_14_I0_LUT4_O_I2 I3=out_LUT4_O_14_I0_LUT4_O_I3 O=out_LUT4_O_14_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3 I3=out_LUT4_O_2_I3_LUT4_O_I2 O=out_LUT4_O_14_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_14_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_14_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_14_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_14_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_14_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_14_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1 I3=out_LUT4_O_14_I1_LUT4_O_I3 O=out_LUT4_O_14_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I1 I3=out_LUT4_O_2_I0_LUT4_O_I2 O=out_LUT4_O_14_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I0 I1=out_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_14_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_14_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=out_LUT4_O_15_I0 I1=out_LUT4_O_15_I1 I2=out_LUT4_O_15_I2 I3=out_LUT4_O_15_I3 O=$iopadmap$out(27) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_16_I2 I3=out_LUT4_O_17_I2_LUT4_I3_O_LUT4_I2_O O=out_LUT4_O_15_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_15_I3_LUT4_O_I3 I2=out_LUT4_O_15_I3_LUT4_O_I2 I3=out_LUT4_O_15_I1 O=out_LUT4_O_2_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_16_I2_LUT4_O_I3 I3=out_LUT4_O_16_I2_LUT4_O_I2 O=out_LUT4_O_15_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_16_I1_LUT4_O_I3 I1=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_15_I2_LUT4_O_I3 O=out_LUT4_O_15_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_14_I1_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_2_I0_LUT4_O_I0 O=out_LUT4_O_15_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_15_I3 I3=out_LUT4_O_16_I2 O=out_LUT4_O_2_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_15_I3_LUT4_O_I2 I3=out_LUT4_O_15_I3_LUT4_O_I3 O=out_LUT4_O_15_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_15_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_15_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_16_I1 I2=out_LUT4_O_16_I2 I3=out_LUT4_O_17_I2_LUT4_I3_O_LUT4_I2_O O=$iopadmap$out(26) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_16_I1_LUT4_O_I3 O=out_LUT4_O_16_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I1_LUT4_O_I3 I2=out_LUT4_O_3_I1_LUT4_O_I2 I3=out_LUT4_O_16_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_16_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_16_I2_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I3 O=out_LUT4_O_16_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(40) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(24) I3=$iopadmap$b(40) O=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(40) I2=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(23) I3=$iopadmap$b(40) O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_17_I1 I2=out_LUT4_O_17_I2 I3=out_LUT4_O_17_I3 O=$iopadmap$out(24) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=out_LUT4_O_18_I1 I1=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_17_I1_LUT4_O_I3 O=out_LUT4_O_17_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I2_LUT4_O_I3 I3=out_LUT4_O_3_I2_LUT4_O_I0 O=out_LUT4_O_17_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I3 I3=out_LUT4_O_17_I2 O=out_LUT4_O_17_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=out_LUT4_O_17_I3_LUT4_O_I3 I1=out_LUT4_O_17_I3_LUT4_O_I2 I2=out_LUT4_O_17_I2_LUT4_I3_O I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_I2_O O=out_LUT4_O_17_I2_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111100000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1 O=out_LUT4_O_17_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_17_I3_LUT4_O_I2 I3=out_LUT4_O_17_I3_LUT4_O_I3 O=out_LUT4_O_17_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_18_I0_LUT4_O_I3_LUT4_O_I3 I2=out_LUT4_O_18_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_18_I0_LUT4_O_I2 O=out_LUT4_O_17_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_21_I3_LUT4_I2_O_LUT4_I2_O I1=out_LUT4_O_4_I2_LUT4_O_I2 I2=out_LUT4_O_4_I2_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_I3_O O=out_LUT4_O_17_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=out_LUT4_O_18_I0 I1=out_LUT4_O_18_I1 I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=$iopadmap$out(23) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111011101011 +.subckt LUT4 I0=out_LUT4_O_4_I2 I1=out_LUT4_O_4_I3 I2=out_LUT4_O_18_I0_LUT4_O_I2 I3=out_LUT4_O_18_I0_LUT4_O_I3 O=out_LUT4_O_18_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I3_LUT4_O_I3 I3=out_LUT4_O_4_I3_LUT4_O_I2 O=out_LUT4_O_18_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_18_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_18_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_18_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_18_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_18_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1 I2=out_LUT4_O_4_I0_LUT4_O_I3 I3=out_LUT4_O_18_I1_LUT4_O_I3 O=out_LUT4_O_18_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_19_I1 I2=out_LUT4_O_19_I2 I3=out_LUT4_O_19_I3 O=$iopadmap$out(21) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I0_LUT4_O_I2 I3=out_LUT4_O_4_I0_LUT4_O_I1 O=out_LUT4_O_19_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I0_LUT4_O_I2 I2=out_LUT4_O_4_I0_LUT4_O_I1 I3=out_LUT4_O_19_I2 O=out_LUT4_O_18_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_19_I2_LUT4_O_I0 I1=out_LUT4_O_19_I2_LUT4_O_I1 I2=out_LUT4_O_20_I3 I3=out_LUT4_O_19_I2_LUT4_O_I3 O=out_LUT4_O_19_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011110001 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I2_LUT4_I0_O I1=out_LUT4_O_22_I2_LUT4_O_I2 I2=out_LUT4_O_22_I2_LUT4_O_I1 I3=out_LUT4_O_22_I3_LUT4_I2_O O=out_LUT4_O_19_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111100000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I2_LUT4_O_I2 I2=out_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_19_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_20_I3_LUT4_O_I3 I3=out_LUT4_O_20_I3_LUT4_O_I1 O=out_LUT4_O_19_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_21_I3_LUT4_I2_O_LUT4_I2_O I1=out_LUT4_O_20_I1_LUT4_O_I3 I2=out_LUT4_O_20_I1_LUT4_O_I2 I3=out_LUT4_O_19_I3_LUT4_O_I3 O=out_LUT4_O_19_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I0 O=out_LUT4_O_19_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I1_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I3 O=out_LUT4_O_1_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(28) I3=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(26) O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(29) O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(1) I2=$iopadmap$a(31) I3=$iopadmap$b(0) O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_1_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_1_I2_LUT4_O_I0 I1=out_LUT4_O_1_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3 O=out_LUT4_O_1_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I2 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(26) I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(24) O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(27) O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(1) I2=$iopadmap$a(29) I3=$iopadmap$b(0) O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I1_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=out_LUT4_O_1_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(2) I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(3) O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(25) I2=$iopadmap$a(5) I3=$iopadmap$b(24) O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(5) I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_10_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(25) O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(28) O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(1) I2=$iopadmap$a(30) I3=$iopadmap$b(0) O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(27) I3=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_12_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=out_LUT4_O_13_I3 I1=out_LUT4_O_1_I3_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I3 O=out_LUT4_O_1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(27) I3=$iopadmap$b(40) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(40) I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(39) I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(29) I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(30) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(37) I2=$iopadmap$a(32) I3=$iopadmap$b(36) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(28) I3=$iopadmap$b(39) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$a(40) I2=$iopadmap$b(29) I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(28) I3=$iopadmap$a(39) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(32) I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(31) I3=$iopadmap$a(38) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(30) I3=$iopadmap$a(39) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(29) I2=$iopadmap$a(40) I3=$iopadmap$b(28) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(36) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(31) I2=$iopadmap$a(38) I3=$iopadmap$b(30) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(40) I3=$iopadmap$b(27) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(29) I3=$iopadmap$a(38) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(34) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(34) I2=$iopadmap$a(36) I3=$iopadmap$b(33) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(35) I2=$iopadmap$a(33) I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(34) I2=$iopadmap$a(35) I3=$iopadmap$b(33) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(36) I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(30) I2=$iopadmap$a(37) I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 I1=out_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_1_I3_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(40) I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(39) I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(30) I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I2=$iopadmap$b(38) I3=$iopadmap$a(31) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(29) I3=$iopadmap$b(39) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(28) I3=$iopadmap$b(40) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(38) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(32) I2=$iopadmap$a(38) I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 O=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(31) I2=$iopadmap$a(40) I3=$iopadmap$b(30) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(35) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(34) I2=$iopadmap$a(37) I3=$iopadmap$b(33) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$a(37) I3=$iopadmap$b(32) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(34) I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$a(40) I3=$iopadmap$b(29) O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_1_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_2_I0 I1=out_LUT4_O_2_I1 I2=out_LUT4_O_2_I2 I3=out_LUT4_O_2_I3 O=$iopadmap$out(28) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110111111110110 +.subckt LUT4 I0=out_LUT4_O_21_I3_LUT4_I2_O_LUT4_I2_O I1=out_LUT4_O_20_I1 I2=out_LUT4_O_20_I2 I3=out_LUT4_O_20_I3 O=$iopadmap$out(20) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110111111110110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_19_I3_LUT4_O_I3 I3=out_LUT4_O_20_I1 O=out_LUT4_O_4_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_20_I1_LUT4_O_I2 I3=out_LUT4_O_20_I1_LUT4_O_I3 O=out_LUT4_O_20_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_20_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(40) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(18) I3=$iopadmap$b(40) O=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_20_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_19_I2_LUT4_O_I1 I3=out_LUT4_O_19_I2_LUT4_O_I0 O=out_LUT4_O_20_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_20_I3_LUT4_O_I1 I2=out_LUT4_O_20_I3_LUT4_O_I2 I3=out_LUT4_O_20_I3_LUT4_O_I3 O=out_LUT4_O_20_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_20_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_20_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_20_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_20_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_21_I0 I1=out_LUT4_O_21_I1 I2=out_LUT4_O_21_I2 I3=out_LUT4_O_21_I3 O=$iopadmap$out(19) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I1 I3=out_LUT4_O_22_I0 O=out_LUT4_O_21_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2 I2=out_LUT4_O_21_I3_LUT4_O_I3 I3=out_LUT4_O_21_I1 O=out_LUT4_O_21_I1_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I1_LUT4_O_I3 I3=out_LUT4_O_22_I1_LUT4_O_I2 O=out_LUT4_O_21_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_22_I2 I1=out_LUT4_O_22_I3 I2=out_LUT4_O_21_I2_LUT4_O_I2 I3=out_LUT4_O_21_I2_LUT4_O_I3 O=out_LUT4_O_21_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3 O=out_LUT4_O_21_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_21_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_20_I3_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_21_I3 I3=out_LUT4_O_22_I1 O=out_LUT4_O_21_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=out_LUT4_O_22_I0_LUT4_O_I3 I1=out_LUT4_O_22_I0_LUT4_O_I2 I2=out_LUT4_O_21_I3_LUT4_I2_O I3=out_LUT4_O_21_I1_LUT4_I3_O O=out_LUT4_O_21_I3_LUT4_I2_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_21_I3_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_O_I3 O=out_LUT4_O_21_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(40) I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(17) I3=$iopadmap$b(40) O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_21_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_22_I0 I1=out_LUT4_O_22_I1 I2=out_LUT4_O_22_I2 I3=out_LUT4_O_22_I3 O=$iopadmap$out(18) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110111111110110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I0_LUT4_O_I2 I3=out_LUT4_O_22_I0_LUT4_O_I3 O=out_LUT4_O_22_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_I3_O_LUT4_I2_O I1=out_LUT4_O_24_I0_LUT4_O_I2 I2=out_LUT4_O_24_I0_LUT4_O_I1 I3=out_LUT4_O_23_I3_LUT4_I2_O O=out_LUT4_O_22_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I1_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I3 O=out_LUT4_O_22_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(40) I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(16) I3=$iopadmap$b(40) O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I2_LUT4_O_I1 I2=out_LUT4_O_22_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I2_LUT4_I0_O O=out_LUT4_O_22_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I2_LUT4_O_I3_LUT4_O_I3 I2=out_LUT4_O_23_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_23_I2_LUT4_O_I2 O=out_LUT4_O_22_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3 I3=out_LUT4_O_21_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3 O=out_LUT4_O_22_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I1 I3=out_LUT4_O_22_I3_LUT4_O_I3 O=out_LUT4_O_21_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(2) I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(0) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(13) I2=$iopadmap$a(2) I3=$iopadmap$b(12) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(3) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(10) I2=$iopadmap$a(5) I3=$iopadmap$b(9) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(5) I3=$iopadmap$b(8) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(7) I2=$iopadmap$a(7) I3=$iopadmap$b(6) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(7) I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(4) I2=$iopadmap$a(9) I3=$iopadmap$b(3) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(4) I2=$iopadmap$b(8) I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(15) I3=$iopadmap$a(0) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(0) I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$a(2) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(3) I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(14) I3=$iopadmap$a(1) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(11) I3=$iopadmap$a(4) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(5) I2=$iopadmap$b(8) I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(6) I3=$iopadmap$b(8) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(7) I2=$iopadmap$a(8) I3=$iopadmap$b(6) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(8) I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(4) I2=$iopadmap$a(10) I3=$iopadmap$b(3) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(15) I2=$iopadmap$a(0) I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$a(6) I2=$iopadmap$b(8) I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$a(7) I3=$iopadmap$b(8) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(9) I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(4) I2=$iopadmap$a(11) I3=$iopadmap$b(3) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(0) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(16) I2=$iopadmap$a(2) I3=$iopadmap$b(15) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(14) I2=$iopadmap$a(2) I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(13) I2=$iopadmap$a(4) I3=$iopadmap$b(12) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_23_I0 I1=out_LUT4_O_23_I1 I2=out_LUT4_O_23_I2 I3=out_LUT4_O_23_I3 O=$iopadmap$out(17) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I1 I3=out_LUT4_O_24_I0 O=out_LUT4_O_23_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2 I2=out_LUT4_O_23_I3_LUT4_O_I3 I3=out_LUT4_O_23_I1 O=out_LUT4_O_22_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I1_LUT4_O_I3 I3=out_LUT4_O_24_I1_LUT4_O_I2 O=out_LUT4_O_23_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I2_LUT4_I0_O I1=out_LUT4_O_24_I3 I2=out_LUT4_O_23_I2_LUT4_O_I2 I3=out_LUT4_O_23_I2_LUT4_O_I3 O=out_LUT4_O_23_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001000001101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I3_LUT4_O_I3 I3=out_LUT4_O_24_I3_LUT4_O_I1 O=out_LUT4_O_23_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_23_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_23_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_22_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_23_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_23_I3 I3=out_LUT4_O_24_I1 O=out_LUT4_O_23_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_23_I3_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I3 O=out_LUT4_O_23_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(40) I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(39) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(16) I3=$iopadmap$b(39) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(15) I3=$iopadmap$b(40) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(26) I3=$iopadmap$a(29) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(31) I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(28) I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(32) I3=$iopadmap$a(23) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(29) I3=$iopadmap$a(26) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(25) I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(35) I3=$iopadmap$a(20) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(19) I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(22) I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(24) I2=$iopadmap$a(23) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(36) I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$a(38) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(37) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(16) I2=$iopadmap$a(39) I3=$iopadmap$b(15) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(31) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(22) I2=$iopadmap$a(33) I3=$iopadmap$b(21) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(34) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(19) I2=$iopadmap$a(36) I3=$iopadmap$b(18) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(33) I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_21_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_23_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_24_I0 I1=out_LUT4_O_24_I1 I2=out_LUT4_O_25_I2_LUT4_O_I2_LUT4_I0_O I3=out_LUT4_O_24_I3 O=$iopadmap$out(16) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111011001101111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I0_LUT4_O_I1 I2=out_LUT4_O_24_I0_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_I3_O_LUT4_I2_O O=out_LUT4_O_24_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=out_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I3 I1=out_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3 O=out_LUT4_O_24_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3 O=out_LUT4_O_24_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(40) I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(39) I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(16) I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=$iopadmap$b(38) I3=$iopadmap$a(17) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(15) I3=$iopadmap$b(39) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(14) I3=$iopadmap$b(40) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(28) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(25) I2=$iopadmap$a(30) I3=$iopadmap$b(24) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(30) I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(27) I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(22) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(31) I2=$iopadmap$a(24) I3=$iopadmap$b(30) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(25) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(28) I2=$iopadmap$a(27) I3=$iopadmap$b(27) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(24) I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(19) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(34) I2=$iopadmap$a(21) I3=$iopadmap$b(33) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(18) I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(21) I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(23) I2=$iopadmap$a(22) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(14) I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(30) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(22) I2=$iopadmap$a(32) I3=$iopadmap$b(21) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(33) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(19) I2=$iopadmap$a(35) I3=$iopadmap$b(18) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(32) I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(36) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(16) I2=$iopadmap$a(38) I3=$iopadmap$b(15) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(35) I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(17) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_22_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(40) I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(39) I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(15) I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(16) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(37) I2=$iopadmap$a(18) I3=$iopadmap$b(36) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(14) I3=$iopadmap$b(39) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(13) I3=$iopadmap$b(40) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(27) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(25) I2=$iopadmap$a(29) I3=$iopadmap$b(24) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(29) I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(26) I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(21) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(31) I2=$iopadmap$a(23) I3=$iopadmap$b(30) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(24) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(28) I2=$iopadmap$a(26) I3=$iopadmap$b(27) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(23) I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(18) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(34) I2=$iopadmap$a(20) I3=$iopadmap$b(33) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(17) I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(20) I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(22) I2=$iopadmap$a(21) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(29) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(22) I2=$iopadmap$a(31) I3=$iopadmap$b(21) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(32) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(19) I2=$iopadmap$a(34) I3=$iopadmap$b(18) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(31) I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(35) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(16) I2=$iopadmap$a(37) I3=$iopadmap$b(15) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$a(37) I3=$iopadmap$b(14) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(34) I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(23) I3=$iopadmap$a(32) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(20) I3=$iopadmap$a(35) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(34) I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(17) I3=$iopadmap$a(38) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(15) I3=$iopadmap$a(40) O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(37) I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(15) I2=$iopadmap$a(38) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(14) I2=$iopadmap$a(40) I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_23_I2_LUT4_O_I3 I3=out_LUT4_O_24_I3 O=out_LUT4_O_22_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I3_LUT4_O_I1 I2=out_LUT4_O_24_I3_LUT4_O_I2 I3=out_LUT4_O_24_I3_LUT4_O_I3 O=out_LUT4_O_24_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00011110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_24_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_24_I3_LUT4_O_I2 I3=out_LUT4_O_24_I3_LUT4_O_I1 O=out_LUT4_O_23_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_24_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_24_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_25_I2 I3=out_LUT4_O_25_I3 O=$iopadmap$out(15) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I0 I1=out_LUT4_O_25_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3 O=out_LUT4_O_25_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001111011100001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I2_LUT4_O_I3 I2=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I2 I1=out_LUT4_O_25_I2_LUT4_O_I0 I2=out_LUT4_O_25_I2_LUT4_O_I1 I3=out_LUT4_O_25_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I2_LUT4_I0_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I2_LUT4_O_I1 I2=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100000000 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=$iopadmap$a(0) I3=$iopadmap$b(12) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I1=$iopadmap$b(11) I2=$iopadmap$a(0) I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$a(2) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(1) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(10) I2=$iopadmap$a(3) I3=$iopadmap$b(9) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(13) I2=$iopadmap$a(1) I3=$iopadmap$b(12) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(2) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(10) I2=$iopadmap$a(4) I3=$iopadmap$b(9) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(1) I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(4) I3=$iopadmap$b(8) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(7) I2=$iopadmap$a(6) I3=$iopadmap$b(6) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(6) I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(4) I2=$iopadmap$a(8) I3=$iopadmap$b(3) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$a(3) I2=$iopadmap$b(8) I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(7) I2=$iopadmap$a(5) I3=$iopadmap$b(6) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(13) I2=$iopadmap$b(12) I3=out_LUT4_O_38_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000110001110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(10) I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(8) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(11) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(1) I2=$iopadmap$a(13) I3=$iopadmap$b(0) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(11) I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(9) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(2) I3=$iopadmap$a(12) O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_I3_O_LUT4_I2_O I1=out_LUT4_O_26_I2_LUT4_O_I3 I2=out_LUT4_O_26_I2_LUT4_O_I2 I3=out_LUT4_O_25_I3_LUT4_O_I3 O=out_LUT4_O_25_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_25_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I1 I2=out_LUT4_O_26_I2 I3=out_LUT4_O_28_I2_LUT4_I3_O_LUT4_I2_O O=$iopadmap$out(14) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=out_LUT4_O_27_I1 I1=out_LUT4_O_27_I2 I2=out_LUT4_O_27_I3 I3=out_LUT4_O_26_I1_LUT4_O_I3 O=out_LUT4_O_26_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=out_LUT4_O_27_I2_LUT4_O_I3 I1=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=out_LUT4_O_27_I2_LUT4_O_I1 I3=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_25_I3_LUT4_O_I3 I3=out_LUT4_O_26_I2 O=out_LUT4_O_24_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_26_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3 O=out_LUT4_O_26_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(40) I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(39) I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(14) I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(15) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(37) I2=$iopadmap$a(17) I3=$iopadmap$b(36) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(13) I3=$iopadmap$b(39) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(12) I3=$iopadmap$b(40) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(26) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(25) I2=$iopadmap$a(28) I3=$iopadmap$b(24) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(28) I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(25) I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(20) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(31) I2=$iopadmap$a(22) I3=$iopadmap$b(30) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(23) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(28) I2=$iopadmap$a(25) I3=$iopadmap$b(27) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(22) I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(17) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(34) I2=$iopadmap$a(19) I3=$iopadmap$b(33) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(16) I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(19) I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(21) I2=$iopadmap$a(20) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(28) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(22) I2=$iopadmap$a(30) I3=$iopadmap$b(21) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(31) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(19) I2=$iopadmap$a(33) I3=$iopadmap$b(18) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(30) I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(34) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(16) I2=$iopadmap$a(36) I3=$iopadmap$b(15) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(33) I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(36) I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(12) I2=$iopadmap$a(37) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(40) O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_23_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(40) I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(39) I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(13) I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(14) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(37) I2=$iopadmap$a(16) I3=$iopadmap$b(36) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(12) I3=$iopadmap$b(39) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(11) I3=$iopadmap$b(40) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(25) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(25) I2=$iopadmap$a(27) I3=$iopadmap$b(24) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(27) I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(24) I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(19) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(31) I2=$iopadmap$a(21) I3=$iopadmap$b(30) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(22) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(28) I2=$iopadmap$a(24) I3=$iopadmap$b(27) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(21) I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(16) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(34) I2=$iopadmap$a(18) I3=$iopadmap$b(33) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(15) I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(18) I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(20) I2=$iopadmap$a(19) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(27) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(22) I2=$iopadmap$a(29) I3=$iopadmap$b(21) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(30) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(19) I2=$iopadmap$a(32) I3=$iopadmap$b(18) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(29) I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(33) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(16) I2=$iopadmap$a(35) I3=$iopadmap$b(15) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(35) I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(32) I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(14) I3=$iopadmap$a(39) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(13) I3=$iopadmap$a(40) O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_27_I0 I1=out_LUT4_O_27_I1 I2=out_LUT4_O_27_I2 I3=out_LUT4_O_27_I3 O=$iopadmap$out(13) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111011101011 +.subckt LUT4 I0=out_LUT4_O_28_I3 I1=out_LUT4_O_28_I2 I2=out_LUT4_O_27_I0_LUT4_O_I2 I3=out_LUT4_O_27_I0_LUT4_O_I3 O=out_LUT4_O_27_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I0_LUT4_O_I3_LUT4_O_I3 I2=out_LUT4_O_27_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I0_LUT4_O_I2 O=out_LUT4_O_27_I0_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_28_I2_LUT4_O_I3 I3=out_LUT4_O_28_I2_LUT4_O_I2 O=out_LUT4_O_27_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_27_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_27_I1 I1=out_LUT4_O_27_I2 I2=out_LUT4_O_27_I3 I3=out_LUT4_O_26_I1_LUT4_O_I3 O=out_LUT4_O_25_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=out_LUT4_O_27_I1_LUT4_O_I0 I1=out_LUT4_O_27_I1_LUT4_O_I1 I2=out_LUT4_O_27_I1_LUT4_O_I2 I3=out_LUT4_O_27_I1_LUT4_O_I3 O=out_LUT4_O_27_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010100011111110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=out_LUT4_O_30_I1_LUT4_O_I3 I1=out_LUT4_O_30_I1_LUT4_O_I2 I2=out_LUT4_O_30_I1_LUT4_O_I1 I3=out_LUT4_O_29_I2_LUT4_O_I3 O=out_LUT4_O_27_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I0 I2=out_LUT4_O_30_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2 I2=out_LUT4_O_27_I3_LUT4_O_I3 I3=out_LUT4_O_27_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I2_LUT4_O_I1 I2=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_27_I2_LUT4_O_I3 O=out_LUT4_O_27_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_27_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_27_I1_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_27_I3_LUT4_O_I3 O=out_LUT4_O_27_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_27_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3 O=out_LUT4_O_27_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(10) I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(10) I2=$iopadmap$a(0) I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(9) I3=$iopadmap$a(1) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(8) I2=$iopadmap$a(0) I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(7) I2=$iopadmap$a(2) I3=$iopadmap$b(6) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$a(2) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$a(1) I3=$iopadmap$b(8) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(3) I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(4) I2=$iopadmap$a(5) I3=$iopadmap$b(3) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(10) I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(7) I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(5) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(4) I2=$iopadmap$a(7) I3=$iopadmap$b(3) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(8) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(1) I2=$iopadmap$a(10) I3=$iopadmap$b(0) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$a(3) I3=$iopadmap$b(8) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(5) I2=$iopadmap$a(5) I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$a(2) I2=$iopadmap$b(8) I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(6) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(9) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(1) I2=$iopadmap$a(11) I3=$iopadmap$b(0) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(8) I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_26_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$a(1) I2=$iopadmap$b(8) I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(7) I2=$iopadmap$a(3) I3=$iopadmap$b(6) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(2) I3=$iopadmap$b(8) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(7) I2=$iopadmap$a(4) I3=$iopadmap$b(6) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(4) I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(4) I2=$iopadmap$a(6) I3=$iopadmap$b(3) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(11) I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(10) I2=$iopadmap$a(2) I3=$iopadmap$b(9) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(12) I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I0 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=$iopadmap$b(11) I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_25_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(7) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(10) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(1) I2=$iopadmap$a(12) I3=$iopadmap$b(0) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(9) I3=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I1 I2=out_LUT4_O_28_I2 I3=out_LUT4_O_28_I3 O=$iopadmap$out(12) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=out_LUT4_O_27_I1_LUT4_O_I1 I1=out_LUT4_O_27_I1_LUT4_O_I2 I2=out_LUT4_O_27_I1_LUT4_O_I0 I3=out_LUT4_O_27_I1_LUT4_O_I3 O=out_LUT4_O_28_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_27_I0_LUT4_O_I3 I3=out_LUT4_O_28_I2 O=out_LUT4_O_28_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=out_LUT4_O_28_I3_LUT4_O_I3 I1=out_LUT4_O_28_I3_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_I3_O I3=out_LUT4_O_27_I0_LUT4_O_I2_LUT4_I3_O O=out_LUT4_O_28_I2_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_28_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3 O=out_LUT4_O_28_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(34) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(13) I2=$iopadmap$a(36) I3=$iopadmap$b(12) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(37) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(10) I2=$iopadmap$a(39) I3=$iopadmap$b(9) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(36) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$a(38) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$b(8) I1=$iopadmap$a(39) I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(26) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(22) I2=$iopadmap$a(28) I3=$iopadmap$b(21) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(29) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(19) I2=$iopadmap$a(31) I3=$iopadmap$b(18) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(28) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(32) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(16) I2=$iopadmap$a(34) I3=$iopadmap$b(15) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(34) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(31) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(24) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(25) I2=$iopadmap$a(26) I3=$iopadmap$b(24) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(26) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(23) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(18) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(31) I2=$iopadmap$a(20) I3=$iopadmap$b(30) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(21) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(28) I2=$iopadmap$a(23) I3=$iopadmap$b(27) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(20) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(15) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(34) I2=$iopadmap$a(17) I3=$iopadmap$b(33) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(14) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(17) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(19) I2=$iopadmap$a(18) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(40) I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(39) I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(12) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(13) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(37) I2=$iopadmap$a(15) I3=$iopadmap$b(36) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(11) I3=$iopadmap$b(39) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(10) I3=$iopadmap$b(40) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(14) I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$a(40) I3=$iopadmap$b(11) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(14) I2=$iopadmap$a(38) I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(13) I2=$iopadmap$a(40) I3=$iopadmap$b(12) O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(40) I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(39) I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(11) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(12) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(37) I2=$iopadmap$a(14) I3=$iopadmap$b(36) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(10) I3=$iopadmap$b(39) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(9) I3=$iopadmap$b(40) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(23) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(25) I2=$iopadmap$a(25) I3=$iopadmap$b(24) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(25) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(22) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(17) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(31) I2=$iopadmap$a(19) I3=$iopadmap$b(30) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(20) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(28) I2=$iopadmap$a(22) I3=$iopadmap$b(27) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(19) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(14) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(34) I2=$iopadmap$a(16) I3=$iopadmap$b(33) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(13) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(16) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(18) I2=$iopadmap$a(17) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(25) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(22) I2=$iopadmap$a(27) I3=$iopadmap$b(21) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(28) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(19) I2=$iopadmap$a(30) I3=$iopadmap$b(18) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(27) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(31) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(16) I2=$iopadmap$a(33) I3=$iopadmap$b(15) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(33) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(30) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(33) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(13) I2=$iopadmap$a(35) I3=$iopadmap$b(12) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(36) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(10) I2=$iopadmap$a(38) I3=$iopadmap$b(9) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(35) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$a(40) I2=$iopadmap$b(11) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(10) I3=$iopadmap$a(39) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(14) I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(13) I3=$iopadmap$a(38) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(12) I3=$iopadmap$a(39) O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_26_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_28_I3_LUT4_O_I2 I3=out_LUT4_O_28_I3_LUT4_O_I3 O=out_LUT4_O_28_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_29_I3_LUT4_O_I2 O=out_LUT4_O_28_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_I3_O_LUT4_I2_O I1=out_LUT4_O_30_I3_LUT4_O_I2 I2=out_LUT4_O_30_I3_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_I3_O O=out_LUT4_O_28_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100111100000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_29_I2 I3=out_LUT4_O_29_I3 O=$iopadmap$out(11) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=out_LUT4_O_30_I1_LUT4_O_I3 I1=out_LUT4_O_30_I1_LUT4_O_I1 I2=out_LUT4_O_30_I1_LUT4_O_I2 I3=out_LUT4_O_29_I2_LUT4_O_I3 O=out_LUT4_O_29_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111001110001 +.subckt LUT4 I0=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I2=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_29_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(9) I2=$iopadmap$a(0) I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_30_I3 I1=out_LUT4_O_30_I2 I2=out_LUT4_O_29_I3_LUT4_O_I2 I3=out_LUT4_O_29_I3_LUT4_O_I3 O=out_LUT4_O_29_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_30_I2_LUT4_O_I3 I3=out_LUT4_O_30_I2_LUT4_O_I2 O=out_LUT4_O_29_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_29_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_29_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I0 I1=out_LUT4_O_2_I0_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I3 O=out_LUT4_O_2_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000110001110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 I3=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I2 O=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(14) I2=$iopadmap$a(7) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(13) I2=$iopadmap$a(9) I3=$iopadmap$b(12) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(17) I2=$iopadmap$a(4) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(16) I2=$iopadmap$a(6) I3=$iopadmap$b(15) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(5) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(16) I2=$iopadmap$a(7) I3=$iopadmap$b(15) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I1=$iopadmap$b(20) I2=$iopadmap$a(2) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(23) I3=$iopadmap$a(0) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(3) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(19) I2=$iopadmap$a(5) I3=$iopadmap$b(18) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(8) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(5) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(6) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(16) I2=$iopadmap$a(8) I3=$iopadmap$b(15) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(11) I2=$iopadmap$a(10) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(10) I2=$iopadmap$a(12) I3=$iopadmap$b(9) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(8) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(13) I2=$iopadmap$a(10) I3=$iopadmap$b(12) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(11) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(10) I2=$iopadmap$a(13) I3=$iopadmap$b(9) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$a(13) I2=$iopadmap$b(8) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(7) I2=$iopadmap$a(15) I3=$iopadmap$b(6) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(16) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(4) I2=$iopadmap$a(18) I3=$iopadmap$b(3) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(14) I3=$iopadmap$b(8) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(7) I2=$iopadmap$a(16) I3=$iopadmap$b(6) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(11) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(9) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(13) I2=$iopadmap$a(11) I3=$iopadmap$b(12) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(12) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(10) I2=$iopadmap$a(14) I3=$iopadmap$b(9) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(3) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(1) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(22) I2=$iopadmap$a(3) I3=$iopadmap$b(21) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(4) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(19) I2=$iopadmap$a(6) I3=$iopadmap$b(18) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(9) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(6) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(7) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(16) I2=$iopadmap$a(9) I3=$iopadmap$b(15) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(24) I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(23) I2=$iopadmap$a(0) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(22) I2=$iopadmap$a(2) I3=$iopadmap$b(21) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(22) I2=$iopadmap$a(2) I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(24) I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011100000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(25) I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(1) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(24) I3=$iopadmap$a(1) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(24) I2=$iopadmap$a(0) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(19) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(17) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(20) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(1) I2=$iopadmap$a(22) I3=$iopadmap$b(0) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(20) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(18) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(21) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(1) I2=$iopadmap$a(23) I3=$iopadmap$b(0) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(21) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(19) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(4) I2=$iopadmap$a(21) I3=$iopadmap$b(3) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(22) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(1) I2=$iopadmap$a(24) I3=$iopadmap$b(0) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$a(16) I2=$iopadmap$b(8) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(5) I2=$iopadmap$a(19) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(17) I3=$iopadmap$b(8) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(7) I2=$iopadmap$a(19) I3=$iopadmap$b(6) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(22) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(20) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(4) I2=$iopadmap$a(22) I3=$iopadmap$b(3) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(23) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(1) I2=$iopadmap$a(25) I3=$iopadmap$b(0) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(14) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(12) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(13) I2=$iopadmap$a(14) I3=$iopadmap$b(12) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(15) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(10) I2=$iopadmap$a(17) I3=$iopadmap$b(9) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$a(17) I2=$iopadmap$b(8) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(18) I3=$iopadmap$b(8) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(7) I2=$iopadmap$a(20) I3=$iopadmap$b(6) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(5) I2=$iopadmap$a(20) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(23) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(21) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(4) I2=$iopadmap$a(23) I3=$iopadmap$b(3) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(24) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(1) I2=$iopadmap$a(26) I3=$iopadmap$b(0) O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1 O=out_LUT4_O_14_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(4) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(2) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(22) I2=$iopadmap$a(4) I3=$iopadmap$b(21) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(5) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(19) I2=$iopadmap$a(7) I3=$iopadmap$b(18) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(10) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(7) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(8) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(16) I2=$iopadmap$a(10) I3=$iopadmap$b(15) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(12) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(10) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(13) I2=$iopadmap$a(12) I3=$iopadmap$b(12) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(13) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(10) I2=$iopadmap$a(15) I3=$iopadmap$b(9) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$a(14) I2=$iopadmap$b(8) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(15) I3=$iopadmap$b(8) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(7) I2=$iopadmap$a(17) I3=$iopadmap$b(6) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(17) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(4) I2=$iopadmap$a(19) I3=$iopadmap$b(3) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(25) I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(2) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(25) I2=$iopadmap$a(0) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(0) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(25) I2=$iopadmap$a(2) I3=$iopadmap$b(24) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(6) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(4) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(22) I2=$iopadmap$a(6) I3=$iopadmap$b(21) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(7) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(19) I2=$iopadmap$a(9) I3=$iopadmap$b(18) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(12) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(9) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(10) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(16) I2=$iopadmap$a(12) I3=$iopadmap$b(15) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(13) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(13) I2=$iopadmap$a(15) I3=$iopadmap$b(12) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(16) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(10) I2=$iopadmap$a(18) I3=$iopadmap$b(9) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(15) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(19) I3=$iopadmap$b(8) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(7) I2=$iopadmap$a(21) I3=$iopadmap$b(6) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(5) I2=$iopadmap$a(21) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$a(18) I2=$iopadmap$b(8) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(22) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(4) I2=$iopadmap$a(24) I3=$iopadmap$b(3) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(25) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(1) I2=$iopadmap$a(27) I3=$iopadmap$b(0) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(24) I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_15_I2_LUT4_O_I3 I2=out_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=out_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_14_I1_LUT4_O_I3 I1=out_LUT4_O_2_I1 I2=out_LUT4_O_14_I1_LUT4_O_I1 I3=out_LUT4_O_2_I1_LUT4_I1_I3 O=out_LUT4_O_1_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_1_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_2_I1_LUT4_O_I3_LUT4_I2_O O=out_LUT4_O_2_I1_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I3 O=out_LUT4_O_2_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(5) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(3) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(22) I2=$iopadmap$a(5) I3=$iopadmap$b(21) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(6) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(19) I2=$iopadmap$a(8) I3=$iopadmap$b(18) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(11) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(8) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(9) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(16) I2=$iopadmap$a(11) I3=$iopadmap$b(15) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(13) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(11) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(13) I2=$iopadmap$a(13) I3=$iopadmap$b(12) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(14) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(10) I2=$iopadmap$a(16) I3=$iopadmap$b(9) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$a(15) I2=$iopadmap$b(8) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(16) I3=$iopadmap$b(8) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(7) I2=$iopadmap$a(18) I3=$iopadmap$b(6) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(18) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(4) I2=$iopadmap$a(20) I3=$iopadmap$b(3) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(27) I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(1) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(25) I2=$iopadmap$a(3) I3=$iopadmap$b(24) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(3) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(0) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(25) I2=$iopadmap$a(2) I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(7) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(5) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(22) I2=$iopadmap$a(7) I3=$iopadmap$b(21) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(8) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(19) I2=$iopadmap$a(10) I3=$iopadmap$b(18) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(10) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(11) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(16) I2=$iopadmap$a(13) I3=$iopadmap$b(15) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(13) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(14) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(13) I2=$iopadmap$a(16) I3=$iopadmap$b(12) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(17) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(10) I2=$iopadmap$a(19) I3=$iopadmap$b(9) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(16) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(20) I3=$iopadmap$b(8) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(7) I2=$iopadmap$a(22) I3=$iopadmap$b(6) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(5) I2=$iopadmap$a(22) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(19) I2=$iopadmap$b(8) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(23) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(4) I2=$iopadmap$a(25) I3=$iopadmap$b(3) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(26) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(1) I2=$iopadmap$a(28) I3=$iopadmap$b(0) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(25) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$a(0) I3=$iopadmap$b(27) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101110111011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(28) I2=$iopadmap$a(1) I3=$iopadmap$b(27) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(1) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(2) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(25) I2=$iopadmap$a(4) I3=$iopadmap$b(24) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(4) I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I1_LUT4_O_I3 I3=out_LUT4_O_2_I1_LUT4_O_I2 O=out_LUT4_O_2_I1_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I2_LUT4_O_I1 I2=out_LUT4_O_2_I2_LUT4_O_I2 I3=out_LUT4_O_17_I2_LUT4_I3_O_LUT4_I2_O O=out_LUT4_O_2_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_14_I0_LUT4_O_I3 I3=out_LUT4_O_2_I3 O=out_LUT4_O_2_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3 O=out_LUT4_O_2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(40) I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(39) I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(28) I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(29) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(37) I2=$iopadmap$a(31) I3=$iopadmap$b(36) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(27) I3=$iopadmap$b(39) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(26) I3=$iopadmap$b(40) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(35) I3=$iopadmap$a(33) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(35) I2=$iopadmap$a(32) I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(34) I2=$iopadmap$a(34) I3=$iopadmap$b(33) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(35) I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(37) I2=$iopadmap$a(36) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(35) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(31) I2=$iopadmap$a(37) I3=$iopadmap$b(30) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(40) I1=$iopadmap$b(27) I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(29) I2=$iopadmap$a(37) I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(28) I2=$iopadmap$a(39) I3=$iopadmap$b(27) O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(27) I2=$iopadmap$a(38) I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(40) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(39) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(27) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(28) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(37) I2=$iopadmap$a(30) I3=$iopadmap$b(36) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(26) I3=$iopadmap$b(39) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(25) I3=$iopadmap$b(40) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(39) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(25) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(26) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(37) I2=$iopadmap$a(28) I3=$iopadmap$b(36) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(24) I3=$iopadmap$b(39) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(39) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(26) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(27) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(37) I2=$iopadmap$a(29) I3=$iopadmap$b(36) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(25) I3=$iopadmap$b(39) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(33) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(31) I2=$iopadmap$a(35) I3=$iopadmap$b(30) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(36) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(28) I2=$iopadmap$a(38) I3=$iopadmap$b(27) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(35) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(30) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(34) I2=$iopadmap$a(32) I3=$iopadmap$b(33) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(29) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(32) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(34) I2=$iopadmap$a(33) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(26) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$a(40) I3=$iopadmap$b(26) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(35) I3=$iopadmap$a(32) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(31) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(34) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(36) I2=$iopadmap$a(35) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1010101100001110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(26) I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(40) I3=$iopadmap$b(24) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(25) I3=$iopadmap$a(40) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(34) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(31) I2=$iopadmap$a(36) I3=$iopadmap$b(30) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(29) I3=$iopadmap$a(37) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(36) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$a(38) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(31) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(34) I2=$iopadmap$a(33) I3=$iopadmap$b(33) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(30) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(33) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(35) I2=$iopadmap$a(34) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(26) I2=$iopadmap$a(40) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(25) I3=$iopadmap$a(39) O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I1 I2=out_LUT4_O_3_I2 I3=out_LUT4_O_3_I3 O=$iopadmap$out(25) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10111110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I1 I2=out_LUT4_O_30_I2 I3=out_LUT4_O_30_I3 O=$iopadmap$out(10) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I1_LUT4_O_I1 I2=out_LUT4_O_30_I1_LUT4_O_I2 I3=out_LUT4_O_30_I1_LUT4_O_I3 O=out_LUT4_O_30_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=out_LUT4_O_31_I1_LUT4_O_I3 O=out_LUT4_O_30_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_30_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I0 O=out_LUT4_O_30_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=out_LUT4_O_30_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_29_I3_LUT4_O_I3 I3=out_LUT4_O_30_I2 O=out_LUT4_O_30_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_30_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3 O=out_LUT4_O_30_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010001 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(36) I2=$iopadmap$b(8) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$a(38) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(37) I3=$iopadmap$b(8) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(7) I2=$iopadmap$a(39) I3=$iopadmap$b(6) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(32) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(13) I2=$iopadmap$a(34) I3=$iopadmap$b(12) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(35) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(10) I2=$iopadmap$a(37) I3=$iopadmap$b(9) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(34) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(24) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(22) I2=$iopadmap$a(26) I3=$iopadmap$b(21) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(27) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(19) I2=$iopadmap$a(29) I3=$iopadmap$b(18) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(26) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(30) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(16) I2=$iopadmap$a(32) I3=$iopadmap$b(15) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(32) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(29) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(22) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(25) I2=$iopadmap$a(24) I3=$iopadmap$b(24) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(24) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(21) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(16) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(31) I2=$iopadmap$a(18) I3=$iopadmap$b(30) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(19) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(28) I2=$iopadmap$a(21) I3=$iopadmap$b(27) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(18) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(13) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(34) I2=$iopadmap$a(15) I3=$iopadmap$b(33) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(12) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(15) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(17) I2=$iopadmap$a(16) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(40) I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(39) I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(10) I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(11) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(37) I2=$iopadmap$a(13) I3=$iopadmap$b(36) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(9) I3=$iopadmap$b(39) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(8) I3=$iopadmap$b(40) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(11) I2=$iopadmap$a(40) I3=$iopadmap$b(10) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(36) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(13) I2=$iopadmap$a(38) I3=$iopadmap$b(12) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(40) I3=$iopadmap$b(9) O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_26_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(36) I3=$iopadmap$b(8) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(7) I2=$iopadmap$a(38) I3=$iopadmap$b(6) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000001110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(35) I2=$iopadmap$b(8) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(31) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(13) I2=$iopadmap$a(33) I3=$iopadmap$b(12) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(34) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(10) I2=$iopadmap$a(36) I3=$iopadmap$b(9) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(33) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(23) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(22) I2=$iopadmap$a(25) I3=$iopadmap$b(21) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(26) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(19) I2=$iopadmap$a(28) I3=$iopadmap$b(18) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(25) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(29) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(16) I2=$iopadmap$a(31) I3=$iopadmap$b(15) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(31) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(28) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(21) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(25) I2=$iopadmap$a(23) I3=$iopadmap$b(24) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(23) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(20) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(15) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(31) I2=$iopadmap$a(17) I3=$iopadmap$b(30) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(18) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(28) I2=$iopadmap$a(20) I3=$iopadmap$b(27) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(17) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(12) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(34) I2=$iopadmap$a(14) I3=$iopadmap$b(33) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(11) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(14) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(16) I2=$iopadmap$a(15) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(40) I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(39) I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(9) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(10) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(37) I2=$iopadmap$a(12) I3=$iopadmap$b(36) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(8) I3=$iopadmap$b(39) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(7) I3=$iopadmap$b(40) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(39) I2=$iopadmap$b(8) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(35) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(13) I2=$iopadmap$a(37) I3=$iopadmap$b(12) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(40) I1=$iopadmap$b(9) I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(11) I3=$iopadmap$a(38) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(37) I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(9) I2=$iopadmap$a(38) I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(8) I3=$iopadmap$a(40) O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I3_LUT4_O_I1 I2=out_LUT4_O_30_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_I3_O_LUT4_I2_O O=out_LUT4_O_30_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=out_LUT4_O_31_I3_LUT4_O_I3_LUT4_O_I3 I1=out_LUT4_O_31_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3 O=out_LUT4_O_30_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1 I2=out_LUT4_O_31_I2 I3=out_LUT4_O_31_I3 O=$iopadmap$out(9) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101011 +.subckt LUT4 I0=out_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I1=out_LUT4_O_31_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3 O=out_LUT4_O_31_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_33_I2_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=out_LUT4_O_31_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_31_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3 O=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=out_LUT4_O_31_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O I1=out_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=out_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_35_I3_LUT4_I1_I3 O=out_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I3 I3=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I2 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0 I1=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1 I2=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I2 I3=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(7) I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(5) I2=$iopadmap$a(1) I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(7) I2=$iopadmap$a(0) I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(6) I3=$iopadmap$a(1) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(7) I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_29_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(4) I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(2) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(2) I3=$iopadmap$a(5) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(9) I3=$iopadmap$a(0) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(8) I3=$iopadmap$a(0) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(2) I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(4) I2=$iopadmap$a(4) I3=$iopadmap$b(3) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(2) I2=$iopadmap$a(5) I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(1) I2=$iopadmap$a(7) I3=$iopadmap$b(0) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(3) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(2) I3=$iopadmap$a(6) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_27_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(2) I2=$iopadmap$a(6) I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(1) I2=$iopadmap$a(8) I3=$iopadmap$b(0) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_27_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(4) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(7) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(1) I2=$iopadmap$a(9) I3=$iopadmap$b(0) O=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_31_I2 I3=out_LUT4_O_31_I1 O=out_LUT4_O_30_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_33_I1 I2=out_LUT4_O_31_I2_LUT4_O_I2 I3=out_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O O=out_LUT4_O_31_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_31_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_I1_O O=out_LUT4_O_31_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_I3_O_LUT4_I2_O I1=out_LUT4_O_32_I2_LUT4_O_I3 I2=out_LUT4_O_32_I2_LUT4_O_I2 I3=out_LUT4_O_31_I3_LUT4_O_I3 O=out_LUT4_O_31_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_31_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_31_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_31_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_31_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_31_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I1 I2=out_LUT4_O_32_I2 I3=out_LUT4_O_34_I2_LUT4_I3_O_LUT4_I2_O O=$iopadmap$out(8) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=out_LUT4_O_33_I2 I1=out_LUT4_O_33_I1 I2=out_LUT4_O_31_I1_LUT4_O_I2_LUT4_O_I1_LUT4_I1_O I3=out_LUT4_O_31_I1_LUT4_O_I1 O=out_LUT4_O_32_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100101110110100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_31_I3_LUT4_O_I3 I3=out_LUT4_O_32_I2 O=out_LUT4_O_30_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_32_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3 O=out_LUT4_O_32_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(35) I3=$iopadmap$b(8) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(7) I2=$iopadmap$a(37) I3=$iopadmap$b(6) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(37) I3=$iopadmap$b(5) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(4) I3=$iopadmap$a(38) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(3) I3=$iopadmap$a(39) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(34) I2=$iopadmap$b(8) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(30) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(13) I2=$iopadmap$a(32) I3=$iopadmap$b(12) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(33) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(10) I2=$iopadmap$a(35) I3=$iopadmap$b(9) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(32) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(22) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(22) I2=$iopadmap$a(24) I3=$iopadmap$b(21) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(25) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(19) I2=$iopadmap$a(27) I3=$iopadmap$b(18) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(24) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(28) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(16) I2=$iopadmap$a(30) I3=$iopadmap$b(15) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(30) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(27) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(20) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(25) I2=$iopadmap$a(22) I3=$iopadmap$b(24) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(22) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(19) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(14) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(31) I2=$iopadmap$a(16) I3=$iopadmap$b(30) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(17) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(28) I2=$iopadmap$a(19) I3=$iopadmap$b(27) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(16) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(11) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(34) I2=$iopadmap$a(13) I3=$iopadmap$b(33) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(10) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(13) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(15) I2=$iopadmap$a(14) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(40) I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(39) I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(8) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(9) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(37) I2=$iopadmap$a(11) I3=$iopadmap$b(36) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(7) I3=$iopadmap$b(39) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(6) I3=$iopadmap$b(40) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(8) I2=$iopadmap$a(40) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(7) I3=$iopadmap$a(39) O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(40) I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(39) I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(7) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(8) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(37) I2=$iopadmap$a(10) I3=$iopadmap$b(36) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(6) I3=$iopadmap$b(39) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(5) I3=$iopadmap$b(40) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(19) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(25) I2=$iopadmap$a(21) I3=$iopadmap$b(24) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(21) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(18) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(13) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(31) I2=$iopadmap$a(15) I3=$iopadmap$b(30) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(16) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(28) I2=$iopadmap$a(18) I3=$iopadmap$b(27) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(15) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(10) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(34) I2=$iopadmap$a(12) I3=$iopadmap$b(33) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(9) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(12) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(14) I2=$iopadmap$a(13) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(21) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(22) I2=$iopadmap$a(23) I3=$iopadmap$b(21) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(24) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(19) I2=$iopadmap$a(26) I3=$iopadmap$b(18) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(23) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(27) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(16) I2=$iopadmap$a(29) I3=$iopadmap$b(15) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(29) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(26) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(29) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(13) I2=$iopadmap$a(31) I3=$iopadmap$b(12) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(32) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(10) I2=$iopadmap$a(34) I3=$iopadmap$b(9) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(31) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(34) I3=$iopadmap$b(8) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(7) I2=$iopadmap$a(36) I3=$iopadmap$b(6) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(33) I2=$iopadmap$b(8) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(36) I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(4) I2=$iopadmap$a(38) I3=$iopadmap$b(3) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(3) I2=$iopadmap$a(37) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$b(8) I1=$iopadmap$a(39) I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(40) I3=$iopadmap$b(6) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(7) I3=$iopadmap$a(40) O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_28_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_33_I1 I2=out_LUT4_O_33_I2 I3=out_LUT4_O_33_I3 O=$iopadmap$out(7) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I1 I2=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=out_LUT4_O_33_I1_LUT4_O_I3 O=out_LUT4_O_33_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_35_I3_LUT4_I1_I3 I3=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_33_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$a(1) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_33_I2_LUT4_O_I2 I3=out_LUT4_O_31_I2_LUT4_O_I2 O=out_LUT4_O_33_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_34_I3 I1=out_LUT4_O_34_I2 I2=out_LUT4_O_33_I3_LUT4_O_I2 I3=out_LUT4_O_33_I3_LUT4_O_I3 O=out_LUT4_O_33_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_33_I3_LUT4_O_I3_LUT4_O_I3 I2=out_LUT4_O_33_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_33_I3_LUT4_O_I2 O=out_LUT4_O_33_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_34_I2_LUT4_O_I3 I3=out_LUT4_O_34_I2_LUT4_O_I2 O=out_LUT4_O_33_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_33_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_33_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_33_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_33_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_33_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I1 I2=out_LUT4_O_34_I2 I3=out_LUT4_O_34_I3 O=$iopadmap$out(6) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I1=out_LUT4_O_35_I1 I2=out_LUT4_O_35_I3 I3=out_LUT4_O_33_I1_LUT4_O_I3 O=out_LUT4_O_34_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110101100010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_33_I3_LUT4_O_I3 I3=out_LUT4_O_34_I2 O=out_LUT4_O_34_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=out_LUT4_O_34_I3_LUT4_O_I3 I1=out_LUT4_O_34_I3_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_I3_O I3=out_LUT4_O_33_I3_LUT4_O_I2_LUT4_I3_O O=out_LUT4_O_34_I2_LUT4_I3_O_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001001111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_34_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3 O=out_LUT4_O_34_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(33) I3=$iopadmap$b(8) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(7) I2=$iopadmap$a(35) I3=$iopadmap$b(6) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(35) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(4) I2=$iopadmap$a(37) I3=$iopadmap$b(3) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(32) I2=$iopadmap$b(8) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(28) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(13) I2=$iopadmap$a(30) I3=$iopadmap$b(12) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(31) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(10) I2=$iopadmap$a(33) I3=$iopadmap$b(9) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(30) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(20) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(22) I2=$iopadmap$a(22) I3=$iopadmap$b(21) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(23) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(19) I2=$iopadmap$a(25) I3=$iopadmap$b(18) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(22) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(26) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(16) I2=$iopadmap$a(28) I3=$iopadmap$b(15) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(28) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(25) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(18) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(25) I2=$iopadmap$a(20) I3=$iopadmap$b(24) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(20) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(17) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(12) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(31) I2=$iopadmap$a(14) I3=$iopadmap$b(30) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(15) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(28) I2=$iopadmap$a(17) I3=$iopadmap$b(27) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(14) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(9) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(34) I2=$iopadmap$a(11) I3=$iopadmap$b(33) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(8) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(11) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(13) I2=$iopadmap$a(12) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(40) I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(39) I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(6) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(7) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(37) I2=$iopadmap$a(9) I3=$iopadmap$b(36) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(5) I3=$iopadmap$b(39) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(4) I3=$iopadmap$b(40) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$a(38) I3=$iopadmap$b(8) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(6) I3=$iopadmap$a(40) O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(37) I2=$iopadmap$b(8) I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(6) I2=$iopadmap$a(38) I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(5) I2=$iopadmap$a(40) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(32) I3=$iopadmap$b(8) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(7) I2=$iopadmap$a(34) I3=$iopadmap$b(6) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(34) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(4) I2=$iopadmap$a(36) I3=$iopadmap$b(3) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(31) I2=$iopadmap$b(8) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(27) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(13) I2=$iopadmap$a(29) I3=$iopadmap$b(12) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(30) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(10) I2=$iopadmap$a(32) I3=$iopadmap$b(9) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(29) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(19) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(22) I2=$iopadmap$a(21) I3=$iopadmap$b(21) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(22) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(19) I2=$iopadmap$a(24) I3=$iopadmap$b(18) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(21) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(25) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(16) I2=$iopadmap$a(27) I3=$iopadmap$b(15) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(27) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(24) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(17) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(25) I2=$iopadmap$a(19) I3=$iopadmap$b(24) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(19) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(16) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(11) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(31) I2=$iopadmap$a(13) I3=$iopadmap$b(30) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(14) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(28) I2=$iopadmap$a(16) I3=$iopadmap$b(27) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(13) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(8) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(34) I2=$iopadmap$a(10) I3=$iopadmap$b(33) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(7) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(10) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(12) I2=$iopadmap$a(11) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(40) I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(39) I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(5) I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(6) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(37) I2=$iopadmap$a(8) I3=$iopadmap$b(36) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(4) I3=$iopadmap$b(39) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(3) I3=$iopadmap$b(40) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(40) O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I3=out_LUT4_O_30_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_34_I3_LUT4_O_I2 I3=out_LUT4_O_34_I3_LUT4_O_I3 O=out_LUT4_O_34_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I0_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_35_I0_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_35_I0_LUT4_O_I2 O=out_LUT4_O_34_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=out_LUT4_O_36_I3_LUT4_O_I2 I1=out_LUT4_O_38_I3_LUT4_O_I3 I2=out_LUT4_O_36_I3_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_I3_O O=out_LUT4_O_34_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=out_LUT4_O_35_I0 I1=out_LUT4_O_35_I1 I2=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=out_LUT4_O_35_I3 O=$iopadmap$out(5) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111011101011 +.subckt LUT4 I0=out_LUT4_O_36_I3 I1=out_LUT4_O_36_I2 I2=out_LUT4_O_35_I0_LUT4_O_I2 I3=out_LUT4_O_35_I0_LUT4_O_I3 O=out_LUT4_O_35_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_36_I2_LUT4_O_I3 I3=out_LUT4_O_36_I2_LUT4_O_I2 O=out_LUT4_O_35_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_35_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_35_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_35_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_35_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_35_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I1_LUT4_O_I1 I2=out_LUT4_O_35_I1_LUT4_O_I2 I3=out_LUT4_O_35_I1_LUT4_O_I3 O=out_LUT4_O_35_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=out_LUT4_O_37_I2_LUT4_O_I3 I1=out_LUT4_O_38_I1_LUT4_O_I3 I2=$iopadmap$b(2) I3=out_LUT4_O_38_I1_LUT4_O_I2 O=out_LUT4_O_35_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100000100000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_35_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(4) I2=$iopadmap$a(1) I3=$iopadmap$b(3) O=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(2) I2=$iopadmap$a(1) I3=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(1) I2=$iopadmap$a(3) I3=$iopadmap$b(0) O=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(2) O=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(2) I3=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I3 O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_I0_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(1) I2=$iopadmap$a(4) I3=$iopadmap$b(0) O=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_37_I2_LUT4_O_I3_LUT4_O_I2 I1=out_LUT4_O_37_I2_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$a(0) I3=$iopadmap$b(3) O=out_LUT4_O_35_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I3 I2=out_LUT4_O_33_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_I1_O I3=out_LUT4_O_35_I3_LUT4_I1_I3 O=out_LUT4_O_33_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 00010000 +.subckt LUT4 I0=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0 I1=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1 I2=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I2 I3=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I3 O=out_LUT4_O_35_I3_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(0) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(2) I3=$iopadmap$a(3) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(2) I2=$iopadmap$a(3) I3=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(1) I2=$iopadmap$a(5) I3=$iopadmap$b(0) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(1) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(4) I2=$iopadmap$a(3) I3=$iopadmap$b(3) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(4) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(1) I2=$iopadmap$a(6) I3=$iopadmap$b(0) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(0) I3=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(4) I2=$iopadmap$a(2) I3=$iopadmap$b(3) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$a(2) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(6) I3=$iopadmap$a(0) O=out_LUT4_O_35_I3_LUT4_I1_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_35_I1_LUT4_O_I3 I3=out_LUT4_O_35_I1_LUT4_O_I2 O=out_LUT4_O_35_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I1 I2=out_LUT4_O_36_I2 I3=out_LUT4_O_36_I3 O=$iopadmap$out(4) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I1_LUT4_O_I2 I2=out_LUT4_O_35_I1_LUT4_O_I3 I3=out_LUT4_O_35_I1_LUT4_O_I1 O=out_LUT4_O_36_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_35_I0_LUT4_O_I3 I3=out_LUT4_O_36_I2 O=out_LUT4_O_36_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_36_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3 O=out_LUT4_O_36_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(31) I3=$iopadmap$b(8) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(7) I2=$iopadmap$a(33) I3=$iopadmap$b(6) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(33) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(4) I2=$iopadmap$a(35) I3=$iopadmap$b(3) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(30) I2=$iopadmap$b(8) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(26) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(13) I2=$iopadmap$a(28) I3=$iopadmap$b(12) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(29) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(10) I2=$iopadmap$a(31) I3=$iopadmap$b(9) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(28) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(18) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(22) I2=$iopadmap$a(20) I3=$iopadmap$b(21) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(21) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(19) I2=$iopadmap$a(23) I3=$iopadmap$b(18) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(20) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(24) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(16) I2=$iopadmap$a(26) I3=$iopadmap$b(15) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(26) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(23) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(16) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(25) I2=$iopadmap$a(18) I3=$iopadmap$b(24) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(18) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(15) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(10) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(31) I2=$iopadmap$a(12) I3=$iopadmap$b(30) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(13) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(28) I2=$iopadmap$a(15) I3=$iopadmap$b(27) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(12) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(7) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(34) I2=$iopadmap$a(9) I3=$iopadmap$b(33) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(6) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(9) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(11) I2=$iopadmap$a(10) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(40) I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(39) I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(4) I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(5) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(37) I2=$iopadmap$a(7) I3=$iopadmap$b(36) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(3) I3=$iopadmap$b(39) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(2) I3=$iopadmap$b(40) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(5) I3=$iopadmap$a(39) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(4) I3=$iopadmap$a(40) O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_30_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011001000101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(30) I3=$iopadmap$b(8) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(7) I2=$iopadmap$a(32) I3=$iopadmap$b(6) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(32) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(4) I2=$iopadmap$a(34) I3=$iopadmap$b(3) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(29) I2=$iopadmap$b(8) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(28) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(10) I2=$iopadmap$a(30) I3=$iopadmap$b(9) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(27) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(25) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(13) I2=$iopadmap$a(27) I3=$iopadmap$b(12) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(17) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(22) I2=$iopadmap$a(19) I3=$iopadmap$b(21) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(20) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(19) I2=$iopadmap$a(22) I3=$iopadmap$b(18) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(19) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(23) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(16) I2=$iopadmap$a(25) I3=$iopadmap$b(15) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(25) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(22) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(15) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(25) I2=$iopadmap$a(17) I3=$iopadmap$b(24) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(17) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(14) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(9) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(31) I2=$iopadmap$a(11) I3=$iopadmap$b(30) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(12) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(28) I2=$iopadmap$a(14) I3=$iopadmap$b(27) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(11) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(6) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(34) I2=$iopadmap$a(8) I3=$iopadmap$b(33) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(5) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(8) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(10) I2=$iopadmap$a(9) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(40) I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(39) I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(3) I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(4) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(37) I2=$iopadmap$a(6) I3=$iopadmap$b(36) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(2) I3=$iopadmap$b(39) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(1) I3=$iopadmap$b(40) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$a(40) I3=$iopadmap$b(2) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(5) I3=$iopadmap$a(38) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(4) I2=$iopadmap$a(40) I3=$iopadmap$b(3) O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I3_LUT4_O_I1 I2=out_LUT4_O_36_I3_LUT4_O_I2 I3=out_LUT4_O_38_I3_LUT4_O_I3 O=out_LUT4_O_36_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I3_LUT4_O_I2 I3=out_LUT4_O_36_I3_LUT4_O_I2 O=out_LUT4_O_36_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_37_I2 I3=out_LUT4_O_37_I3 O=$iopadmap$out(3) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110 +.subckt LUT4 I0=out_LUT4_O_38_I1_LUT4_O_I2 I1=out_LUT4_O_38_I1_LUT4_O_I3 I2=$iopadmap$b(2) I3=out_LUT4_O_37_I2_LUT4_O_I3 O=out_LUT4_O_37_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(3) I2=out_LUT4_O_37_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_37_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_37_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_38_I1_LUT4_O_I3 I1=$iopadmap$b(2) I2=$iopadmap$a(0) I3=out_LUT4_O_37_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_37_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$a(2) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_37_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_35_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(2) I3=$iopadmap$a(1) O=out_LUT4_O_37_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_38_I3 I1=out_LUT4_O_38_I2 I2=out_LUT4_O_37_I3_LUT4_O_I2 I3=out_LUT4_O_37_I3_LUT4_O_I3 O=out_LUT4_O_37_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111000100001110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_37_I3_LUT4_O_I3_LUT4_O_I3 I2=out_LUT4_O_37_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_37_I3_LUT4_O_I2 O=out_LUT4_O_36_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_38_I2_LUT4_O_I3 I3=out_LUT4_O_38_I2_LUT4_O_I2 O=out_LUT4_O_37_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_37_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_37_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_37_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_37_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_37_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I1 I2=out_LUT4_O_38_I2 I3=out_LUT4_O_38_I3 O=$iopadmap$out(2) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101111 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(2) I2=out_LUT4_O_38_I1_LUT4_O_I2 I3=out_LUT4_O_38_I1_LUT4_O_I3 O=out_LUT4_O_38_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(1) I2=$iopadmap$b(0) I3=out_LUT4_O_38_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$a(1) I3=$iopadmap$a(0) O=out_LUT4_O_38_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(1) I2=$iopadmap$a(2) I3=$iopadmap$b(0) O=out_LUT4_O_38_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_37_I3_LUT4_O_I3 I3=out_LUT4_O_38_I2 O=out_LUT4_O_36_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_38_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3 O=out_LUT4_O_38_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(29) I3=$iopadmap$b(8) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(7) I2=$iopadmap$a(31) I3=$iopadmap$b(6) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(31) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(4) I2=$iopadmap$a(33) I3=$iopadmap$b(3) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(28) I2=$iopadmap$b(8) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(27) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(10) I2=$iopadmap$a(29) I3=$iopadmap$b(9) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(26) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(24) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(13) I2=$iopadmap$a(26) I3=$iopadmap$b(12) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(22) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(16) I2=$iopadmap$a(24) I3=$iopadmap$b(15) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(24) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(21) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(16) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(22) I2=$iopadmap$a(18) I3=$iopadmap$b(21) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(19) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(19) I2=$iopadmap$a(21) I3=$iopadmap$b(18) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(18) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(14) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(25) I2=$iopadmap$a(16) I3=$iopadmap$b(24) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(16) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(13) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(8) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(31) I2=$iopadmap$a(10) I3=$iopadmap$b(30) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(11) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(28) I2=$iopadmap$a(13) I3=$iopadmap$b(27) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(10) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(5) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(34) I2=$iopadmap$a(7) I3=$iopadmap$b(33) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(4) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(7) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(9) I2=$iopadmap$a(8) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(40) I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(39) I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(2) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(3) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(37) I2=$iopadmap$a(5) I3=$iopadmap$b(36) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(1) I3=$iopadmap$b(39) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(0) I3=$iopadmap$b(40) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$a(40) I2=$iopadmap$b(2) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(1) I3=$iopadmap$a(39) O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(5) I2=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I3=out_LUT4_O_32_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(28) I3=$iopadmap$b(8) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(7) I2=$iopadmap$a(30) I3=$iopadmap$b(6) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(30) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(4) I2=$iopadmap$a(32) I3=$iopadmap$b(3) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(27) I2=$iopadmap$b(8) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(26) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(10) I2=$iopadmap$a(28) I3=$iopadmap$b(9) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(25) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(23) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(13) I2=$iopadmap$a(25) I3=$iopadmap$b(12) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(21) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(16) I2=$iopadmap$a(23) I3=$iopadmap$b(15) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(23) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(20) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(15) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(22) I2=$iopadmap$a(17) I3=$iopadmap$b(21) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(18) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(19) I2=$iopadmap$a(20) I3=$iopadmap$b(18) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(17) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(13) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(25) I2=$iopadmap$a(15) I3=$iopadmap$b(24) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(15) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(12) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(10) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(28) I2=$iopadmap$a(12) I3=$iopadmap$b(27) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(9) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(7) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(31) I2=$iopadmap$a(9) I3=$iopadmap$b(30) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(4) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(34) I2=$iopadmap$a(6) I3=$iopadmap$b(33) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(3) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(6) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(8) I2=$iopadmap$a(7) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(40) I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(39) I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(1) I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(2) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(37) I2=$iopadmap$a(4) I3=$iopadmap$b(36) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$a(0) I3=$iopadmap$b(39) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(2) I2=$iopadmap$a(40) I3=$iopadmap$b(1) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_32_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(36) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(40) I3=$iopadmap$b(0) O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_38_I3_LUT4_O_I2 I3=out_LUT4_O_38_I3_LUT4_O_I3 O=out_LUT4_O_38_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_39_I3_LUT4_O_I3_LUT4_O_I3 I1=out_LUT4_O_39_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3 O=out_LUT4_O_38_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=out_LUT4_O_40_I2_LUT4_O_I2 I1=out_LUT4_O_40_I2_LUT4_O_I3 I2=out_LUT4_O_40_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_I3_O O=out_LUT4_O_38_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111100000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_39_I2 I3=out_LUT4_O_39_I3 O=$iopadmap$out(1) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(1) I2=$iopadmap$a(1) I3=$iopadmap$b(0) O=out_LUT4_O_39_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I2 I1=out_LUT4_O_40_I3_LUT4_O_I3 I2=out_LUT4_O_40_I3_LUT4_O_I2 I3=out_LUT4_O_39_I3_LUT4_O_I3 O=out_LUT4_O_39_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_39_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_39_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_39_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_39_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_39_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I1_LUT4_O_I2 I3=out_LUT4_O_3_I1_LUT4_O_I3 O=out_LUT4_O_3_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_16_I1_LUT4_O_I3_LUT4_O_I3 I1=out_LUT4_O_3_I1_LUT4_O_I2 I2=out_LUT4_O_3_I1_LUT4_O_I3 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_I1_I3 O=out_LUT4_O_2_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_I1_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_3_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_3_I2_LUT4_O_I0 I1=out_LUT4_O_3_I2_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3 O=out_LUT4_O_3_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I2 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(0) I3=$iopadmap$b(21) O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(21) I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(0) I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$a(2) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(1) O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(19) I2=$iopadmap$a(3) I3=$iopadmap$b(18) O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=out_LUT4_O_3_I2_LUT4_O_I0 I1=out_LUT4_O_3_I2_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3 O=out_LUT4_O_16_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O O=out_LUT4_O_3_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0011111111010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(20) I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(1) I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(19) I2=$iopadmap$a(4) I3=$iopadmap$b(18) O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(21) I3=$iopadmap$a(1) O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(22) I3=$iopadmap$a(0) O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(20) I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=out_LUT4_O_17_I3 I1=out_LUT4_O_3_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I3 O=out_LUT4_O_3_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(40) I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(39) I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(23) I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(24) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(37) I2=$iopadmap$a(26) I3=$iopadmap$b(36) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(22) I3=$iopadmap$b(39) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(21) I3=$iopadmap$b(40) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(29) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(31) I2=$iopadmap$a(31) I3=$iopadmap$b(30) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(32) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(28) I2=$iopadmap$a(34) I3=$iopadmap$b(27) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(31) I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(26) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(34) I2=$iopadmap$a(28) I3=$iopadmap$b(33) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(25) I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(28) I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(30) I2=$iopadmap$a(29) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(35) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(25) I2=$iopadmap$a(37) I3=$iopadmap$b(24) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(34) I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(40) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 I1=out_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_3_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(40) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(39) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(24) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(25) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(37) I2=$iopadmap$a(27) I3=$iopadmap$b(36) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(23) I3=$iopadmap$b(39) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(22) I3=$iopadmap$b(40) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(30) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(31) I2=$iopadmap$a(32) I3=$iopadmap$b(30) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(33) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(28) I2=$iopadmap$a(35) I3=$iopadmap$b(27) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(32) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(27) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(34) I2=$iopadmap$a(29) I3=$iopadmap$b(33) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(26) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(29) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(31) I2=$iopadmap$a(30) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(36) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(25) I2=$iopadmap$a(38) I3=$iopadmap$b(24) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(35) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(32) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(31) I2=$iopadmap$a(34) I3=$iopadmap$b(30) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(35) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(28) I2=$iopadmap$a(37) I3=$iopadmap$b(27) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(34) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(29) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(34) I2=$iopadmap$a(31) I3=$iopadmap$b(33) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(28) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(31) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(33) I2=$iopadmap$a(32) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(26) I3=$iopadmap$a(38) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$b(24) I3=$iopadmap$a(40) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(37) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(24) I2=$iopadmap$a(38) I3=out_LUT4_O_2_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(31) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(31) I2=$iopadmap$a(33) I3=$iopadmap$b(30) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(34) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(28) I2=$iopadmap$a(36) I3=$iopadmap$b(27) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(33) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(28) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(34) I2=$iopadmap$a(30) I3=$iopadmap$b(33) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(27) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(30) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(32) I2=$iopadmap$a(31) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(36) I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$a(38) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(37) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(25) I2=$iopadmap$a(39) I3=$iopadmap$b(24) O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(23) I2=$iopadmap$a(40) I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_16_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_3_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_4_I0 I1=out_LUT4_O_4_I1 I2=out_LUT4_O_4_I2 I3=out_LUT4_O_4_I3 O=$iopadmap$out(22) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110111111110110 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(0) I2=out_LUT4_O_40_I2 I3=out_LUT4_O_40_I3 O=$iopadmap$out(0) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111111111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I2_LUT4_O_I1 I2=out_LUT4_O_40_I2_LUT4_O_I2 I3=out_LUT4_O_40_I2_LUT4_O_I3 O=out_LUT4_O_40_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I2_LUT4_O_I2 I3=out_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_40_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I1=out_LUT4_O_8_I2_LUT4_O_I2 I2=out_LUT4_O_6_I3_LUT4_O_I3 I3=out_LUT4_O_I0_LUT4_O_I1 O=out_LUT4_O_40_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)" +.param INIT 0000000000000001 +.subckt LUT4 I0=out_LUT4_O_12_I3_LUT4_O_I3 I1=out_LUT4_O_1_I1_LUT4_O_I2 I2=out_LUT4_O_1_I1_LUT4_O_I3 I3=out_LUT4_O_11_I3_LUT4_I2_O O=out_LUT4_O_40_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_39_I3_LUT4_O_I3 I3=out_LUT4_O_40_I3 O=out_LUT4_O_40_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3 O=out_LUT4_O_40_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(27) I3=$iopadmap$b(8) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(7) I2=$iopadmap$a(29) I3=$iopadmap$b(6) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(29) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(4) I2=$iopadmap$a(31) I3=$iopadmap$b(3) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$a(26) I2=$iopadmap$b(8) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(25) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(10) I2=$iopadmap$a(27) I3=$iopadmap$b(9) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(24) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(22) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(13) I2=$iopadmap$a(24) I3=$iopadmap$b(12) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(20) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(16) I2=$iopadmap$a(22) I3=$iopadmap$b(15) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(22) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(19) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(17) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(19) I2=$iopadmap$a(19) I3=$iopadmap$b(18) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(16) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(14) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(22) I2=$iopadmap$a(16) I3=$iopadmap$b(21) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(12) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(25) I2=$iopadmap$a(14) I3=$iopadmap$b(24) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(14) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(11) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(9) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(28) I2=$iopadmap$a(11) I3=$iopadmap$b(27) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(8) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(6) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(31) I2=$iopadmap$a(8) I3=$iopadmap$b(30) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(3) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(34) I2=$iopadmap$a(5) I3=$iopadmap$b(33) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(2) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(5) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(7) I2=$iopadmap$a(6) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=$iopadmap$b(38) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(39) I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=$iopadmap$b(38) I2=$iopadmap$a(0) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(37) I2=$iopadmap$a(2) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(1) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(37) I2=$iopadmap$a(3) I3=$iopadmap$b(36) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(35) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(40) I1=$iopadmap$b(0) I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(2) I3=$iopadmap$a(38) O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(37) I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(0) I2=$iopadmap$a(38) I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(20) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(13) I2=$iopadmap$a(22) I3=$iopadmap$b(12) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(23) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(10) I2=$iopadmap$a(25) I3=$iopadmap$b(9) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(11) I2=$iopadmap$a(22) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(10) I2=$iopadmap$a(24) I3=$iopadmap$b(9) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(24) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(10) I2=$iopadmap$a(26) I3=$iopadmap$b(9) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(23) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(21) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(13) I2=$iopadmap$a(23) I3=$iopadmap$b(12) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$a(25) I2=$iopadmap$b(8) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(7) I2=$iopadmap$a(27) I3=$iopadmap$b(6) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(26) I3=$iopadmap$b(8) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(7) I2=$iopadmap$a(28) I3=$iopadmap$b(6) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(28) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(4) I2=$iopadmap$a(30) I3=$iopadmap$b(3) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(19) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(16) I2=$iopadmap$a(21) I3=$iopadmap$b(15) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(21) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(18) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(16) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(19) I2=$iopadmap$a(18) I3=$iopadmap$b(18) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(15) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(13) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(22) I2=$iopadmap$a(15) I3=$iopadmap$b(21) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(15) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(19) I2=$iopadmap$a(17) I3=$iopadmap$b(18) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(14) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(12) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(22) I2=$iopadmap$a(14) I3=$iopadmap$b(21) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(18) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(16) I2=$iopadmap$a(20) I3=$iopadmap$b(15) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(20) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(17) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(17) I2=$iopadmap$a(16) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(16) I2=$iopadmap$a(18) I3=$iopadmap$b(15) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(17) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(16) I2=$iopadmap$a(19) I3=$iopadmap$b(15) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(14) I2=$iopadmap$a(19) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(13) I2=$iopadmap$a(21) I3=$iopadmap$b(12) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(11) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(25) I2=$iopadmap$a(13) I3=$iopadmap$b(24) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(13) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(10) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(8) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(28) I2=$iopadmap$a(10) I3=$iopadmap$b(27) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(7) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(5) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(31) I2=$iopadmap$a(7) I3=$iopadmap$b(30) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(2) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(34) I2=$iopadmap$a(4) I3=$iopadmap$b(33) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(1) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(4) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(6) I2=$iopadmap$a(5) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(26) I2=$iopadmap$a(7) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(25) I2=$iopadmap$a(9) I3=$iopadmap$b(24) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(8) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(25) I2=$iopadmap$a(10) I3=$iopadmap$b(24) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(23) I2=$iopadmap$a(10) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(22) I2=$iopadmap$a(12) I3=$iopadmap$b(21) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(9) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(25) I2=$iopadmap$a(11) I3=$iopadmap$b(24) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(11) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(8) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(14) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(19) I2=$iopadmap$a(16) I3=$iopadmap$b(18) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(20) I2=$iopadmap$a(13) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(19) I2=$iopadmap$a(15) I3=$iopadmap$b(18) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(11) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(22) I2=$iopadmap$a(13) I3=$iopadmap$b(21) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(10) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(25) I2=$iopadmap$a(12) I3=$iopadmap$b(24) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(12) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(9) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(7) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(28) I2=$iopadmap$a(9) I3=$iopadmap$b(27) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(6) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(4) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(31) I2=$iopadmap$a(6) I3=$iopadmap$b(30) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(1) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(34) I2=$iopadmap$a(3) I3=$iopadmap$b(33) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(3) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(5) I2=$iopadmap$a(4) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(0) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(34) I2=$iopadmap$a(2) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(38) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(37) I2=$iopadmap$a(0) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(37) I2=$iopadmap$a(2) I3=$iopadmap$b(36) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(37) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(3) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(31) I2=$iopadmap$a(5) I3=$iopadmap$b(30) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(6) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(28) I2=$iopadmap$a(8) I3=$iopadmap$b(27) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(5) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(2) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(4) I2=$iopadmap$a(3) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(0) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(34) I2=$iopadmap$a(2) I3=$iopadmap$b(33) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(36) I3=$iopadmap$a(0) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(36) I2=$iopadmap$a(0) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(37) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(36) I3=$iopadmap$a(1) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(37) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(1) I2=$iopadmap$a(39) I3=$iopadmap$b(0) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(36) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$a(38) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_34_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(34) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(33) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(1) I2=$iopadmap$a(35) I3=$iopadmap$b(0) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(32) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(30) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(34) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(1) I2=$iopadmap$a(36) I3=$iopadmap$b(0) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(33) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(31) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(35) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(1) I2=$iopadmap$a(37) I3=$iopadmap$b(0) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(34) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(32) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(36) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(1) I2=$iopadmap$a(38) I3=$iopadmap$b(0) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(35) I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(33) O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_36_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_38_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_19_I2 I1=out_LUT4_O_4_I0_LUT4_O_I1 I2=out_LUT4_O_4_I0_LUT4_O_I2 I3=out_LUT4_O_4_I0_LUT4_O_I3 O=out_LUT4_O_4_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110110110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_20_I3_LUT4_O_I2 I3=out_LUT4_O_20_I3_LUT4_O_I1 O=out_LUT4_O_4_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I1_LUT4_O_I3 I3=out_LUT4_O_4_I1_LUT4_O_I2 O=out_LUT4_O_4_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(20) I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_3_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_18_I1_LUT4_O_I3 I1=out_LUT4_O_4_I0_LUT4_O_I3 I2=out_LUT4_O_4_I1 I3=out_LUT4_O_4_I1_LUT4_I2_I3 O=out_LUT4_O_3_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I2_LUT4_O_I0_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_4_I0_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O O=out_LUT4_O_4_I1_LUT4_I2_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3 O=out_LUT4_O_4_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(11) I2=$iopadmap$a(4) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(10) I2=$iopadmap$a(6) I3=$iopadmap$b(9) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(14) I3=$iopadmap$a(2) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(11) I3=$iopadmap$a(5) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$a(7) I2=$iopadmap$b(8) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(7) I2=$iopadmap$a(9) I3=$iopadmap$b(6) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(10) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(4) I2=$iopadmap$a(12) I3=$iopadmap$b(3) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(8) I3=$iopadmap$b(8) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(7) I2=$iopadmap$a(10) I3=$iopadmap$b(6) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(11) I2=$iopadmap$a(5) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(10) I2=$iopadmap$a(7) I3=$iopadmap$b(9) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(14) I3=$iopadmap$a(3) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(6) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(10) I2=$iopadmap$a(8) I3=$iopadmap$b(9) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)" +.param INIT 0000000100010000 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(14) I2=$iopadmap$a(1) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(13) I2=$iopadmap$a(3) I3=$iopadmap$b(12) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(15) I3=$iopadmap$a(1) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(16) I3=$iopadmap$a(0) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(18) I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(1) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(16) I2=$iopadmap$a(3) I3=$iopadmap$b(15) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(14) I2=$iopadmap$a(3) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(13) I2=$iopadmap$a(5) I3=$iopadmap$b(12) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(0) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(16) I2=$iopadmap$a(2) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I1=out_LUT4_O_22_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(2) I2=$iopadmap$a(12) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(1) I2=$iopadmap$a(14) I3=$iopadmap$b(0) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(10) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(13) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(1) I2=$iopadmap$a(15) I3=$iopadmap$b(0) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(13) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(11) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(2) I3=$iopadmap$a(14) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(2) I2=$iopadmap$a(14) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(1) I2=$iopadmap$a(16) I3=$iopadmap$b(0) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(12) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(2) I3=$iopadmap$a(15) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$a(9) I2=$iopadmap$b(8) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(10) I3=$iopadmap$b(8) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$b(7) I2=$iopadmap$a(12) I3=$iopadmap$b(6) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(12) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(4) I2=$iopadmap$a(14) I3=$iopadmap$b(3) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(2) I2=$iopadmap$a(15) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(1) I2=$iopadmap$a(17) I3=$iopadmap$b(0) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(13) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$b(4) I2=$iopadmap$a(15) I3=$iopadmap$b(3) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(16) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$b(1) I2=$iopadmap$a(18) I3=$iopadmap$b(0) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(7) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$a(9) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(5) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(13) I2=$iopadmap$a(7) I3=$iopadmap$b(12) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(8) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$b(10) I2=$iopadmap$a(10) I3=$iopadmap$b(9) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$a(10) I2=$iopadmap$b(8) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(11) I1=$iopadmap$a(12) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(5) I2=$iopadmap$a(13) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(14) I1=$iopadmap$a(15) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(11) I3=$iopadmap$b(8) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(7) I2=$iopadmap$a(13) I3=$iopadmap$b(6) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(16) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(17) I1=$iopadmap$a(18) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(14) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$b(4) I2=$iopadmap$a(16) I3=$iopadmap$b(3) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(17) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(1) I2=$iopadmap$a(19) I3=$iopadmap$b(0) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(6) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(4) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(13) I2=$iopadmap$a(6) I3=$iopadmap$b(12) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(7) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(8) I1=$iopadmap$b(10) I2=$iopadmap$a(9) I3=$iopadmap$b(9) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$a(8) I2=$iopadmap$b(8) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(9) I3=$iopadmap$b(8) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(7) I2=$iopadmap$a(11) I3=$iopadmap$b(6) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(11) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$b(4) I2=$iopadmap$a(13) I3=$iopadmap$b(3) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(19) I2=$iopadmap$a(1) I3=$iopadmap$b(18) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(4) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(1) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$a(3) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(2) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(16) I2=$iopadmap$a(4) I3=$iopadmap$b(15) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$a(0) I3=$iopadmap$b(18) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(8) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(9) I1=$iopadmap$a(10) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(6) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$b(13) I2=$iopadmap$a(8) I3=$iopadmap$b(12) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(9) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(10) I2=$iopadmap$a(11) I3=$iopadmap$b(9) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$a(11) I2=$iopadmap$b(8) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(5) I2=$iopadmap$a(14) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(12) I3=$iopadmap$b(8) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(7) I2=$iopadmap$a(14) I3=$iopadmap$b(6) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(17) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(5) I3=$iopadmap$a(15) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(4) I2=$iopadmap$a(17) I3=$iopadmap$b(3) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(18) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(1) I2=$iopadmap$a(20) I3=$iopadmap$b(0) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(5) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$a(7) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(2) I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$a(4) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(3) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$b(16) I2=$iopadmap$a(5) I3=$iopadmap$b(15) O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(6) I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(3) I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(17) I3=$iopadmap$a(4) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(9) I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(14) I3=$iopadmap$a(7) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(11) I3=$iopadmap$a(10) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$a(12) I2=$iopadmap$b(8) I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$a(13) I3=$iopadmap$b(8) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(5) I2=$iopadmap$a(15) I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(2) I2=$iopadmap$a(18) I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(0) I3=$iopadmap$b(1) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_2_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(5) I3=$iopadmap$a(16) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(2) I3=$iopadmap$a(19) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(1) I2=$iopadmap$a(21) I3=$iopadmap$b(0) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(20) I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000001001111101 +.subckt LUT4 I0=$iopadmap$a(0) I1=$iopadmap$b(20) I2=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(19) I2=$iopadmap$b(18) I3=out_LUT4_O_38_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(19) I2=$iopadmap$a(2) I3=$iopadmap$b(18) O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I2_LUT4_O_I1 I2=out_LUT4_O_4_I2_LUT4_O_I2 I3=out_LUT4_O_21_I3_LUT4_I2_O_LUT4_I2_O O=out_LUT4_O_4_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110000 +.subckt LUT4 I0=out_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_20_I1_LUT4_O_I2 I3=out_LUT4_O_20_I1_LUT4_O_I3 O=out_LUT4_O_4_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101010011011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_20_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_18_I0_LUT4_O_I3 I3=out_LUT4_O_4_I3 O=out_LUT4_O_4_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3 O=out_LUT4_O_4_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(40) I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(39) I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(22) I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(23) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(37) I2=$iopadmap$a(25) I3=$iopadmap$b(36) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(21) I3=$iopadmap$b(39) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(20) I3=$iopadmap$b(40) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(28) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(31) I2=$iopadmap$a(30) I3=$iopadmap$b(30) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(31) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(28) I2=$iopadmap$a(33) I3=$iopadmap$b(27) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(30) I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(25) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(34) I2=$iopadmap$a(27) I3=$iopadmap$b(33) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(24) I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(27) I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(29) I2=$iopadmap$a(28) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(34) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(25) I2=$iopadmap$a(36) I3=$iopadmap$b(24) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(33) I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(36) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(23) I3=$iopadmap$a(39) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(22) I3=$iopadmap$a(40) O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_3_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(23) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*I3)" +.param INIT 0000100000000111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(40) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(39) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(21) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(22) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(37) I2=$iopadmap$a(24) I3=$iopadmap$b(36) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(20) I3=$iopadmap$b(39) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(19) I3=$iopadmap$b(40) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(24) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(31) I2=$iopadmap$a(26) I3=$iopadmap$b(30) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(27) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(28) I2=$iopadmap$a(29) I3=$iopadmap$b(27) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(29) I2=$iopadmap$a(26) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(28) I2=$iopadmap$a(28) I3=$iopadmap$b(27) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(25) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(31) I2=$iopadmap$a(27) I3=$iopadmap$b(30) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(28) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$b(28) I2=$iopadmap$a(30) I3=$iopadmap$b(27) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(27) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(22) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(34) I2=$iopadmap$a(24) I3=$iopadmap$b(33) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(21) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(24) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(26) I2=$iopadmap$a(25) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(39) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(19) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(20) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(37) I2=$iopadmap$a(22) I3=$iopadmap$b(36) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(18) I3=$iopadmap$b(39) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(39) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(18) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(19) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(37) I2=$iopadmap$a(21) I3=$iopadmap$b(36) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(17) I3=$iopadmap$b(39) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$b(38) I2=$iopadmap$a(17) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(37) I2=$iopadmap$a(19) I3=$iopadmap$b(36) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(18) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(37) I2=$iopadmap$a(20) I3=$iopadmap$b(36) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(21) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(34) I2=$iopadmap$a(23) I3=$iopadmap$b(33) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(35) I2=$iopadmap$a(20) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(34) I2=$iopadmap$a(22) I3=$iopadmap$b(33) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(32) I2=$iopadmap$a(23) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(31) I2=$iopadmap$a(25) I3=$iopadmap$b(30) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(25) I2=$iopadmap$a(24) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$b(39) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(20) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(21) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(37) I2=$iopadmap$a(23) I3=$iopadmap$b(36) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(19) I3=$iopadmap$b(39) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(33) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(22) I2=$iopadmap$a(35) I3=$iopadmap$b(21) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(36) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(19) I2=$iopadmap$a(38) I3=$iopadmap$b(18) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(20) I2=$iopadmap$a(35) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(19) I2=$iopadmap$a(37) I3=$iopadmap$b(18) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(31) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(25) I2=$iopadmap$a(33) I3=$iopadmap$b(24) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(33) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(30) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$a(32) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(30) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(25) I2=$iopadmap$a(32) I3=$iopadmap$b(24) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(23) I2=$iopadmap$a(32) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(22) I2=$iopadmap$a(34) I3=$iopadmap$b(21) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(26) I2=$iopadmap$a(29) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(25) I2=$iopadmap$a(31) I3=$iopadmap$b(24) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(32) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(25) I2=$iopadmap$a(34) I3=$iopadmap$b(24) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(34) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(31) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(26) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(31) I2=$iopadmap$a(28) I3=$iopadmap$b(30) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(29) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$b(28) I2=$iopadmap$a(31) I3=$iopadmap$b(27) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(28) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(29) I1=$iopadmap$a(30) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(23) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(34) I2=$iopadmap$a(25) I3=$iopadmap$b(33) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(22) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(25) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(27) I2=$iopadmap$a(26) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(27) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(31) I2=$iopadmap$a(29) I3=$iopadmap$b(30) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(30) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(28) I2=$iopadmap$a(32) I3=$iopadmap$b(27) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(29) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(30) I1=$iopadmap$a(31) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(35) I3=$iopadmap$a(24) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(34) I2=$iopadmap$a(26) I3=$iopadmap$b(33) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(35) I2=$iopadmap$a(23) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(26) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(28) I2=$iopadmap$a(27) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(26) I3=$iopadmap$a(33) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(25) I2=$iopadmap$a(35) I3=$iopadmap$b(24) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(23) I2=$iopadmap$a(35) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(32) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(17) I2=$iopadmap$a(40) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(34) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(22) I2=$iopadmap$a(36) I3=$iopadmap$b(21) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(20) I3=$iopadmap$a(37) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(19) I2=$iopadmap$a(39) I3=$iopadmap$b(18) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(36) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$a(38) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(17) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_24_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(40) I3=$iopadmap$b(15) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(16) I3=$iopadmap$a(40) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$a(40) I2=$iopadmap$b(17) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111111110000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(16) I3=$iopadmap$a(39) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(35) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(22) I2=$iopadmap$a(37) I3=$iopadmap$b(21) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(40) I1=$iopadmap$b(18) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(37) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(18) I2=$iopadmap$a(38) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(23) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(23) I2=$iopadmap$a(38) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_I3_O_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 00000111 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(22) I2=$iopadmap$a(40) I3=$iopadmap$b(21) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$a(40) I2=$iopadmap$b(20) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(19) I3=$iopadmap$a(39) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$a(40) I3=$iopadmap$b(20) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1101000000000000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(23) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I2=$iopadmap$a(37) I3=$iopadmap$b(23) O=out_LUT4_O_3_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(21) I2=$iopadmap$a(37) I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(22) I3=$iopadmap$a(38) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(21) I3=$iopadmap$a(39) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_4_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(20) I2=$iopadmap$a(40) I3=$iopadmap$b(19) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(23) I3=$iopadmap$a(36) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(22) I2=$iopadmap$a(38) I3=$iopadmap$b(21) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(40) I3=$iopadmap$b(18) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(20) I3=$iopadmap$a(38) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$a(40) I3=$iopadmap$b(17) O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_4_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_5_I0 I1=out_LUT4_O_5_I1 I2=out_LUT4_O_5_I2 I3=out_LUT4_O_5_I3 O=mult_wire(80) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000100011110 +.subckt LUT4 I0=out_LUT4_O_7_I0_LUT4_O_I3 I1=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=out_LUT4_O_5_I0_LUT4_O_I3 O=out_LUT4_O_5_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I2_LUT4_O_I2 I2=out_LUT4_O_6_I2_LUT4_O_I3 I3=out_LUT4_O_6_I1 O=out_LUT4_O_5_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I2_LUT4_O_I1 I2=out_LUT4_O_5_I2_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I3 O=out_LUT4_O_5_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(40) I2=out_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=$iopadmap$a(40) I1=$iopadmap$b(39) I2=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0 I3=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(38) I3=$iopadmap$b(40) O=out_LUT4_O_5_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(35) I2=$iopadmap$a(39) I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(39) I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(37) I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$a(39) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=$iopadmap$b(38) I3=$iopadmap$a(38) O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(36) I3=$iopadmap$b(39) O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$b(38) I2=$iopadmap$a(36) I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(37) I2=$iopadmap$a(38) I3=$iopadmap$b(36) O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$a(38) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(37) O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(37) I2=$iopadmap$a(39) I3=$iopadmap$b(36) O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(39) I2=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I3=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(37) I3=$iopadmap$b(39) O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(39) I2=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(40) I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(37) I3=$iopadmap$b(40) O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(39) I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(35) I3=$iopadmap$b(39) O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$b(38) I2=$iopadmap$a(35) I3=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(37) I2=$iopadmap$a(37) I3=$iopadmap$b(36) O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$a(37) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I2=$iopadmap$b(38) I3=$iopadmap$a(36) O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 I3=out_LUT4_O_5_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I2 O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=$iopadmap$a(40) I1=$iopadmap$b(40) I2=out_LUT4_O_5_I3_LUT4_O_I2 I3=out_LUT4_O_5_I3_LUT4_O_I3 O=out_LUT4_O_5_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_5_I2_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(39) I3=$iopadmap$b(40) O=out_LUT4_O_5_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(40) I3=$iopadmap$b(39) O=out_LUT4_O_5_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(39) I2=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(38) I3=$iopadmap$b(39) O=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$b(38) I2=$iopadmap$a(38) I3=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(37) I2=$iopadmap$a(40) I3=$iopadmap$b(36) O=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$a(40) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(38) I2=$iopadmap$a(40) I3=$iopadmap$b(37) O=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(37) I2=$iopadmap$a(40) I3=$iopadmap$b(38) O=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(39) I3=$iopadmap$b(37) O=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(38) I2=$iopadmap$a(40) I3=$iopadmap$a(39) O=out_LUT4_O_5_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=out_LUT4_O_6_I0 I1=out_LUT4_O_6_I1 I2=out_LUT4_O_6_I2 I3=out_LUT4_O_6_I3 O=$iopadmap$out(39) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000111111111 +.subckt LUT4 I0=out_LUT4_O_7_I0_LUT4_O_I3 I1=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I3=out_LUT4_O_7_I1 O=out_LUT4_O_6_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)" +.param INIT 0000000001110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_7_I1_LUT4_O_I3 I3=out_LUT4_O_7_I1_LUT4_O_I2 O=out_LUT4_O_6_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_6_I2 I3=out_LUT4_O_7_I1 O=out_LUT4_O_5_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_6_I2_LUT4_O_I2 I3=out_LUT4_O_6_I2_LUT4_O_I3 O=out_LUT4_O_6_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I2_LUT4_O_I1 I2=out_LUT4_O_5_I2_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I3 O=out_LUT4_O_6_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_6_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=out_LUT4_O_7_I2 I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=out_LUT4_O_6_I3_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I3 O=out_LUT4_O_6_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 I2=out_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$a(24) I2=$iopadmap$b(8) I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$a(25) I3=$iopadmap$b(8) O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(27) I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$b(4) I2=$iopadmap$a(29) I3=$iopadmap$b(3) O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(28) I1=$iopadmap$a(29) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_6_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_7_I0 I1=out_LUT4_O_7_I1 I2=out_LUT4_O_7_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O O=$iopadmap$out(38) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001111111111001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O I2=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O I3=out_LUT4_O_7_I0_LUT4_O_I3 O=out_LUT4_O_7_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_7_I1_LUT4_O_I2 I3=out_LUT4_O_7_I1_LUT4_O_I3 O=out_LUT4_O_7_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_7_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_7_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_7_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(40) I2=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I3=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(36) I3=$iopadmap$b(40) O=out_LUT4_O_7_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_7_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1 I3=out_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_7_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 00001101 +.subckt LUT4 I0=out_LUT4_O_6_I3_LUT4_O_I3 I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_I2_O I2=out_LUT4_O_7_I2_LUT4_O_I1 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_I3_O O=out_LUT4_O_40_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000011101111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2 O=out_LUT4_O_7_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_8_I0 I1=out_LUT4_O_8_I1 I2=out_LUT4_O_8_I2 I3=out_LUT4_O_8_I3 O=$iopadmap$out(36) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111111011110001 +.subckt LUT4 I0=out_LUT4_O_13_I2_LUT4_I3_O_LUT4_I2_O I1=out_LUT4_O_8_I0_LUT4_O_I1 I2=out_LUT4_O_8_I0_LUT4_O_I2 I3=out_LUT4_O_8_I0_LUT4_O_I3 O=out_LUT4_O_8_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111010000000000 +.subckt LUT4 I0=out_LUT4_O_8_I0_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_8_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I1_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3 O=out_LUT4_O_8_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 0010101100100010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_8_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_8_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_8_I1 I2=out_LUT4_O_8_I0 I3=out_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_7_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I2_LUT4_O_I3 I2=out_LUT4_O_9_I2_LUT4_O_I2 I3=out_LUT4_O_9_I1 O=out_LUT4_O_8_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_8_I2_LUT4_O_I2 I3=out_LUT4_O_8_I2_LUT4_O_I3 O=out_LUT4_O_8_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_8_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_8_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I2_LUT4_O_I3 O=out_LUT4_O_8_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_I1_LUT4_O_I0 O=out_LUT4_O_8_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_9_I0 I1=out_LUT4_O_9_I1 I2=out_LUT4_O_9_I2 I3=out_LUT4_O_9_I3 O=$iopadmap$out(35) +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110000111111111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_10_I1 I3=out_LUT4_O_10_I0 O=out_LUT4_O_9_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I1_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I3 O=out_LUT4_O_9_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(40) I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(31) I3=$iopadmap$b(40) O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(31) I1=$iopadmap$b(39) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_1_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(30) I3=$iopadmap$b(39) O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(35) I3=$iopadmap$a(38) O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01000001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(33) I3=$iopadmap$a(40) O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 10000111 +.subckt LUT4 I0=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(35) I2=$iopadmap$a(37) I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(38) I1=$iopadmap$b(34) I2=$iopadmap$a(39) I3=$iopadmap$b(33) O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(33) I2=$iopadmap$a(38) I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(40) O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$b(32) I2=$iopadmap$a(40) I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_12_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111000100010001 +.subckt LUT4 I0=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(35) I2=$iopadmap$a(36) I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$b(34) I2=$iopadmap$a(38) I3=$iopadmap$b(33) O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(37) I1=$iopadmap$a(38) I2=$iopadmap$b(33) I3=$iopadmap$b(34) O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(35) I3=$iopadmap$a(37) O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(40) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 O=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(32) I3=$iopadmap$b(40) O=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I2 I3=out_LUT4_O_10_I1 O=out_LUT4_O_8_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I2_LUT4_O_I2 I3=out_LUT4_O_9_I2_LUT4_O_I3 O=out_LUT4_O_9_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_9_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_9_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=out_LUT4_O_10_I2 I1=out_LUT4_O_10_I3 I2=out_LUT4_O_9_I3_LUT4_O_I2 I3=out_LUT4_O_9_I3_LUT4_O_I3 O=out_LUT4_O_9_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)" +.param INIT 0000111011110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3 I2=out_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_9_I3_LUT4_O_I2 O=out_LUT4_O_9_I3_LUT4_O_I2_LUT4_I3_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_10_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3 O=out_LUT4_O_9_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_9_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_9_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11100001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(21) I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(14) I3=$iopadmap$a(19) O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(11) I3=$iopadmap$a(22) O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(23) I2=$iopadmap$b(8) I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$a(25) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(24) I3=$iopadmap$b(8) O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(7) I2=$iopadmap$a(26) I3=$iopadmap$b(6) O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(26) I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$b(4) I2=$iopadmap$a(28) I3=$iopadmap$b(3) O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(27) I1=$iopadmap$a(28) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 01000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1110011101110001 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$b(32) I2=$iopadmap$a(0) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(1) I1=$iopadmap$b(31) I2=$iopadmap$a(2) I3=$iopadmap$b(30) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(2) I2=$iopadmap$a(1) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(3) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(4) I1=$iopadmap$a(5) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(1) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(2) I1=$iopadmap$b(31) I2=$iopadmap$a(3) I3=$iopadmap$b(30) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(4) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$b(28) I2=$iopadmap$a(6) I3=$iopadmap$b(27) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001011001101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(33) I3=$iopadmap$a(0) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$a(21) I2=$iopadmap$b(8) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$a(23) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(22) I3=$iopadmap$b(8) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$b(7) I2=$iopadmap$a(24) I3=$iopadmap$b(6) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(24) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$b(4) I2=$iopadmap$a(26) I3=$iopadmap$b(3) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(25) I1=$iopadmap$a(26) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$a(23) I3=$iopadmap$b(8) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(24) I1=$iopadmap$b(7) I2=$iopadmap$a(25) I3=$iopadmap$b(6) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$b(5) I2=$iopadmap$a(25) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$b(4) I2=$iopadmap$a(27) I3=$iopadmap$b(3) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(26) I1=$iopadmap$a(27) I2=$iopadmap$b(3) I3=$iopadmap$b(4) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$a(22) I2=$iopadmap$b(8) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(23) I1=$iopadmap$a(24) I2=$iopadmap$b(6) I3=$iopadmap$b(7) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(20) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$a(22) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(14) I3=$iopadmap$a(18) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$b(13) I2=$iopadmap$a(20) I3=$iopadmap$b(12) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(21) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(22) I1=$iopadmap$b(10) I2=$iopadmap$a(23) I3=$iopadmap$b(9) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(14) I3=$iopadmap$a(17) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(11) I3=$iopadmap$a(20) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(21) I1=$iopadmap$b(10) I2=$iopadmap$a(22) I3=$iopadmap$b(9) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(11) I2=$iopadmap$a(19) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(20) I1=$iopadmap$a(21) I2=$iopadmap$b(9) I3=$iopadmap$b(10) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(14) I2=$iopadmap$a(18) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(19) I1=$iopadmap$a(20) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(15) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$a(17) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(17) I3=$iopadmap$a(16) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(14) I2=$iopadmap$a(17) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$b(13) I2=$iopadmap$a(19) I3=$iopadmap$b(12) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(18) I1=$iopadmap$a(19) I2=$iopadmap$b(12) I3=$iopadmap$b(13) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(17) I2=$iopadmap$a(14) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(15) I1=$iopadmap$a(16) I2=$iopadmap$b(15) I3=$iopadmap$b(16) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(17) I3=$iopadmap$a(15) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(16) I1=$iopadmap$b(16) I2=$iopadmap$a(17) I3=$iopadmap$b(15) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 11010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(20) I2=$iopadmap$a(11) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(12) I1=$iopadmap$a(13) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(23) I3=$iopadmap$a(9) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(20) I3=$iopadmap$a(12) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(20) I2=$iopadmap$a(12) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$b(19) I2=$iopadmap$a(14) I3=$iopadmap$b(18) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(13) I1=$iopadmap$a(14) I2=$iopadmap$b(18) I3=$iopadmap$b(19) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I2=$iopadmap$b(23) I3=$iopadmap$a(10) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$b(20) I3=$iopadmap$a(13) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 I1=$iopadmap$b(23) I2=$iopadmap$a(9) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$b(22) I2=$iopadmap$a(11) I3=$iopadmap$b(21) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(10) I1=$iopadmap$a(11) I2=$iopadmap$b(21) I3=$iopadmap$b(22) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(26) I2=$iopadmap$a(6) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(7) I1=$iopadmap$a(8) I2=$iopadmap$b(24) I3=$iopadmap$b(25) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I0 I2=$iopadmap$b(26) I3=$iopadmap$a(7) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1111001101001101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(34) I3=$iopadmap$a(0) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(33) I3=$iopadmap$a(1) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1 I1=$iopadmap$b(32) I2=$iopadmap$a(1) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=mult_wire(0) I1=$iopadmap$a(3) I2=$iopadmap$a(2) I3=out_LUT4_O_10_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 10000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(29) I2=$iopadmap$a(4) I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(5) I1=$iopadmap$a(6) I2=$iopadmap$b(27) I3=$iopadmap$b(28) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$b(32) I3=$iopadmap$a(2) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(3) I1=$iopadmap$b(31) I2=$iopadmap$a(4) I3=$iopadmap$b(30) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(29) I3=$iopadmap$a(5) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(6) I1=$iopadmap$b(28) I2=$iopadmap$a(7) I3=$iopadmap$b(27) O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 00010100 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_40_I3_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_6_I3_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_8_I2_LUT4_O_I2 I3=out_LUT4_O_8_I2_LUT4_O_I3 O=out_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0 I1=out_LUT4_O_8_I1 I2=out_LUT4_O_8_I0 I3=out_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0101011100000001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(40) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(39) I2=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I3=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(34) I3=$iopadmap$b(39) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(33) I3=$iopadmap$b(40) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01110001 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(39) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(32) I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$a(34) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(33) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(37) I2=$iopadmap$a(35) I3=$iopadmap$b(36) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$a(31) I3=$iopadmap$b(39) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=$iopadmap$b(38) I2=$iopadmap$a(31) I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$b(37) I2=$iopadmap$a(33) I3=$iopadmap$b(36) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=$iopadmap$a(32) I1=$iopadmap$a(33) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(32) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(37) I2=$iopadmap$a(34) I3=$iopadmap$b(36) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(33) I1=$iopadmap$b(39) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(33) I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$a(35) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=$iopadmap$b(38) I3=$iopadmap$a(34) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(37) I2=$iopadmap$a(36) I3=$iopadmap$b(36) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101110111 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(32) I3=$iopadmap$b(39) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=$iopadmap$a(34) I1=$iopadmap$b(39) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0111100010000111 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I1=$iopadmap$b(38) I2=$iopadmap$a(34) I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)" +.param INIT 0000000010111111 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$a(36) I2=$iopadmap$b(36) I3=$iopadmap$b(37) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000000000000000 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0_LUT4_O_I0 I2=$iopadmap$b(38) I3=$iopadmap$a(35) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01111000 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I2 I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1_LUT4_O_I3 I2=$iopadmap$a(33) I3=$iopadmap$b(39) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000111011101110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=$iopadmap$a(40) I2=$iopadmap$b(35) I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1011111101000000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(34) I3=$iopadmap$a(39) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(35) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=$iopadmap$a(39) I1=$iopadmap$b(35) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)" +.param INIT 0000011100001000 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I1=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=$iopadmap$a(40) I3=$iopadmap$b(33) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)" +.param INIT 0001011101110111 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=$iopadmap$b(34) I3=$iopadmap$a(40) O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*I1*I2*I3)" +.param INIT 1000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10010110 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 1001 +.subckt LUT4 I0=$iopadmap$a(36) I1=$iopadmap$b(40) I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 I3=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 I3=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2 O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(35) I3=$iopadmap$b(40) O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 I3=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_I1_O +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)" +.param INIT 10110010 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001 +.subckt LUT4 I0=$iopadmap$a(35) I1=$iopadmap$b(40) I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)" +.param INIT 1000011101111000 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(~I0*I1*I2*I3)" +.param INIT 0100 +.subckt LUT4 I0=mult_wire(0) I1=mult_wire(0) I2=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110" +.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0110 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I1 I2=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I2 I3=out_LUT4_O_5_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I2 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)" +.param INIT 01101001 +.subckt LUT4 I0=mult_wire(0) I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 I2=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT4_O_I2 I3=out_LUT4_O_9_I1_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2_LUT4_I2_O O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110" +.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)" +.param INIT 00101011 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I2 I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3 I2=$iopadmap$a(34) I3=$iopadmap$b(40) O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)" +.param INIT 0100110111011101 +.subckt LUT4 I0=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I3 I1=out_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2_LUT4_O_I0 I2=$iopadmap$a(40) I3=$iopadmap$b(35) O=out_LUT4_O_I1_LUT4_O_I3_LUT4_O_I3 +.attr module_not_derived 00000000000000000000000000000001 +.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109" +.param EQN "(~I0*~I1*I2*I3)" +.param INIT 0001000000000000 +.end From 8502502b43deb8e64a13acd7832255c896ac9418 Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Thu, 17 Dec 2020 01:28:35 -0800 Subject: [PATCH 02/24] add 32x32 layout --- ...ister_scan_chain_nonLR_caravel_io_skywater130nm.xml | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index 07c6ba84..3282a1ea 100644 --- a/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -202,6 +202,16 @@ + + + + + + + + + + - + @@ -85,7 +85,7 @@ - + @@ -97,7 +97,7 @@ - + @@ -109,7 +109,7 @@ - + From 8d5036f108c51eab4750d04a68d935ae13b21a58 Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Thu, 17 Dec 2020 05:46:30 -0800 Subject: [PATCH 07/24] commented/corrected failing benchmarks --- BENCHMARK/sdc_controller/rtl/sd_cmd_master.v | 2 +- .../sdc_controller/rtl/sd_controller_wb.v | 2 +- BENCHMARK/sdc_controller/rtl/sd_data_master.v | 2 +- .../sdc_controller/rtl/sd_data_serial_host.v | 2 +- .../sdc_controller/rtl/sd_data_xfer_trig.v | 4 +- BENCHMARK/sdc_controller/rtl/sd_defines.v | 100 ++++++++++++++++++ BENCHMARK/sdc_controller/rtl/sdc_controller.v | 2 +- .../config/task_template.conf | 8 +- 8 files changed, 111 insertions(+), 11 deletions(-) create mode 100644 BENCHMARK/sdc_controller/rtl/sd_defines.v diff --git a/BENCHMARK/sdc_controller/rtl/sd_cmd_master.v b/BENCHMARK/sdc_controller/rtl/sd_cmd_master.v index cc70787a..e8468f5a 100644 --- a/BENCHMARK/sdc_controller/rtl/sd_cmd_master.v +++ b/BENCHMARK/sdc_controller/rtl/sd_cmd_master.v @@ -46,7 +46,7 @@ //// from http://www.opencores.org/lgpl.shtml //// //// //// ////////////////////////////////////////////////////////////////////// -`include "sd_defines.h" +`include "sd_defines.v" module sd_cmd_master( input sd_clk, diff --git a/BENCHMARK/sdc_controller/rtl/sd_controller_wb.v b/BENCHMARK/sdc_controller/rtl/sd_controller_wb.v index e92ed511..6ffb1bcc 100644 --- a/BENCHMARK/sdc_controller/rtl/sd_controller_wb.v +++ b/BENCHMARK/sdc_controller/rtl/sd_controller_wb.v @@ -45,7 +45,7 @@ //// from http://www.opencores.org/lgpl.shtml //// //// //// ////////////////////////////////////////////////////////////////////// -`include "sd_defines.h" +`include "sd_defines.v" module sd_controller_wb( // WISHBONE slave diff --git a/BENCHMARK/sdc_controller/rtl/sd_data_master.v b/BENCHMARK/sdc_controller/rtl/sd_data_master.v index 56cfe9bd..c183b479 100644 --- a/BENCHMARK/sdc_controller/rtl/sd_data_master.v +++ b/BENCHMARK/sdc_controller/rtl/sd_data_master.v @@ -46,7 +46,7 @@ //// from http://www.opencores.org/lgpl.shtml //// //// //// ////////////////////////////////////////////////////////////////////// -`include "sd_defines.h" +`include "sd_defines.v" module sd_data_master ( input sd_clk, diff --git a/BENCHMARK/sdc_controller/rtl/sd_data_serial_host.v b/BENCHMARK/sdc_controller/rtl/sd_data_serial_host.v index 0b16e65d..7c65aa10 100644 --- a/BENCHMARK/sdc_controller/rtl/sd_data_serial_host.v +++ b/BENCHMARK/sdc_controller/rtl/sd_data_serial_host.v @@ -46,7 +46,7 @@ //// from http://www.opencores.org/lgpl.shtml //// //// //// ////////////////////////////////////////////////////////////////////// -`include "sd_defines.h" +`include "sd_defines.v" module sd_data_serial_host( input sd_clk, diff --git a/BENCHMARK/sdc_controller/rtl/sd_data_xfer_trig.v b/BENCHMARK/sdc_controller/rtl/sd_data_xfer_trig.v index c10ff86c..1c407367 100644 --- a/BENCHMARK/sdc_controller/rtl/sd_data_xfer_trig.v +++ b/BENCHMARK/sdc_controller/rtl/sd_data_xfer_trig.v @@ -41,7 +41,7 @@ //// from http://www.opencores.org/lgpl.shtml //// //// //// ////////////////////////////////////////////////////////////////////// -`include "sd_defines.h" +`include "sd_defines.v" module sd_data_xfer_trig ( input sd_clk, @@ -123,4 +123,4 @@ begin end end -endmodule \ No newline at end of file +endmodule diff --git a/BENCHMARK/sdc_controller/rtl/sd_defines.v b/BENCHMARK/sdc_controller/rtl/sd_defines.v new file mode 100644 index 00000000..7dfea3bb --- /dev/null +++ b/BENCHMARK/sdc_controller/rtl/sd_defines.v @@ -0,0 +1,100 @@ +////////////////////////////////////////////////////////////////////// +//// //// +//// WISHBONE SD Card Controller IP Core //// +//// //// +//// sd_defines.v //// +//// //// +//// This file is part of the WISHBONE SD Card //// +//// Controller IP Core project //// +//// http://opencores.org/project,sd_card_controller //// +//// //// +//// Description //// +//// Header file with common definitions //// +//// //// +//// Author(s): //// +//// - Marek Czerski, ma.czerski@gmail.com //// +//// //// +////////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Authors //// +//// //// +//// Based on original work by //// +//// Adam Edvardsson (adam.edvardsson@orsoc.se) //// +//// //// +//// Copyright (C) 2009 Authors //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer. //// +//// //// +//// This source file is free software; you can redistribute it //// +//// and/or modify it under the terms of the GNU Lesser General //// +//// Public License as published by the Free Software Foundation; //// +//// either version 2.1 of the License, or (at your option) any //// +//// later version. //// +//// //// +//// This source is distributed in the hope that it will be //// +//// useful, but WITHOUT ANY WARRANTY; without even the implied //// +//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// +//// PURPOSE. See the GNU Lesser General Public License for more //// +//// details. //// +//// //// +//// You should have received a copy of the GNU Lesser General //// +//// Public License along with this source; if not, download it //// +//// from http://www.opencores.org/lgpl.shtml //// +//// //// +////////////////////////////////////////////////////////////////////// + +//global defines +`define BLKSIZE_W 12 +`define BLKCNT_W 16 + +//cmd module interrupts +`define INT_CMD_SIZE 5 +`define INT_CMD_CC 0 +`define INT_CMD_EI 1 +`define INT_CMD_CTE 2 +`define INT_CMD_CCRCE 3 +`define INT_CMD_CIE 4 + +//data module interrupts +`define INT_DATA_SIZE 3 +`define INT_DATA_CC 0 +`define INT_DATA_CCRCE 1 +`define INT_DATA_CFE 2 + +//command register defines +`define CMD_REG_SIZE 14 +`define CMD_RESPONSE_CHECK 1:0 +`define CMD_BUSY_CHECK 2 +`define CMD_CRC_CHECK 3 +`define CMD_IDX_CHECK 4 +`define CMD_WITH_DATA 6:5 +`define CMD_INDEX 13:8 + +//register addreses +`define argument 8'h00 +`define command 8'h04 +`define resp0 8'h08 +`define resp1 8'h0c +`define resp2 8'h10 +`define resp3 8'h14 +`define controller 8'h1c +`define timeout 8'h20 +`define clock_d 8'h24 +`define reset 8'h28 +`define voltage 8'h2c +`define capa 8'h30 +`define cmd_isr 8'h34 +`define cmd_iser 8'h38 +`define data_isr 8'h3c +`define data_iser 8'h40 +`define blksize 8'h44 +`define blkcnt 8'h48 +`define dst_src_addr 8'h60 + +//wb module defines +`define RESET_BLOCK_SIZE 512 +`define RESET_CLK_DIV 0 +`define SUPPLY_VOLTAGE_mV 3300 diff --git a/BENCHMARK/sdc_controller/rtl/sdc_controller.v b/BENCHMARK/sdc_controller/rtl/sdc_controller.v index 58de16b8..26f1cf11 100644 --- a/BENCHMARK/sdc_controller/rtl/sdc_controller.v +++ b/BENCHMARK/sdc_controller/rtl/sdc_controller.v @@ -54,7 +54,7 @@ //// from http://www.opencores.org/lgpl.shtml //// //// //// ////////////////////////////////////////////////////////////////////// -`include "sd_defines.h" +`include "sd_defines.v" module sdc_controller( // WISHBONE common diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf index 9b3cb151..52da311b 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf @@ -45,11 +45,11 @@ bench11=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/counter_16bit/rtl/*.v bench12=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/dct_mac/rtl/*.v bench13=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/des_perf/rtl/*.v bench14=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/diffeq_f_systemC/rtl/*.v -bench15=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/i2c_master_top/rtl/*.v +#bench15=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/i2c_master_top/rtl/*.v bench16=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/iir/rtl/*.v bench17=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/jpeg_qnr/rtl/*.v bench18=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/multi_enc_decx2x4/rtl/*.v -bench19=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/sdc_controller/rtl/*.v +#bench19=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/sdc_controller/rtl/*.v bench20=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/sha256/rtl/*.v bench21=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/unsigned_mult_80/rtl/*.v @@ -70,11 +70,11 @@ bench11_top = top bench12_top = dct_mac bench13_top = des_perf bench14_top = diffeq_f_systemC -bench15_top = i2c_master_top +#bench15_top = i2c_master_top bench16_top = iir bench17_top = jpeg_qnr bench18_top = multi_enc_decx2x4 -bench19_top = sdc_controller +#bench19_top = sdc_controller bench20_top = sha256 bench21_top = unsigned_mult_80 From 01fabc65cc2d85cdfc66bc02a1eb05b2f5cbc9b8 Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Mon, 21 Dec 2020 07:13:38 -0800 Subject: [PATCH 08/24] added a new architecture with LUT4, Soft adder and cross local routing with 24 clb inputs and feedback --- ...avel_io_skywater130nm_fdhd_cc_openfpga.xml | 261 ++++++++ ...n_chain_nonLR_caravel_io_skywater130nm.xml | 591 ++++++++++++++++++ .../generate_fabric/config/task_template.conf | 4 +- .../generate_sdc/config/task_template.conf | 4 +- .../config/task_template.conf | 8 +- 5 files changed, 860 insertions(+), 8 deletions(-) create mode 100644 ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml create mode 100644 ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml diff --git a/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml b/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml new file mode 100644 index 00000000..b7a26874 --- /dev/null +++ b/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml @@ -0,0 +1,261 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 10e-12 + + + 10e-12 + + + + + + + + + 10e-12 + + + 10e-12 + + + + + + + + + 10e-12 + + + 10e-12 + + + + + + + + + 10e-12 + + + 10e-12 + + + + + + + + + + + + 10e-12 5e-12 + + + 10e-12 5e-12 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml new file mode 100644 index 00000000..1d47257c --- /dev/null +++ b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -0,0 +1,591 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + io_top.outpad io_top.inpad + + + + + + + + + + + + io_right.outpad io_right.inpad + + + + + + + + + + + + io_bottom.outpad io_bottom.inpad + + + + + + + + + + + + io_left.outpad io_left.inpad + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + clb.clk clb.reset + clb.reg_in clb.sc_in clb.cin clb.O[7:0] clb.I[11:0] + clb.I[23:12] + clb.reg_out clb.sc_out clb.cout + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 1 1 + 1 + + + + 1 1 1 + 1 1 + + + + 1 1 1 1 1 + 1 1 1 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 261e-12 + 261e-12 + 261e-12 + 261e-12 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_fabric/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_fabric/config/task_template.conf index 9b8fd8bf..b9f99be2 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_fabric/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_fabric/config/task_template.conf @@ -17,7 +17,7 @@ fpga_flow=yosys_vpr [OpenFPGA_SHELL] openfpga_shell_template=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_shell_script/skywater_generate_fabric_using_random_key_example_script.openfpga -openfpga_arch_file=${SKYWATER_OPENFPGA_HOME}/ARCH/openfpga_arch/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml +openfpga_arch_file=${SKYWATER_OPENFPGA_HOME}/ARCH/openfpga_arch/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml openfpga_sim_setting_file=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_simulation_setting/efpga_12x12_sim_openfpga.xml openfpga_vpr_device_layout=32x32 openfpga_vpr_route_chan_width=60 @@ -26,7 +26,7 @@ openfpga_sdc_output_dir=${SKYWATER_OPENFPGA_HOME}/SDC/k4_N8_reset_softadder_cara external_fabric_key_file=${SKYWATER_OPENFPGA_HOME}/ARCH/fabric_key/fabric_key_12x12.xml [ARCHITECTURES] -arch0=${SKYWATER_OPENFPGA_HOME}/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +arch0=${SKYWATER_OPENFPGA_HOME}/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml [BENCHMARKS] bench0=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/and2/and2.v diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf index d94dadf2..c2902b05 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf @@ -17,7 +17,7 @@ fpga_flow=yosys_vpr [OpenFPGA_SHELL] openfpga_shell_template=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_shell_script/skywater_generate_sdc_using_random_key_example_script.openfpga -openfpga_arch_file=${SKYWATER_OPENFPGA_HOME}/ARCH/openfpga_arch/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml +openfpga_arch_file=${SKYWATER_OPENFPGA_HOME}/ARCH/openfpga_arch/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml openfpga_sim_setting_file=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_simulation_setting/efpga_12x12_sim_openfpga.xml openfpga_vpr_device_layout=32x32 openfpga_vpr_route_chan_width=60 @@ -25,7 +25,7 @@ openfpga_sdc_output_dir=${SKYWATER_OPENFPGA_HOME}/SDC/k4_N8_reset_softadder_cara external_fabric_key_file=${SKYWATER_OPENFPGA_HOME}/ARCH/fabric_key/fabric_key_12x12.xml [ARCHITECTURES] -arch0=${SKYWATER_OPENFPGA_HOME}/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +arch0=${SKYWATER_OPENFPGA_HOME}/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml [BENCHMARKS] bench0=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/and2/and2.v diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf index 52da311b..6bf2eea3 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf @@ -17,7 +17,7 @@ fpga_flow=yosys_vpr [OpenFPGA_SHELL] openfpga_shell_template=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_random_key_example_script.openfpga -openfpga_arch_file=${SKYWATER_OPENFPGA_HOME}/ARCH/openfpga_arch/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml +openfpga_arch_file=${SKYWATER_OPENFPGA_HOME}/ARCH/openfpga_arch/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml openfpga_sim_setting_file=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_simulation_setting/efpga_12x12_sim_openfpga.xml openfpga_vpr_device_layout=32x32 openfpga_vpr_route_chan_width=60 @@ -26,7 +26,7 @@ openfpga_fabric_verilog_netlist=${SKYWATER_OPENFPGA_HOME}/HDL/k4_N8_reset_softad external_fabric_key_file=${SKYWATER_OPENFPGA_HOME}/ARCH/fabric_key/fabric_key_12x12.xml [ARCHITECTURES] -arch0=${SKYWATER_OPENFPGA_HOME}/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +arch0=${SKYWATER_OPENFPGA_HOME}/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml [BENCHMARKS] bench0=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/and2/and2.v @@ -43,7 +43,7 @@ bench9=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/cf_fft_256_8/rtl/*.v bench10=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/counter120bitx5/rtl/*.v bench11=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/counter_16bit/rtl/*.v bench12=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/dct_mac/rtl/*.v -bench13=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/des_perf/rtl/*.v +#bench13=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/des_perf/rtl/*.v bench14=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/diffeq_f_systemC/rtl/*.v #bench15=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/i2c_master_top/rtl/*.v bench16=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/iir/rtl/*.v @@ -68,7 +68,7 @@ bench9_top = cf_fft_256_8 bench10_top = counter120bitx5 bench11_top = top bench12_top = dct_mac -bench13_top = des_perf +#bench13_top = des_perf bench14_top = diffeq_f_systemC #bench15_top = i2c_master_top bench16_top = iir From 81a31ea02215b4d64deb8931ad06c8c8bfabb894 Mon Sep 17 00:00:00 2001 From: tangxifan Date: Mon, 21 Dec 2020 12:37:19 -0700 Subject: [PATCH 09/24] [Doc] Update documentation with latest GDS view --- DOC/source/device/figures/sofa_motivation.png | Bin 758584 -> 367221 bytes DOC/source/device/introduction.rst | 2 +- 2 files changed, 1 insertion(+), 1 deletion(-) diff --git a/DOC/source/device/figures/sofa_motivation.png b/DOC/source/device/figures/sofa_motivation.png index 9486a00d2053d0346900702ac9cbd16cd23b691b..5f5c8c6b1e8207fe2a14ce05e94e93a8ffcb6c07 100644 GIT binary patch literal 367221 zcmeFZXIxXwvj8mEP^5_pN>dOK5F(&-hysd&fQmF}(rZGmA&CV9sUiYOi-3qoZwW1g zju0RqozPpP1_&fT3NO$9KL2~~@4naP!~5y|aL;c~&YsEa?Ah7bnc3Mr=iOs{ZMM^w zP9HgPgze!2t*1whobWtygvpiV#34k&PJ z@H{O2_x0!(rvIY&h56suCp^C#{dbD86oL!lrtUFKc>uJ6x8RzA1fESpD?n%a>KX?H!e$YTf_4_~D(Ju(PkPr!oK# z5D*|8ASdnN?F5ifQc?oklm*DjN*!WI`2>M|Z33mhJ|h1?+Z8ard9N*v~)8w!a-d?9@M}{0uubNe_}gD%i$vvS9;?f zjm!7hfR~o%eF6UDyRA^BdvulTs#k9=3rpW&jkqOjuFyRsnf_H}$(M}&Fh;2{3V;)+ zU^3wms)7|J)IV#9naS8fH&{NW5yWHvu+n(wUPa_rpbYY zIfVxo;}ns{@d5&c1DJE>LD&&>6`Kp2DQXFl`Z@k%x&`ilC~joqY$xx9694xEP0{iR zq@?ohqZ@$1Q7(`2pDD>1^l!m+w=d$RZA7g~&(8#XX&dX=MWzr21y65-C-w1t&W@GB zCg#D*t}E~NMVN&z{~>vvKRa^K<6#Q@wsbG?PC*{+W*uXAhUB}#jRIbov<_q`cPESV-wCDhjXR&g<{qp3QttL7f5=S6$t0Y&*l7Na5gTO zrth5>;#Qec*Z>D3AkjU;bp@)s<*Y|HV|TN2KG46Z39ec9^%{y!@}k5(CfhR=PsRB#Yt~EPC&-}+YVrr-a0(5idmWCb+6-AXVqMD z78N%4<|58PxK(Bm_hHlL%@=A!*B`D&19jfOA7*A4=}3v%Q6L{4;#0>i9&A3Hy*GK) zeD!w46OqY4BLiLkF*oU7UFXHys!&^$POT<}himwR6RLgKDn8aiD;pQMX%PxK&-G_b z6lldAVb~$CSsPKXcat5ru6yxx?0C0gIuJ1;c+i$JU}(n0`D)>q1+UFY6XwBc$<*@< z-Olt))KxwZV4)t;N;5heRBS1-8`P3%ZJzTpvLi&S4%T|+>{4@FQBuHQjyAclqXHVn zc4gSY51Orc*0ZS1>Lk!sMt7qsz1|b&xKbwd2XQ?VV^6=c(>zOxp;Ki~ z37jDHb~8nywCE~RtOn37V1!Nay>+z6Hhhyr#hZL5iMi9Yf}dGjF?cAvQ78P8Q_FR-aK8I&~W2azBp00 zN!}=#1lg~CNk=7N$;VU6Ed9@x`sGe^`bS{&F|aQ+syMFHa&%$^hjDJPFG5Eh8mcEz zCbZyi(4Dvpd=EPiM2`g`y+97-#rX^SAhi3`!Q}ggkqCmr}MRX_uJ@ zrwv}F@ccrXh~zs;P30Z;zG#M(8p>e6B3>~oLRqmOPQ3`-|slJ|0S zgJ9gF-S5)LKy2+Q&h?iGw4pV)7Jd11Nvh66mC%(v&il^$XNy5z*?!X{@^}q|cA)t2goD{g0+GRUhshv(E^C|8U*iO3r2 zG*g+=my|(96@C(dsUtRot zmOvf-v@%%QolMapTBuRadJEsLQ@E6uFT+w!M@lgs|7cb>JW#)){%puPr>7^770{OY zAitUu{7uIJA}VGwVVzKlCEHL>zKc`|pHMI+*vtjjiqy9X#*s~OhbP-lP4)~Ap-jxb z2|uE<959ANadzlTCx&V{^DuXW4u#ugJ7}^No-f}WU@2^dRIw3Z%Doi5e(z7Z{m!u> zS!R{Fm8Cv|A-k(ovH4_0z&v${ zD77uJ7AA?YryLdaZ{gS?nn%`V8$g2Tm9`jvZQzHIiwCEXu-6zj&GctS(PI}mNHkK8 zWgk^DxSIg-3XlK+!^>&m58!wG1fQIa8tw^H;5rI7%qXFZbU5!s#F)?ebzGxrN}!{E zm~+07FbV6^PmP-m1llpmf35!(;_-1kSWwM6XdD%-bV~oY7L%jar|qiiO>QIa62z$( z*I#zj!51pka*QWiFqEr9~;PatPEfGN> z$P9pq(zeK?OL_D{ab!GtEw8n(7+jQ3^)Z?hit*kg@2YJCx%eHt@E4Jc6Xk5x>aPo< zjX9q^O)3h($!>n@eBgybi&r;WX-=eohR=#a&Pz=HVAgjHr=RR{{~@~&uYOb&)t}k( zK6aw;BVB%M&*DMtb9FN!!k(V-1v6|+IhCcb84}<(mRMgL;$gX@{~h{gC*W0n_>r21 zC{J)k^2s0j=jR^7YksmEi>Ok8o$NUP7X5Hh^sV(=pVAmJQ5A4nk{@%$0Z@t?NBX8N`34*`Y3m#fCN{%+VXjimZ zSxU4OBVRdZ)<3v+^WB<(Gx7CrBctz4AG}C=93SadvfeOGaT&!*ib2^@YO@pH>{$tiw)~D4I-3{dykp+_e;)Gy~f+yH&at9Goeq;SmK74+?Qe zr;pYUQnV-2hx;A7TS<`8@^?xQsNV?(>vocn*mR)K63I-xXou>VNhEKoTNov~_0;^) z^c)Vx7w?Yr$pS2b72$8>$XYG|Ye>xWFW~GnrXpJ+EZ^SO&6h}QOb}-j+$?4v-#nQ#c)IWQ3iChiUL2^B${go#$6wC|w7=9xq(!V9# zi#()=c-LuW*`PFa3B<$oUa&!it_ZD)A@Gns7pysEM7>f{bWLUi@jvyLK3Z8Fhj%Wa@=of2S@Hc8E{)|pV5jZtie>XxOj zN^_6wGrxN?U%OkGU2{ZUA!ls0aGOB*(U0hc>^~_NFoBxqeWXh~LJsAUXuR%%-x&Vt zn0SL4OrY0PgXt6pdZz#g9{sRpma#(8D`s$+E5yGLGDkPqvODpkW8{)UVlzhlAR&^M zT~T$-XI)N8oKRUiKAvqpWK}_Z0P0)_(z!Ll@yp7=yiOttR^Qi{)v7)60rYWinKft} zb&YS0dTJ-g<3a5f!b=Ny@WIP>h!O@s-7DI;XtH6(+;cv(_}d?i$F%F!mp(q9do{*B z>n=%VkmUyQxI7=2JEF#}^-%e~@wqnN(Sxkk*) zV}9NAMO*9&jNbH=&_j9kJ>2@*@*EuCw-md3p^e77kTl{o<)H$qT`QZwku3l_bK>BT z*q^XL!*hA|r9<_h*Ehm)#fO&(Y*LBuBG{t}PWlJPCQLo)zVfkgQH+*R2_c1zvR8-n z6w`{D*45^V3MHy%K`w2uk=XlkJD)=f>+0*#-lGh!QhxKYd!@yr3eSeK4~pmZ(1R|x zRyCh(0nfs;!e=f3o5JnmT)kEugvEXJ636h-S+4l~<(ed`*ZKM8%P}kwFaMAl5`|x8 zqdCN!){Ky?5%0$aa)U1w;#wAy_A8d1#^`Ekd%CkRge!~VZ$!un%eaAupU@Yy{qHq2 zuCKVRmO%NKf3Ey!<--ApNTBX&LBwsIEF)p+-P+rX+YsUBMqipfGvMx&pv^Y6E2mon z+TaaAfP>k%nI@N2_Sw!>Q{`lt=v6#dJghdY98*G%*WTK_c#9}fwDi-quobS$>VGgR zkjrQxTMp{`?4OlG67w#2)VT+lY{R{JsbsHW>jK@c_w7$*8CivyR$NyNi+0*fU_jZu zmZeX4nZI=v6&nb3E~JRMD1&yrMCI4(M^s*pAq z`G=l($)f7P!r37cS&l?~Ywjz%{yt^ZfkUffAa|x~=X=6=Kw6_$b=4MN2OHD_cd3|a z-&>96NMto1225!Co2QFFKK>3RYOt`}lMZQfS28mCgg?gx2oR1ekeHs%Vf;RRG%7$V zQS~{|!r_cAUOUm-J;7MS2ChE39o9KmBDNG-yW- z*{9yKkIu$+et3D5uBOGPt5@a_JCGX0;TF{@bUpVZ1D%jxNhb@>oN*ra|cjtN0*FBXosdZEF*NgcVxmT9` zBnL2YQnMkcO|5QmQ1M9{r=_`H#=+y-c@^jjT$|mQBZK4)m0hnMO7PU+5P)bv59k^k z(cXFZhiJv2ah+DW`Z9a>A^-Yqe0n@`=V{Fyy423XyIVnJ>V?ZeAFUfWo~c<^i9Qz{ zyIAX7diDMbOhUPBaKw4%*?NM;Or&Ya@piJcQLfqo^cf_hyR6K|oyiz}o~wEpop1E| zs6II}(1|9vPo7%NpB=dNGD5HM0`AwIQp-2qyM)XtcerWrjpxedVTCP8ZRQTmVTi4T(x1Bpw_{s zv*(&d;~MH0Z3T#gfh-kQ?lrHB~*(2iq!dzyl)$c(3ea6K6_DGuPkW+tv=%m z`^BFKRYAAK{$WyD$<-jUqJgChZA+GUEUG5nVxQO0+t=Yhwb2!|JzDg;!$bm%n8LHL zB9DK#&N&NYJ}TsmZ+aqNW^PpK(UCNM5&kk5xY`3QD5gZ$NE%W?X1q*p#W~MAE#C^)a<|}F z2Q0~bGmyN+cqY#o#a^7m@rLh5cVF?-k^A6EW$dqP)+Z*|Eos@Ayv2QCy};7XhyK5l zbSCY`y_v_M*jMLIKk6T*&jTBk?n2@h>nk1|5g)agd{AsXN6=Ob7H{hFW)edxyl`82 zYJN)h%hh_jrJ%&rd3LHnMIT0kj4N{(!xg=^O3<2cGYl9*T@WhA4cn_mag>lAeCd=A z)9o%<;8TrDU>w^s;FKaSq_AY=yf(qU61|S>v~4)U&*h?>#Nc zaWb||t|nRqt#b8QPrXodWv7?4C$ga8ZwCilh5(xa%Cl)br1zut{&~nOJ+r)d0GhFpLey%_8x}d%JZ8tHWMQV8N9ODf8Lgnop+7+aA zX~GkKv;DneEm>Mwqp))_GoT%Z4-Sy?w%R6s%AmA6Pk(6jl#Grr?JqlZK9f!xQ}C8= ze|sLKJ$BI=cfk)+E0JG=6^i;XNCr5UcFg_SE$FRuX4DI$Jx{_z8>_> zT)FgI^y&9+(91@2dg^{7pEJ}fc4u0@gFOQ|M-the=m6&m-)E<*Ozv0DSeEZ}Fkt4KP`+T+N29kk0 zgnZ;=p3uWECWE}{&&aHhV-zhvxE}h&WY+XRXnxr0 z6xIE~WslFl->eNDBN`TbrG0MvB8bP^dnFqLrNn*~WLRA&gPjaw_8>$!`-8Xn=VvJ^IEN zd0guwsLlY`R!c_YV~hRcM)rb-9?*9HH31>0V9#08<|r4SZ~xtBa9a=U)HjJMO4#G!eK>Q86NYKwaec6*S$o}ZA81degR z-#aIJWmq?v*1w^VAGZPXNdC`L3iWGmP)eaER4Tb1Il|*!Y<_z>#28KK!iR9Nk72%h z#BD;wzj}dt4djsRzn$zJ%rO=Q@NBto%@N+kJ-&!4ZYqMSwpG|=z7?E_>Gm40?vHS5vEHqr(|$-|`1V^^mOy6)xuak{lvR?ow^mo5N)k4qj|(@~;aXV0(9kB7YXORWU{E@0iG(}9)BzUO2#V%Qz@|)wU2*cFy`tV=5icYGV%F`dFFCR0e zu0Kb=_5KIrT@PmYNYV0;Y*h@igKT{`A%IUFkzOSqdLBhldEs`S99@rpN?g9;Npm=i z_~of{lrF7TxdTIEHuviiGsFYZekXZYZr(s7N?5pF!XwUO$=*NKFe5*<#iQitMiGX$ z3$V3o6iz?bn^J;wr?Go&#N%Kk!hZBXvXee6&i}%4e?B7piavSj$6pd_pw;|n3uWVm zYaPiJDtD*uXu9VGRMpUo6ov=WYoAhTv+Pvq6L9pTA|^`hX* zQzTdEAu%FpcGU3p#T}0AlXwDZq4xbl`mj~tuZe!H_b*Alp&tQ%bQi6O$H-c7Jld;# zoIboV!W z_Ku@i;Q~)Aog>NHpA}lg%GZz8eTMYqyL)a|Ky@5Y)50jUFH$cw=A8-oU^{6wt6F!k z6V@yTP0z(0m`aT5Li0=C!)D|pk^;0b+6a^(xtunL^r^qRbhKhew*<~5+&jm!Y%;MH zTd$>sRrpX=EK%vLD@23Gi7@IumK#W?Y5LY*jyI4*ntKq$5m2eMG7np6cmmnjLia1- zBG$S$Zsl{oL6JRCDRm{Woz|sjp>HmEcLsfZJrb7SwiXk$kg-@q{xy9ZB!w z41dW{7A+Kh5HaO-`JaSreL4(^-JpHw^_ zTnBCXrM)AuZRdvXsl>e8{<0Qz%|zoFzwLZ+ji}1&c0rK_cIMl z@D|}P%MKiV7Q9Gl^|etWnk<|V70wr|JO$~}zdtHDdb<+pb*QH-_{9?cff-fN$1*pjKp5{GUP(Qcr1PCuo zF~CtOmfdbcG9Q)9fZo<$J^L<)OrJbZ#Zl)MnxSYmc#+3ce_b7ZL!Jg0IpdFxo*K4p zwe=F8AT@u|RDzQwE0)%F5xG?B-^IzNf_kL4#YRX@7!A0Fbsasilgi7ifSOs*oQS-_ z@Jh|3_fEQ!HPT-+W5bjsE3K_35trY^PfX6T%M<6Bc zPuAmE=qwIs4{$RO9ZR563CX!8cv9V=`=v&-#Z$^A9i4&E?f6qJnNq|k>&!TqwOYn9 zEXWEPL|B<4@56{b#I+!_D;XvvjpE8!Squ7n6O3B1K)X-RQ`Ap*h(u@B*HJ_(ggOUN zOM4j?el=5GOiv>1`0#U!$!+J`VXGB~&+A8=&f+R!jT>c$OI zU0vPQ4uZZK29cVYuc$p?^P61*prE4SR#;e=7@V;l+wka`9S8){jeTx_bu2&6w?4lu zIpB9P2k+tTUJw$TF%`Zw$pPSAt&#gB5ZB$^ov7Z0!F*ci zX*duhh0=jQ3xV-?N*$R@?#xxWr#972q*zS`1!C&hP&0O9Ri|nHI{2gl;auBqJMt}J zT<#tkzayWXJnV-DdpJ6N`}LO6460i5Bsys9H8fFY7D5=~`p($)S={>f9d#pIGJX?Q z6%!j9+v)VXHkl+7d=WGLY85^iK$wPZ2U|^I!?tV$n?izsbgwF4 z6EU9v;R6r1uR1Wh5vJGn#{>7Kzfiob)NfL})y2SAY!Du1gc90cK-d(ar3k-O)06QV zGP~y&$MD`o;9>lx@)bbAQ2=p4Sw%(CXNk^2S^??l=^2fkV)qlm@=8i(;)J;^Z*_STfzIZ$ zwgyRw!ydM{j;)w)u`OuNlwMp@SH2mvO?xp+Xa*RNU^NqudkBr#&536ZN!9FrYTZ~! zsyeE_zdzA{SW9VdpZ8}5pjH;p1%xmNfH>!a&y+%)Z<}73BB^zQf|Q)Nc!SN=ub~Kj zX{F`l(s1hL=B7>xogDUwa)T^|-dKZ&sWWzYR(u;v)*lfPt=n;bHcbtQ*QR^aG2@MdWEBItH^JU>w|cI> zA6<}3MObGLm)0xJm{b)b2@9{$kK5B@*I#b?7SAovacf~^;C|v^3#rhbB*Kf~{-*O| z6je-Jk+oG@JJ&DG1Df2(jyHH1P)u;3VysfYIBe)4pg#@rJ2iR77a-Jjb~&hKcn65%@MCW7J&Br0PUb*l5O7xQ z*xFB=t3esLVf&fDj0=j-a)WBDttJ81Q((yop0U%oL=D>94s*hLf=g!oFewD10o0`S zG!XN#fhqXS{VTZ9-G!w?)H#<-XfXi}3koVGCMO>%6LnAa1vTJDiZ^2wZZ(DXrZV`8 zZW_bMuyD*{9MCd)Gniqyh_hwttM(M*;Yt7N*;M+)sP zc28oBP-YWw05NFN13-v1E+!l*Tg>Zhxe?aAL4R}_&?I@&zYdC_O#*Nn4zy7?eO=$q zW9mQysOE7S(s*%o4_2*)S;j(Y@Bw0F6cNQ8P4u!1ZCaskKHe~1~-ES@jm8*hh4l=SAgG^&E$X);WpCrN$lSFv8{au&#%MwR7+uK z)ni54g}c;g&@o8kx7@u2q~??cm2q)>!tp0%YY@lisTMe3_1FB|t007PC9A3pnCI2u zDLcztlCZszkRDA06iibe@jMJOS*b@i0w?MTVGIbYit_!#O?Cqk^|8Xo%`I3^hBa8S zz>E0CdTSG^=^Hs*m9wYV2_7!HlJz`f2ww zl$lW#-n4h?5o~^M4Esn;=wY*t3>ESGwc~^=JUdynTj29LZ9BiFZkXav+k#+TCycLD z$9NuxSV>oKk8wbE${I7^!RC^Q#YKlhQ|TkC9XnEW>Y&bAogKA=gN2dv*A7QA&vI~z z^-NIC7FZ#Id(fd7y0fd9g0hB&5qj(4!RUr@LT@|Q*2L0^Ngx?l0@JW0`czTM8k2Iv z$v;4$)ntEk#zC0!%qZ5RoaK-_p0Z_w4zel{;tiFm)vzid?EE0+gF+bv_A1-0z=zWXoXa@f}It_JE+Tc+4)TOCRG%t`}7d~#ohAU?XjcqH#i1agl z8uX1-`Zn^-H1C)fo?!yQ;aSM4fQl6atk8H8zfsK&J@Yz!cvIDYq8dM41V;R4#tly8Rh;tZVyp>zG+#8lD0SP(M*S<5Q`eoFeF6YdDbpV^Duc zx6;U3ePa_hePc&MXGHc*)BY2nQ zIudA!5>iJKGY=A5inkE^)jI^N3#J~DsU~E|c}_Y2!a#Frv3MMKk8${{t#n{gn-rJZ z_Z}hWmK*gZaWmc&VAm^(42vqR0<*Kz^n9mMh}Q^nGFp#Iai@3t#veUnoEY=^Msu8n z(gQra)pG4f9sissgh4n7hYWYFZPl0&*LW{YR6n_#%ROj*W_x?v;b3xup%Oq4TFk6piEPLd%X0do zj;_);=IL+ceT@C=y;c{?>wyEIQBs0_4M^wpF0$7yP}izqgHyFJgKHh_8CbvZ&M&RR zeKhPh*Nmrc?fUgXza(ko!ok}M<6~iMZ_ur`ZWwuM;!o}Kw>w~Ylt?05pqvXRmFE=~ zbi$Q06MxtQ)!J(l!k_k^JZqQsRg_td)(`q-I2fJ{7(+i6tKi-ja_`q>pgyiBOkQ_M zj55dJ2#Rqc)m7&cRGhP~7R`n05i$( z4C0*yMia^Q)RqJ&7y`qX=03Auk!&+sluJ~`&;?0C>BOnyRIs2iZ~j2>_F!%4h~vW4 zX(1F}QEL)9H|#a;jR(hXa|@&BjZ)Kq(rw$(<&-EW%MDe`{v-lj&nhH+VK+$mxGq)c z?quBg;?`=b`NjCVA4%%Frb`JFxjLo9<-~0r|cAo`2Z+hrdf~?1-hy9^;ykX z!Jg!TikVi4HOMzgBg(h@bndM_nJ8i!spwq6wv3}?8hophP)yp9RI?5d($Klir7oGp z$#GoKX!7_4_YaiDi;9?gUUI%<4c+t7XY6GVKQTH04au1V&_HK>%%xetltIT=Oh03S z;Qv~W_^g!+NvWrZ@eY=t9*?u#2O!3{z*I1c_^`{aoY0y{U3a_~9q9N|r^cD^i@F01Z`w|=SF{QtPO0nCyw!fBN%om~MPG>i&d&d}Z-c2rg?B>E%nH3LSI0P7C)%cGj8C}$UHIAQSGhYYkAkt{vt!7sC(cS= zzw)7BTr|hGqQP_|D{thKxw{xPNy_t6hy<&M&PPLIotimRV;L*SadafbT;+zV@I*U{ z2m&}h9HKAh*wY`OvgCAh)mHM_qSOl8)#qpWzwQM|J-ja;%c;dTw07(6i0MN_cT6AZ zgqzEHg{luCdhxrqRo5e#`*s%9AxE3ov#z9Be9^f|_>8y~UE9$2!eQ}xqhkMp{7A64 zkhI;miKpUDKHRKBgMBVBZ2UKHm!!qGh`;YemdYL(kxPDeMvj^AlxGfMpSC{Wk)wBv zi6}#ts{P$qrzL~T<0D-Z{UtA}q;+6km>3lC`y}`Mbbp3(*v=(w(uR#-$hgD)szYbj zQ8ziW`}|Q$@bUYWZArEe=c8Xh<#UPj z5`JbUVcYJSOC2>4fkMBAR#`s;*|zShn3$HleI|*3IkIvIZf7?huacdMyU647__g7c z9@D%}WnHTgJHC}q%3@?<40Dg;^$IMtSXaJ>c-(4`(`aaoTsU2xMAqtDswwrwElg!Nu9}g zrW|4ac~5ZcY^dHGXG`OX?GZIEg2P2Z^}&y+Y~~Mn?7CSGwC?dRjk^fWaCV#5d~R;D z{Q1tY;L$`#JzH*`_RjQ+cAF)z2S&o_@vYgLt*2J#4`!;Q7d+FFEH@hBqvUR{uunOr z9cbm8^LniPkiR#A>3pt4EdE5m9d4It;RN#-&y8AVjX5oaTee3D(keEI7K#l*sqJ|w z;O$ADZ}+(fiUIeucmjNDUK&1{6HH&Qh`UAqhS5{>j#3;F(F*-Z4Lhn5@82#d&&6-C z@$h!xj!K9=bp6%ekr_n(xWN+ai?N5NzuxSteuntQGCJ5pa!NjttaWvUBAzw zE7I`QYcYwH-#3<2_43oa{<^Qvx7n*mUTuFS?VC+^E>iB^d;EgmWuM2Xbg5_Q#IX~h zfUio6qIPU9BRNYV0TBRaWW4a4;5tL)3wlUpmmItHPV;;0FM+6crcEz{Q@9opRYkthW z5ic!1&j()BDy%4ZBFZ!-cmFA0_C}!0K3nj_4u*G%4>%g&ZY$>^=_BM`xV=-%J;8a zYcsy08DROqtMQ#*&s8x~Rwdr^G)n@teX9Ua)7P@AYn2pGy_yABX~hS4@jjQwjrfFc zTw5|PJ7!(4pr-Q{USj0caGUB}rq#FJ&@Ue=FHFk7F?B+vQQ%WN zZJ&Hb0-t3^)zpWjz~TEf0Wvo&1Yh~gh<{!7x%f%}v)A4Aojz1{M)a>WiH6Q&Fp88% z5bMF`LDB!k=T5#qje=8An9rArt3E#GV&A?M+W@WAAAt&~IP5Kjs`=u~%megtq01ta z)NZjgp9Ate-OIMy6mZF6TZI4~KBm4iBUV_P-^e}=d|_uGJ(3IDKA$$EM;>zZ|PAy3MnFOb9WDmW)zO#F@eRbf~DHSB) zs{nj9qH@+07t4iaj)L#i)*eP=yY&TB>_AKYkok;kc~9Sg*j05`s-SvANql)mC0$Es ze)TAkQRVlP+?#!LD3<%65fVER4|O{AQ+#ato%o7bzeAzkDU|^C7Ij*N!RXs=G`T@7 z+1pYHg07-D@VnLGkoj_|`|f;6OxmZ4uC8dk=trY!LQ2kbx8dh@ zBJ7h}bKIy zHEVS{w}_rVZycAKTg$^(LI`cUK&>O>;{~0rzV~ZE8=)~7Z(8XFXOH)}3c(L}3bLy^ zwhWadHv-&=4?`2m1YomY)jWkj$cmB1;KnBJ6&1T@!jZG z=(1Y)>Ug6MIS)Q&$R+z6Z~mgsMyPfL%%^m_TUBASgWg1Pp8f zSMQymcJh$NQf{B3)}nyZvTt@g$k)GTrH`wCgs2T~Sh7g|M4;LWg()v766wig?ulAz zGosQl^urF{(5CdYwQOR|@H%x{#Gj;R9z^6Ad+P@!XP}^IL7=iY2A%LCIou;ET}iep zMW6x)o4;GjXk#N!qTs)3xQq|>JTT5HkbThh_IC#{UH|3YBP$oYj$a|OQeZtpCF+bt z10r%K9qm7?B90$+qXxzaGH9^ccd*;C3jHGeb#V}Py8~rvJ__9~Pbo&pwHt7|pB>en z+PkQ-KQCUpl;l<*I^o#5l!ad5nDR)ikskrp&2b}xnlIsZat!?ghn4u0hT8wczIGD!UsOg@aSpJQ(xVAe#bbs-Ut9;lv3L>9!jP95QzLa~gf; zpc)GfX}nK8OKe`%8Y08?z6wA?IPVUw?#4rrE{3Q|d4-X#-)H>Q?T5kR&O``SdL%gz z5NqZb(m3|K^N>sM25>DXwGyRWl2ICmCPpO^`v5Rs%y~!7kDPDXPMnCIzFfN^fGAV( zKo13*o06Q$$r%dJ)*7yjb^6HNQ1NmW}J~NKKup?53 z-;MZ>Zvpsz{Mnq;3EgFg(c^Z5d;d4R`|qXY5K+!eUD9_MZ1D!yNyna%(Y~YdscPZV zB}1K`C*-}?zjk+}SH5cWNpe*&-aAeonLlOwK!2n@n{wsIM$~~>+=)_*Myfp znYWR>d*m}}rt7BpJvKbU4uKpE;~HE420sZ}ZedCl(YdBF^@0>uDX$zu^53fHcI+8# z>+h*4k@O+@*I43}$5@FNW2& z(+fYQ?1NIizr2{XEqC%=UBqa89wFEb>|7~gz>f+Nj(E!nlpST_6X+Nl*{B0qmXD@f z;wiYP;G+HZovF=AZl6!Tzjxr+HTUxLRPDgeRXuMP-;R89`;{^>66(s2z`y3z@b-5%~j-`%ckd7qHZODU}K@eZl^@&4G6IsxU0 zCV3kr;gYBF2=tI6*19x1mt%A^Po7Uu$yV(C$wKtO31QA}(^kmFO{LdDBZ`Fs9^9K> zCNKvg^3SW>pgldpWi3nWEw_a^J16Aj<4ejD zn%!gWUDf)*v3dHHgpzxlU={w`>1KJ=YM%Ch4~2#LcwP`YZpRSQ=g8``_H&f#?p)%Y zd;dO5=+CoeWqtQg3>%xW>9LL6V7B^PSafaC6m{}B=)>V@XXSTu+@=AREV9F^=H1jMRv0~T@ENoFpd)78+T^C zC=BYka_?kC{fTe*u52po7@*bc7q4`<6z zwhwbe&gxW{mH9-J)vk8^R8JkVM811_Q6&`~f1V?Eb$m3T4yYzSe9KlF=k93U{2^Vf zuX8Af1Ao&TxiDuae@o4k%_*aV|IFg-gfTb;sf|!Pk;)`VtZ$R;_u2jy^Fj$bB?hwFXP8>5%geoc_Yry^ead`7kT)ZNU}1!(6}i+A26SI#$m=cng~} zI)STIb#r?A?t{yiQyeg8piQnq^JB-m{yBMIKxa?dr8@-@&vBo#jloqo@?}nH-c>gL z7||$-$W&3O&&g|rl_+QK?A!v8VBXC44{{d6SFv$ZZvA!+D`31kYnUTnnvyHW>Pq=i zm?6@yKL*LUR(Vng^3ze9G&FRex4PkvNmr$O*TdoP&s$o zP;}*H-FEsUH52jr^F1w#z_NFKN-ttoP$pTqTLr@*{YU-T8&TtdXUx&a$2}vv8Y(LZ zYXW>i_Fx~R|0}=u0?1L9&_Ox;ZhZ=}qcmn{WD=W{*lfINfvw$VnM0KH*|f|(%qo`^ ziKyh@`s&jZD@bSO`?Q8iM$_1l&#vmc-}(IdEmkp6jeC!=xdDi?cLzBfzBn(fvmC6< zJf^X>#3F8eOzTVROXTDHqgmSjuh8hLD3Ogv$j8lLv8*?d0QllVJgMPjWhKHk^-Fou zZ1e|Xf5Fc4sUX#kB)tgLun&l!vu5on1v}ddATX>k*nCfP_gL&bt;kniJ-O5TZ}Z%T z%G|}1L_4z*3xB34IklmfNT9IiBR|B6<}XTP9@i`4hV+!&mOAEI9QiJ%P0-!EVhQxR z_>XKNp4;0cYR|m84);-cZuyJAc%6DnD#yAm!2Ei|x#~rEgtb-rB+AqF`bN7)xx}aZ zuiKEcIx8x=y^K%e<-A~RH-(=%QJ?orPd_?~R7m|4TbMu+yR_>7=Z2K%8N`mB!HZUM z%k&TQ+vaK$3SwZ=T~~J()bIjQUpX)Q<{+fmdsmIzBye;9kK zusGsw>oX8McyMF%CH!xcn_3G=jX4P$`db`5O+CQ#;K#p8`43*OeKLOfo+n#l&4h>|bA zW7VX?ZWF9EAV%E!9rvz{NArtQa3IjXF?#8b(*k07rcrOXKALuKfY5$HjzodW+@y50 z)6K5gZZYpERld#HHoisRkn6{^snQ|b4DZZg-=w-U7{e>fvBq8Vi+_4c%Nh@CHG%>b zni&W>ol-`oDBNbLnl^e)>;^l!eeun7z~2D>0X)!NK>JLP@Bm)XQ{=_8pmt3n?#$B) zy6Z_2QOy+8Y7*c4V%sRot$9Y+*G+T;X6E)wc*de!&(+;c!2JRsQ;I07{cMSF(7rVD zmYJqfAPM`*FOyDxZ`N$bg-mY^oBG&M>Fh<|@=! zAGQRnx3;KJXAi93JH!4)w3LgkG>oP}ds-vg3*`EKK3&w3#0I=$@(F;pT+~gO0re3G zGocv{BX$XbQK2DkTEOxkmn%EO^U-Wge9{n)) z(`%$7$bx2S$g%f4b24H48SYfS=L=XF90xicR6lqU&Mp@Kcwd? zT1a_6N*+IhVvh4qpHE?(Nfk^3?pUj~>+s&hmZOVZbJ$(**UipZX0JEq&G~<4qdkk+ zQ1+Ofk(~do43%Iku$(Xow%89LzyEh&)@vTEAT~^Y%Xn37W~XiMwaW3}=MNO8f=Q=I zi_khpuzQGE?7@CtYGN9EwplHCTPUx!%m@lT$SZp%3X0?p_6EGrwy0=zuPt9vLp-X!8_*jHw?Aps-GU3T#$3fhCS z>@sU2JZ(=38;~OfTGWV^CaZt{>i)V zKMAC%1cYczv)m2K4&d7wnLlttG-7HOXs{j4eqL(Tml}l&hTzO|?D=`U!Em&0`>4Mw zMHs)^AYb@%X~^a%bnL;;WrmE(kqb0dzH-fzx(^kf>2P-1!exMylEVY4`R!LeMxAX- z@zphD7rO%lG#DwSO(pj{zddP?=5^3)XhmUaSVoeFYHU;e z_<9@ChwH0BLYPN|bI2pvvqHSaPLxTQm_^?)lk-Q=aUVFEZXb^o9IctjWX38ue!rj9 z3~+R7O8D?hqid#_52goXzkTAIk$XeFQuRj7fNbxHWt+_WPg9~v2|wiBYXuFUPmKR$ zsE->DIiuIio){49-mqmWdDu!zoj3m4(PS|V*2kr9y9QC}&nxaLtjFIKo4nHpD`sou zQk|$|<*|AWsi%pWzdQ9XNoM4zRpHnQ4Cz2BOH# zx8W0j=~_6rmk|y;<}uB*a%MPi4t7pSe%1$*CD2siuI%@0W2H&fa)C*H6m>j=Dy(jAu&H|Hp1pKz(dMj;90m^Re` z43iR8m#-Y~>?zP37B^Ano{_6X+Op1eaw;A#3H z{cO7v^V`;O7JaXmKmVl~qMu1o_;~SwCDw_S@n^62*FPZp<*FbJpkP1g=(Zh>e{AL1+T#WDcswm+fB=_rym9_%TCkI6Q#K`& zG8lD?$YpL>`hD!u{&Bz37~guXIoK&1n9Bq`H?=-2vYK(qw(G24`YJq7e!qB-b2GlFSW)0yjj0Zwpnoxv666O-Kx)w!kElrPv-r6$X@nT+O;=d#r^M(e3FxphGWR z>iyTS1ZrjjAOI~A{I{Uvda5#>s39km@bB3C;qI73l;#wFS$xd_e$Kx%DqdrnV1`V? zeu&QoyiW}9U?fqzF6{84+xp$$dZjxO27-TmWC(V z2>DGyCIl6lNYoFqr~#Ywlxf!)Gxk#(171XBiFl_67sObRz}2y!76sFNJH{Ill|z&a zWoS-fc1ZGuCBLe|-i;Ku8D{paFVJ^uaRg}AHZ&=s&n!Ae1NFH#lFdL1K%3E3v%klRd*ET1-abX}1k zbZ=ZCo)@LdUhX%22UsJDU6%WX$T@r`BAT@$2^sq^CWXvzu$oWW-LES7M#vZ$0qJuEMmD}$+}U)SHiQRu!fdjGC2;3q^H4tB;i40k@cnM zC|$YdFKcXutRU1SEF1jb5NEVUTBY6O7MdkV&x{r1w#icSa(klbtj%=BP7s(oKc`l(OR<_sZC{$#Ke*`>^-~ zr4-=74&v+ZcrFtsF3KdSwv^C12{qLhYg_558b*3#?|l6&6bDWlJfzpI{bhlJPgw3r zMif1tQ~}6!EZ>Xe?K6`6{o7wGekGz(qZ1a+A#X78PodK}ih~jyW7Q{qhVf~+_bVm~ zwz|LAdut9P($rCHIg<>80L8XP3H{IWONGtcleUm8e2k z@#njd-8grc&dw($KzYT|fGJzvd!YFnq!+7%nRlq~iH_eA6V#iU?swD7im=Gb_)7fU z@Uh6INX@+0QQK7B-z<*yXs94O@QJ$E_9+pTV}tb)pot2=rXKsN@a(l&yFG=sT?`l{ zZwKI%{;%h@i!TBIQ`1)_+28`Et@plr6h!P()V7wA7lpuD`%XcCeP8u2s)KrAnw!`W zKFpiz&Xf~ZQP_Ux?)Fk7(LfonBz7(BQwKz|Oi`^68Ny-ery_I& zM?z?H836%9L?QCrYJM%RNlB4!eMNFjxepx&ar2|uBTNOirXDpABk|qf*5=WN!t7aw zqstX3^R80FQ@(o>iLNaWz{E=YmXWFYd+oF`IMg*h*e&eBS)JF8K_fj7G&k**RC{f< zi>&2YF%ciFK#PY$<$KIU{?uKYJ1|V%D9Or8+C%oVn5oGBxr<#f*XTV>Ki8t?CVZW9 zPB{S8D`#2mj|-#?gW5^ibf+!Ykm4`Wi-6;gLmFI2RtIt4m}?}_o)k}azb&9v!TW`` zZ+^Z4AYoeu=FPVeY>J$N$5Kq)vp2pCAd+&RBkELECUl9dJsT@0V{-6_Yc&My8v(YZ zY?nVJouZ)?i5>iWVmttI43TVrj%%o&TUL9ls8?E28_3+hc}BSth%zDw&xQ~;@vY&f zik^d~& z=|A&9-XUf(gWTx$ivPCdmY~8R-0$pO&CFdBo7*L>Tw$>xbCAdU&?7222IqHBDp`fr zXj7;tm!APNw@QrijLXA5_**WL`bc*snnH1?58Z?MUYuYTo!!f}K;e%#FpxPVXaOt- zXJws>ARfelWiM6EuH0sqY?e1}+x&0nLFh<&VJISd(3M*jEBzUpJt$`Fd1)v8G&@kzySpu6JC2BqpmW$y3e$Ar@^L+(E zb{3Jk*U$7Piu47tm_k?>{ zQ#2gP&DOy}i)VJ$!I<8xHHo)wohbHadCRMi4W}f}wdF8Ygi@+y8bA48&9D2p^vL4) z(GPLY^D?vT?jkd5#brCWXQ+<(Gu^yf#b?p&ycYDlB~1W_W}`y~98r@Ivh7fY1NGo` zW+$@VU7j{oiLFRn#mJ>#R^M8}nB4xTeIxCB=vB41B2i5~?~1o+G`g2_Jhbl0ExMwD zrV`#Hi*NpKQSu%hcRJ(Oi`PQi3Or0Qae<7^(A_#fm=Lwz9oD=;{%(V31+q4x1uM3{ zuNsaWgBwbMzc=kD^j>`)^l;q>7&BApI37`ybYE`Amo!l~S$?H*oU_ghurCE)I#+|g zrk$Zt$z@*nGEqx*4+=O2Z)Ua3P!pJW`p)3X-lDpOY^J#X9$PuXJOO;N#kcy@XI1Zk zHE-7~ExzEU_#o!FYp%7z2CbkD^~q(0ahu!-zi)QBNMW7jpZ#MdE9D!h2GxGr(n59y3l6NmA}R$# z#x=}THh|FG4qfCbZ2BZ1P!hK8Y?&>!#e~YbN3HaLbO(CG=Lh!dLVvinMh17dEz$xu z8C>!|Ik6AyV|PANYnd6-`zrd)>|pH?=Ua1i?~+9o8@VbmxH@pP&Paan{z-E9i<`*0 z25GeZ)f=s1=jbZH=SISOP~0TfL&8G^|7&cHnJ0B?f{zuUZe5@g7fqPrI8o-AN;!qepYD zso;%w!HmLg%@CzkUbVip zl{qZ0X;*;@xRb{PwVix@w>Sn%X>zPz6~g${oELNk=Fsgz?V-yZ8Rnh`RKytiunmS(p9LUnCW>nX7urS zjqEJx8-z1B&=I8Bl)tSD9hyvN5@y~2c3lEUpJcDs568be%$!RG3SI;mum20yonlbM zypYG2_i1aAEZIC#?UZclTpE$#P#_Xuls-_Jy~q4kZn!VchZC(pgyY;|Rzl<`EVwf@ z*C$CV_wu;f{jSP92L%32>^{Br5jukrWKIkyE;dve2noUeoH70mj# z8gTA}u63nt7mY=I-uzoqQy%uiA81i4v=2#kV~LqvwOv?ebT_MoX|I%YVg zEggMg@0LC%$51?)2&jL>HB~io-^8ITGA1U@z_s@RJ#sitr#q^$qM`SNJxZ@`Ps%`e z1{o@K<2!EIk%@T4u_&UQcX82KvdZX@Z-DiZ)t#+~oNP!6O))AYvBXNam7U8gAr+)F z|1rD##8|i{B|kzlhyM5s?JwOibd?4iNfbz$0{FJ>MT66-sx(#QX2APJbFq&N+nmeo z3zfdoIggHPO7|BXuNipRzVA$lGa8*cp0d=hWa3?GFQe!BZ~>67T!;YJoI^6HqE$Id z8s#RsUb{cbx1wkt`wf-b)PeP@$hQJ&=iIbr{HhH4MIK)$aydM)YcdT1(K`L-?%<3y z3Z-!@>e8IgdY$GM@DOy{?^Q&hR(THQ1qi+jM$LLf>O?$AA1x<(WxWdg0QmRhH)!uz zm$X<_Tj62sC2UEK9BMxKcQFf|fxB|qJe;Z9mZbGR-Z`7iIa z(Lv5D23vfcA)0R-DHT-7VjwZzN^Ph%QHBEg16wM&00Jd`og3$y|G5Fajwy}q-pQNq z;*HKzJ#kFZajfwLziqnh!_TD=$YhHyiXjL@2&X>uF;Rp1N54~Kj4AK z>jk>l5j-blWLUK54HT6}R* zmX3F^#glE(AYT$Rsl3{6MIOd;uxO>KT8$De!cG%V-!?xng}9nyWGGMV56ch zCqVfBdIkw4-LH8`^a~BHT6~-BA=$ z#x_;Hq{SuHb>bIF(0Lm~dW}-C>Va((_12iCPz3%2iW?tM*8k@2#}FeXvMF(Qj7uXmHq^$N_M?Li=0W>On66Yn2JKZiX_ zVy$1D%mS&aCVRBu?T*E#DYAs5=x$(z0;yKeY%K~pRP*BslqSRf_(6p);5IE#H4IDL zF(knKLH^)nxO_lde#x=|D_VmfTW>TsZlUdmXxun;TI#Y;G=6z!VYalWGBS;5yQ7yl zEUQ~OkAI{QGuowZ`|igSHk@4(=K|H?CfVM&BDgD_l*5`4jg=tUe1iUTJp_{!Lm`xuV+J6~xN$szd=pi%~umKqS@# z5m)*vP?eKF7_ja{9mt#_5&<8t|ARBiqx#zIRPF<3}w zqXOI-afvah>$!{Z;Hjk?9(phWU14FMDsL8NZ;}$tP06pn9|`05SKg?PxyN?2x8#pX ztK4i!t?)8y$GByW9pUzq6-vxxZ2N@R-mApQ=!08-gRCPvNzDf*H=t{THmKf!=Je@Z_qqOFJl0hsLl zJ#cUc{P`lV<~In=B7jsT(6N!86o(|w$>QDABs?)a#J{A6#7HBrX_#A}3nH^k!BH}^ zAIFCGd@j~vI&dR~5kt4*#HxxC#6Y>aA{%l}pjvuiNuoV`WBycyqeTIWp5T`zs&jLT zOzqd+V8xC5Fb`wK{aZQieRkI zUx28a;I6P=sj27fs8A4DqZ@L4`{HeTh)AcP9@jVAwUfeX5V`l36wJ>?~ z#0tkpRJE*6GVs;(;q>d&Lj>Xf{wl!kGO1|40pGmjBZCbPBj)lE}b$ z95Zdf+%eA!BDhkIp!!yU;AZ^wK{Cg(qYP)S*S|}_2t>O3y}IpV;y^$dwF#dl&-qcP zmm!`TB|si>i!EL5s_*5LBA z0{*(A)I?B?9)wCgfg&Yg0;Wq%R~>8|FC*Da@96!U#6;ZU;Bre+tpD%E1u7AS zNUIDQ$QK03@K>(ArS_)E(&0&$ysm29rlQj6oEbviMxPzUXuB4YebC~p6%2Ns?Ds8z z`k^~wm#?0{$F!j8xFT?qc+K~lLtC}cX_k8Ysk8GPThu#S*$N1N&phZc@Uf)~_hCWYXsP`Z{G#O~KIyEy=j6A5ue>_5@ejsd*KtGonbu zN#4@x#Y^rk{AN^a(cV8Du#15VZ*? z1M%*%zt#VG0MpE}FEeqqOnkc9zq-2nS$f*iWYLWDfgh_YTi+9c+g>S-_5EVc)5f{A zW`+FqlAN*MZu_aLgUlREUZ0)ZyyFhzM!`n^nC;ul@oS0Ds2cJ*;5Ho7%P>4(xpX^T zv9@*GHex}{H25X4hn7l#)EvoEiPh@-gy10}MvQBrkZYBGuvEG`%+S11`nzomErJMZ zj0$d@YE0{XNOv=Y^=paZVVDHsk2_Bly~9#`6qh9$h0FC8AI_0Ru?b*H#pK-cetMUn zQf5J^SaE4hz)aC@6Q@Ldt5g9cKH8l#|FvSC{mZJ~jB+`(|8Yq9rfk5&g11(sDG)C)Lf#RW+)tlbqzQ%Zvy8i- z0!L}Sjv(PXuVC?F%znFXtThZmyg<}kL>6|#AmLQ^@NO)bPcHkMMyTzO^`&!Z!6XtY)t}jKjoU_AjwwI65-a*K$x-=OdY4f9wR)W9RJ^PvN?KXTfzxI33 z`^H}I*Ei9e5HKv5(;KA6E`EA0C@V)gG>lU%5!_r9Y;JssJ2d{Q7E-2_rwbJ>Eq4?V zy0S-THaza&DxLC*%Wi-0KiDU&sjqL!_3+{4pbSnEDFvh=h79 zn(xlntCB&d_pc<*N-0}38KI43d%bsTrWz@+OI{Txb5=z9aKnjCw+Nj`n` z-@TknG3X5PbW|6-auojP{LXw(*peZ>TxxC32WHfG|Akn!#b$UJ{oG+a*in9(&$tEp zR6HZ~B&|7puQ&C!POPz4Ka|=dDZ~U8y-ZIDcpOntn$UL7<4<^fJ zy}P(_c++_N%PU0NTA4nRV#=JTpMTIe+5wTOX44IsRN$DZ1vg>7A)rXEBFs|pWK>`( zDW50XVgl>IoXf@P6YD9tt)E2oEU2rG6i?FI`6vbTPJ;C(({nh+7`{&WAI+Fpd7_({ zO&eqbA0|u|RoW#rD~(ky3`S1)`)*H20zfHp5An2sSo@Z7!njB(An3TdI+T=p5TC^+ zKbJaU9!`ILf5%}7$12RaPh3Kg#3Qx^YWz*}F!P&(H{6&9yEU}Bz< zsu>d7Q&;f7j{d31J*>_VscuE^uEoD)8iUK!`g6u=X03dW3S}vZF@b-i{fodI$ICIH z-#YtBhEZ{qfBZ2BKTlj8CA*_@EKO#^f_8s^n`@3Y_OH@Pty;ALymsY%H;uqqN2oufRgM}+l9 za2@KpomSHOsWBs%zOn$^!)U2K+KPYezMz<8#91w58qRb_V34A6o#um zcPR8KOO8n?%o`}o6P`;0iU}9i1)K$daht+5eW*1Z_oQ{~ddM}s1cX-oxJ-Hz2Q zss&bL?O~iQphKH>HoK-jOyOwUtzNHlRigVt>#?bQY2OTYTI>l{@H+S!>R96xE3N^!^xkXF?Rn%)KaQTmBM4 z>fz1HVJ+6^?nv>Yo6EWl7Y4&@m}{8jEY#q2{xh2SwA1mFEfGlfE6Wt(6NU z&Jqy-v)v~bD!i$8EIc$}8LiN9QsDL9|NbgZ^p@0P5#zq=O4j46o~@Bv-b)c@duFa| zdJ-|-3DQA`9GmvPx$KSId)0tcP(;it#lPV}O8z@{m?`*q*kpc6>A@&jxwQqARX8RQ z*_zoZe>sI+>^Qvh8F-nF)^h||HSaW|GveMD*8F9lN<+I!#$;R`>1c=%0M+SoDkRPG zyW){}exy!%d7h_U;n=2))68nyrM~~SUVtzb*z(3-z`oueSh(2KjM>(o!BsuITZZ(pTva-i6WVbzrIUt|U7e@M zmVB#MT_x2Hn-a&QdM0a(WxiubjtphJ6$TMLw{=<-l++bU{6+9rahuB*9%%92`^z7U zFUvD*e1GTLO1^DE;h~SYvoi+X-?RVPm_rLn$^Gw5&HwTs@KJ(YBui49w$fdq`|c8H z*SfJ|<-KzeZzws?7R=XCqrIzc1B>6XOL0(WO{6JzWc7@Mo_(F|?Zy3qs?D^k1#9nZ z;CW1UZX~Z(-)$!~Y5-X?h((fb)T%pIe{yS#eBSA!Hc6GdJc|#nosB#hr+I!2 zf0~Io7C6dJ;NZt)A7vDk@Vr~5k+KYbLT{Z zj+@D?|GM@-{wr8dV14h>oh&w&YSEaRIMx7hP@NzkQl@u2V zXNH+ubY{uq$loT8YoqEW*^lBny&f%51nm4xF#VwMIgUY**-pt6{>viZx2Rox*pG^~ z(VlTA|1aDjgQ;sT;Lpeb>_*mx9+zd=Z8#+Wb(uq?1>K!D%{AR?gN!F0GeRjvf-@?Q zNLmLJSg6f;&u+3Z-2549T^WCv&;|IG2GKsMGLGI6y8r}TlqB9Y+-!>KF7yf65%R-~ zkF%ot_JwL*{HA7J3f2h>q>t|pwO-DDMZFR-;7{2wbrQ+XvNzV~--lVCrbv+-)ngRX z&7rV$w6?INuKP#siBxZt<&l`2jUTp>(Kx$z2IdX81Y>Gx29k>&?WWq zAK^A+^(2s)Wt2vCiz2up=IFVp7)&=d>EnHi@=P}COS3AWd?LqmDu8vv7~QK){{;K| zXsG&5ATG-jn*5rWD$iL3rLl77YjgKM4n#KP+vbPUlJS63w*R3`hbjIflKW}%K*Q|h z)|i0Sglzcjwf@n~=8sX^b+h(at3-%i?MfO64K_xySyfRP7ALPcVUX79PR59ucj&pr z%{L*Zdul<8Ne%_A9&?m0wu0!-ii?epeTC=B_b-Esvb2hq<2sGtxK6F4fZ8w*95m*a zAGht5bgf3-{z}U)OeIgd$eWVXBp;n7{gWAO%wg&XbBqW>dNo;EUh&aQG*9cI73* z;>#H)QL$tsKRmcUje+GP)hC|z!m~Lg6jVFMuw)~{?OBryx9Bw8Xfp|F4x8qdEc<2y zBS`tS@7y+E#}@Bd;Azm6h# z5U)o@x>{_mCaMZV^cw_tYmwbk$*rPgY7PdLS>$3JjRrhl0_kfM)6%^#0z6_sjyG|s zd9da2>;@Spqu4SMs^Tn4MO6Fs9ebdb+~46*zS$&BpeKjh81el8g?Te$fU~o5Vc5=; z4%*69xZY;kD_kqe3uZ)45mh5@Z3^|^lBseG#?fmdJPXFsG~z=a4gHr5ubI1Q_HxbG zl@!txRvCo1g8WER(@4k}=G$aU*9#v;mK$kDh0kZ6Z;y*14GFZ9FPie`4re~u(;^10 z#%ey>L}$*!a5F3&(26R*J1GwM^FP7qcC0ZQ%e4Q(BaS+0HJu50Id~uiOeIq%W4IZ{ zBf>oJHrprg%V{9Cleic`(kaZ>eaAQLKOHCjm$Lpp4;%krF?c=Q`8t^|q}0dV={DD0ZA!DYaK^=%MBt4DaabDybooEi z6x#0CHBQ`b+6mSkInx_WHxGR8=J-S%4n*G_Ul_!bxz2t~{_hc)Q3Lgc-(MXKm2l^h zzpG3_79IzmEB})CYa{3;ld)JRz7k}lQ?~D#arUVZrzJzgG-hJ#Xpn7K$ADXT&V;BS zqKfpVv})EPc3@m>k72y&2F`UEU;Pa#x&_xTB*eOqq=OSeeU_@10(~+eLiUhzN`NfL z(S&Q1z3JQ%J`$lHpdzz=CFK1IsTjny8wL|(3Mzd_*T$~F62ei8T4ul&XwHf(o>(bwn3?56cDGh9opK-iMNhTg0Lu1CkWp4V~=yfw#l|PzoE4yqQF7>! zt&M%7Qo2{yn@Oz+SF{OJj|x!`*8z`uyz(hWSIe|UH?F@JKvd0DS4)-sl~2Fr=EBuI z-Z@|gM=r1#JEU!6S~z+|2%T?>bHnQE1qC9Wt(Sjr5WOk~?PcYGQgvZCV4;fa$Hkc+ zSQ822GD8uTqJk&qiG9WUg(=;(Pf6$&>~)M)_%Ft9XcSemuV|@q9zuW$@uex=$`YmR z$zM6kj}WHch0w7cgdzqcc$R-8(fU}{%zm^c-f@vZv|rv1m*)x`^(5~Y@8CXsGh zeCf%Im+(_<9|SE73$_y|bR7-MBIW_8?KbhG^L`Eh&F%dj?72cgc-X~y-WZ4Gw+CE1 z-Y_B2!YF*-ryr%KzF6@WCSIx^s~4mRO!46OB5)$FPq?!FQlEBMIkcE6(x7ph8jA9e z&=Apl@yEG5)$nfq=sAYAxyK3FB#c~<_O#2oVpS#dA{YY+Y%PANPO#>l`|Bey#M_*z zd+oeT%bHo6cJ>c8YztTA$&%YeJ}Jmr8l7%?+9P5hRz&>dTQoFdzaH zG__Dv%@KI|RIkmp*t6>(bxfBsshFwNx;Qy%*BkYP08$k(y}G_`!*fYOe5a{7n=a{R!UF^E}*b;3uC=TBHxUhr-rn zLue;1WL*_ASI$Apfwwo2owufwZr$U;f7C;+1|*lJzK-38eWIcJfpSpFbjQ#9S;g~e zLINRP8}eo|@`)6z?grz4Zg5T=1~e#*NoFe_xfA#=t?##CjMLf8@QFc&pVRu0!ex_abG0aDqA&!B;{I8&~CdY2IY#!Kn1@q)Br( zVFs>8bG(h3eeTiUU)$B`N9XE4e!LHaOLsjF_R_Dfn>k(J@6m_Kbgh*?J=-rA9*vSX zl46iers3!qW+YI{=MyX3l4K=oVWSQ?AmH|ZJvuZ(5nJV$U!89o3Cwt-y(0Ytm2{qC z7seb5i24H5mA{lKb6hwA(xxY6?`&O!&A;XrgvitU`_r&X$3uWUho^vn1!ce|yc|%jpF)HaectId3oqqJh&z!w*G5{9$DZFJe-Qj2y%*u?VoxifsUa~y) z*K~Oz`pd!P*}te5j^t_8r-Rc0N?MScM;fcr2*HZ9|Hv6Cnh}N-=zy9U>3$?jvn@+? zC0_IYV^-UsLFMA&5_bmjyp2xO9ER8jq@?MJP*?t8a#H)>ECB3c{c0QO;Sae9ldGr;iuNpgoMk(+0N^FzpZ8H3i1hKL&S>SEeUuN+U1Ehp?^`=rh#uPPz1*v#k5m zNvHjcFzO=z67*llfBeyfhnYUW~EV$OoQf6mvcRhi(m#)fJXJOa9 zF68?w`PchzF3JZ4?|-^SXj%R3D9d@j{QmKyVt(+X*{u&mSNO-5O0Ie+wfVj@OXY9= z8f#DWHzo9J_Y}FFO2MMi31P)w22#v0QY?RC*}p3g9hTC^%N{N%a9JS-r`& ze=K^@#Q#E#01Znd=+o{tYm^>#yK$7jSh@l~AdN`G3E{)l$-r+rip9=+*!FBvpWT6# zPc7o6JR^5yGr4EeGK#-~gA~W2o}7#wThI&lrdk*~TDA(|gFSdA8altl4@&r~{T-A)!K{ z@JIb~_H#Ynzx@SKX;MVN5*yEw((K+xQI=0nqCP9XOG&03{TvsUm5xvfLpq9fm-4zs zq%~`wO{D3AE6L4VX1|D|$uCOs^L+MG(~r-^`Rb{6Bnw&lWm$>|M-38Pvie7QA-k!Xk_-@>9yGa(I#6XDROHcKvgPMWdrun^00`}Jw!6;h*8XO$;t_O z=IfYY%U^a68u-(?WZWXFLGzvMo`ANfTyYc*7h)~WBuzD z472s}xwa$6PJ3w_`**tFaezjayeS#YS6&Mm}!8b+$zv_$1q+7JO2(7aQ#; zLZ>+S5CNw@$o}3_;`y}6^W$rqMCl~Sq-TkBQJ8FjzW9NzPBhuCRk7bE{QhF4)J>U4#hAZaWOJKS!+EVy1SF# zOI$pnaAoiq~ywzfgm^xg5gWy8%y^OhQ~<#_0QXTH(sd^n;V}6@vssIe(sDcX}t>Mzb)C; zxtV4q=`G0o0Q=T|5{*-O2Z-p;5Hv6b{jKScUwfOLAQw{q-Mu1wWe5#o$v zh?Of$3LMy2VZkP-*8|E9H>fiU7;-FCgDuG(nXf)Y6Q&i2+AbTtD2L99C|UK8F7OP| zQS&sx8#}~KED7aEE>?K|1YiEO%(zQ>AblE2mtartd%VP8MAJ%icNI4VRuM?`z`HqF z|EaBu`y=9_yw&eQ+3NKse@Nw`qAc>XKI?}P1xxuayU02le$VJ+v+B-e8VNt$RxHkMAM|a;~f{;;E)bP!+ z(5lVff7H_U?&@6fTr+8Lz2k8?^7rd=4cSVDMuJMfCCSn_j~=|#FOY=5Ao)&Xt`6_g zm?x_8S7&HxDG9ThYPbI>0!N3e&1fdD|;TuJhlF2+g*~jXr3bxrU7{k>UYNC15+mz_O0H!xuPW! ziGDa;|1l6z2@dV}E{=*Bwz~6wV3lrBU23tl%}T4Xd-|*Etkx&c;pXQqI+2+rTqz~bc0xO;Z)nN-J!Nmju@9l_ zlYv&Bm=vtLA75!tH*Gyx>h36`rt3^;Vjo@Wzv5x1kJ$cmBzb{N*m_)9!7k-b*Ce{u zT5%2^VMEr|K2>Wud@%euTk_M4;nRB4K{qYCXLLyG*W6H2H2hRSw_3g(@-<#Y7SM{^ zFxg|$fE*c}C(0#1x~~EVXJ;KQ!U?rY-^jq%uFeUlzvEI6(i?N2k4zM|T$QYngclgP z!tMSK#?FGP4k*jgKyW8K+=E+icbDMq?wSA(e>g!O?(XjH5Fog_yK8U@Fm!d#>YiCs zRkO}txa-_|_xaA=!KPq0oFz^5;Dx4ug|sp_z*+MlnU<2qG)U~fcKDZ5GZS$HE8&%A%Dp;&NkmW^xQ%PfMOG&#T?C7{SNIOdse z--VC*S<#FVh>EV|%RxJ-h$z^N7?8bgFNcv5$D~U8lV%IocPBvB3;~6d4!t%<4`FU3 z+=i^4HCRs$TQiu2%FF{Yf+d@Qu;HuLLG4>kj^vEW(B18Do{Vy1LVj9my+~KAE?c;h zxrT)k2?;Arogjoqui<)iDf7>z{LP>4UqzWO>vA^gNzW3fB2HwBdvT=RhNK}mwq z9)!6qe8t%;f(2hPQ^ZIwjGIWKv8C=i!(Bw(z3Zt)@Zzo>Lpz*A)a%yYx(tj4FH;Ro zp^VwiZ}oJrU8r$cMFftbq*OM4UwQ8Bp9ID3ZOwQeAd`ImZh0SBR+%*#T|4tw z?xn=C=&C2wfhXF%Eu&-;;(Jj>AhoP4jfH$IBvaL#Kg)s8b%gL`ne3D+_`X7EgL>7X zMW#w&zi5H4zU^uI2gkj#kUL+Q!0J38JhGgL(fZ_!2z1qJc-sAj)?NAggqK25d_pz^ zIjhYRFkfyl{$Z!W8CgSftJ^*r1DWu~qj>={u_#X>)zeSS5~MfAy(Lm%WC2g|>n<4m z%7kGOnX~F4r3<6)1+_*z0;^q`S!>4R#Pl3*hP%S;59HBq|Nb$h5XOu%t6Ct0 zGFv`q0@S6yaC~Sn7jZvyt{of-MZ)UZ0U?U`d#jMvA)89+eKXnP$aJ z+NJ^c2G8od3GypK)iN4;1r#f#7`UJypr~bN3=ZP4%+8PR-m_;FA4y(JeybOGXLY`s z84Ip zO=E#?ldq_pww0^FbZcJe69*ZVlE~CP{{$sd&a5G|04!_luo@8wXvNJ-zeer6phr7VsOJT@in8ehrSR{9Er+NI{i`?wO zw^<&wo7ji7FX=G-5Q+Nb{V_a*V5yks@1KWl1vDYF!yD^8Fzt^W&hdMWP=o2WM<9F! z-oQrFvp`*%f$rj^@2QZVs*bRIXx`w0B_C$B{19n^5IT1V6W>T+Jo$HG@jj5-zg+$J z4$p4^Z)V2w*a530rLW6ZM4z0Eg{oY(`!vh=+!h#aVW(J5@|gfF(=hOGCLNe1PI3d_ zR&0lxiP6vP8x-l2yJ>0Y>S(_9R>8jVm1)>xrv(Q} zpW2c)7Qduv4?Nq@&51OJ%s@I>2Cb0UU9)#4N_*6M(#0oAtlwIFF-i{omTX9;%D&Xd zO29t)CzSl}aGiqBx;+Y0E@otOjYzg_WO%>?z+IrC;^$w^gMN6zv(m_OB(D-CQuKHp z^Pui*pKE)4_v^a0zO)VZ$~?@7W*3L!pOP=mHcd8ZS?SYZNWP*PL+Xs`Uw~vV(fqa5 z!M(J>LKP)CAK;atm%Ou-8*mp+vGj3(jqr^9oF@c`4dQtvgPujv2}Ar+geJ*`9_|%Q zbyTGuEeJ*9N7Y|cI)k{<3R3B$N4h`5Ox0o<^&p@A$nZfO8jG(v{+p>+k7=-<_Me2g^RrkP$kKqBo?@CPiV#t<&05Uf zlu)SW!Nji`DQK)vyR{tGHG*|(;ZO_8VbQ;%v3ALPy;#IF?Ls@L`mTwkT7J(nxhBRSo8M6gFoza7_S zSd3Krf&}*wghWvfcTZcdM?&A@i&$%2=@KutW%&hyEPiwf5j_R{$l?myN=HN#6_qZX zVoA-pDW|eCE6o{YK(o%b#c?cSl7UX3V&}Rx@xiCNS~CBtwvPwu&@`q6@82=dgP;5} z{`A-$LEMerPIKMvaM`AHMx6v_M4MLXuFPk=%|9f&+&$ARSOIE%!^yVcDu!`S^DwF- zi+{06r_R+mo&9Ewh#!hLf9i;&9ubg0XG)Fb#Y8}vn=s>x{^A2+jai>N=@#vZb=~8n zCZGi!Oh`VdY~1a^7FlbYxyC{(6izfMAB_)%2YFgFJkpU8&`?db=p4CIzEzNYzT(OlWOK<_FbjC9tCun ziF7+HC(x^cXdPkqxy~-YUb^43q{+sPA4VkAMtTaQB|2=5M};1~O{$7Tsfa`=Z#k#Y zx~PU>uGC(aTi^ZqGs~l^h`t>#H|%(=gotOIk~Y9la74V83D_dxn9}zm{sfKN699Vd z04K&Q#AFygu5bu|-mp;abyt@3lQvII_MDs9Z>y(vm4aXnwQy!&O;+K>Rk_l#4I%tD z>^R8=Zy+CvC)P2zgph9#n7q$(8h9=s(RQWubGUcA}?mbBpw1;I01uNoiQLHrB zs8-2QRbk0nHp=29{+gl{L$F4GaI?2X{;6*vyTq<0<*K##(UMrYS-0 zL&k%J*V?=$wT)|##qcCf@62<3DQ-Be7VganX!Vd>eK3L9Px`xjir-8QzAwVM$dz33 zmQ0^dgEd?47bLsUdP;pJrD*9oB074kjWT%5{FX*L=VIEPU)}L&D&TuB#xSSR_%MPe z;C1rzD}#|&6Ue~Pdud@#PTlZ5u$kTKmdFFg7XO~^`9ZA@Y zuM{zV+JACktm|Q~x#&n$)>xiqKhJ@gK}u~GdsQ>kX-0vvTLF%?BZ!Ag%8_1MUY@>X ze~|xhfARm17mMF^7w^A&v2a0qCoscw7ic^MoNN~*CBxZxP_Dli=>&eqvn{8U26(Ly zpafyiqR9=E<~S>XpMj7-F$gl%f*Jwo8pF{V9@A2L<7E^CS>&A)bt!e#0Cq$ro+W&; z--8)7wW3t2#7q-E&XT8v;uQ~^BfU{f9ZHO`Q46_3Zf+{qSMz^DNSfmJ{Q%5O4RjVQ zY+PD-+bi?U=j((JcHD7}RJ>x%kNRt5=}cK&v?X0ManNNh46G+@2stU{zoigTAuhyl z$M*u`4tD^x>gBhe6Ui_lUds^MRp|&DxHW=wY;n{lv%-}_x?I0Cy6YAif1;EZ`?V1% z3uj-LFP?8@s1HCUQbT_!>1&Et^63yy;RiV%m3Ls$P>2;1GUkl6M)D#DVFCoM7^-P6 z!pPXDKo81&8;ys%b1P=zEM^ym^?g^n-}!kcc2lw)$6L&b%%3KQ33dO(AAf&SwD2BD z?z=m4zRuh&2BsOGGk<1QwrtKRC;8xmbmn^*!r6UQGr^~2o`!`?&D)5zc>Uq5NaNvC z14~X-T`a8ALj=V=Pk=w`cK`0q+6{x4Ue@|!W?j%C)+NWEKMkP{%|q#~OZ!!L5-`?b zBR)SZdnF`*_e;e{+aw$>0h<=)u7g_}_e!QPz0J&l%lr#rG%_Xtnf6xRqKtrEuWnLK zEPRLjz!d!3d-mAO&T%9s$R5@oYlvk!palbUxSrz0v;`YvC$yRg~dCE%cs zQ9g5HYM>U)<(c96D|}z1cWeRS>9c3a`;D)ca^W@Yddbdfjm7OJ$v@LXU@)Rq0dojoG*1`ab|EUtCqurj3%~4e zKQN5x0KrdWk5~+fNOi3XqMQE5q>Y#tU^xH3^932#stK4DQ z@5E63uP*<1YIf5>36VXY8{+;`+J9>?00KtbNn!v%%(x|>SFojxQmeMAI!qVOOC_XJ zAS+{lAfZSfAjrL3O+#y|R_v*r#~`!K8eny$bi1UwO^aUn}cLvOn@B1K>5qUtu(^A&-@)ElHM?8Dp)Ygc6Y>ioD&|5$WN9HIJC* z;MtE}(-k~Iml>R#^^Zb53UbQnh8TMrf2ZXpeGAL?T@7EmmuAAK7l1y-Vg{#K1{(yn z7Jjf5s8=Cv7IL~aNS_3r!0k42`YLUT3kpl>pru7UcSWSVP5y57d`E9<)x=|Y{c{`+ zuKLp3U_Q^|g@C5&We;K4+BXGp}DFw~K% zqbWxmrAVcktEL3BC~)xBtv|v6IU@9CA`=dnp@|Onhbr@q4X$uo@Ux2^<^D(0hurb` zw@sfK`t0~BR*KuJvHau~$^!{!jzZceb_e)bqp@43(1p9e2sQs^_Ag4Xob@w=ExUBK zb^@pG1atD-8V; zZTIzE7KgID&v&qc^e11{6{0y66es`0e5?+D!)157P}}w-m1_2$fT01=9OpmUptIMT z;(`G6$kx!lkTF~{JaZw zv<7wL#?H-x7F6rcTE^+3u9C!mnH8$2qDuevZ2Ch4zCOZozI=rwQqxeVs#X6#`Wi`dnR zvnOy|UJKb)bjuHZKXlYT0miir5%8$Kz#VQA?ACipkd(94yMM`-9MfSq7(RB0yu$@i zRv~kIy+0xV0oWsLOLS%cDuZvNt{ry5zGB+&%8^0HCKyOU2^vKtgtMAwPJ>$F7s07b zbtu=VvK>eH7<6I_94b`bYG3-&n20ZPi~JjCVbGV*=YAx1%7ykU%|)}bN*v?nGnX?m z94$RnAJ2rCu9F3pvVar~^$R=08r4zi%_VccN&>6Hm+V|1>e^nG}ZDm*?!|q|qpz zolcDKH}H5*N&_%=UUB{&!>a_J;P04N@Nl%=O@8uXgR+cdoMs1}d7*QyqH_v%JJ+J# zokN9ZtWgfxtebHWnrF5aRqKKjSNXvTuPPDW!tfOfPA=C~F_0=pDylo%P4&IabEuls zD{(x+JJqLt4Pc+sj@l}n?a_M9o~Go-SSDe&>Q8?{aW*7@gg)C*%0OKt`*TqeinXCS zi3)s}$ujV;jyip);B511`+Lu@ea;~dXPW7L5$Oq@)mhV7pwdtysMG|0zy7+|UI*>yIQepk}8 z6jEx8RNuO&8`v##Kxs~drL;GVZ(9Elhfl*`mn)iFX&0qFp**92n-8b|syUsDJ5X4C zX1SJ<1ML<`;X$fOr9M-tczKBE4}cfeBJVx5wlm?Cw1Uf$!dDnPcyD$v8V6wRPIE`b z5oHMs%Qs7GnHlwEE=!u?td60Yq9~KVlU`5UwOg%#O{Fc^ujaNZxErS|Cc@|2$qvefiKK}@KBzKK|E zb49Vu{c&!(Z!_vlbMwxtb4E_6+S0GUXl5bl3jGU3%QV#(T@A^GAewsNTZc`Jpafz@ zFt;Cn?~aWe1`wJj=(kRy#~brB_fDxtl6nmSohYIQfM1|nm=pwgCtviXN!N$H)@t<8 zq5m`Gcy#0CqJIwGz@#K;kX>m%2Zu7QTJh%m^5*%;z+Xg(KXHGTwG3a+(>SXfPREuP zN&j3}seQ0e1pW$kmm^*$D4hoMC$C%wN<&707Ozk+FrHN%n?8@O5}Qx=by3wCE*=k1 zW$9UOms?3i3JpLv!RgA;OB#@y&h$k1!a|lxbw{c1OZ5mHTz#9ap12405u>MqfcC8@m7Ys7VuSn%NJ>UB?Rg5)hj1wwa!EBT@-n?;GB!vR0 zdciU@B!w^=lGC&qI3alNmdo2te&@j4%Q%x=v%IQ9u2~cmPDRm8PY_qTXZt`!fh4vw zoM?{1Rn*X>93q{ux1K^;yYZ)Swz6C^D3`M_cUkhMoe>^)q#^BI-4DhocG+?mAY6$% z?yTHhs3pObOr$<~oOaI=kL>Nfv*z92&S^t+1;{rIJ`0bsPp+PAQ2pyT6qAcw*6+UJ zQtu_V(6;Hb*|c%00Lhg4 zISm;)8fzOJY6iimbO4c1D*%_pS5AcW7c33=R^|+E@Mz2(SqQ`Os*}y5L$`-dW**Nn zI^YW?y~%+##$L|eZ)s^Fn{2XRMUA3A))c7W#9fD!PEaJ@jWM-v5k0OT_@wIi!)2~A zI$MvG#d@k7gG8xxRG5F#hzF}rxT=etf6gtsBIs{#_6)C~OV3=_(Ad;avMHI~P}(=r z{Jrv(M;hKfKmvetTlyoyq&YU~HkN&6nR?)v`u#{shxX~&@C_)U_*SXwd9o(~?rrM= zSsNTCbFn{+1A(*)?{4qsaTd|2cW!ULiVmp>*XrU_Rmnu$}^Z^7@_si7E=rxm-RCRUp#*roKw_PSwb{_|=7$ zK0J{-_Scr$xk!&$tuhh#JEWz&+#=&B699*MC5yV&q%@Iq`iwM-oZF?}T`hzeg(=VZ z&|vjf7BjIqZWR4Cp8WAgp5S1r1v`ua$|gU>$lL7qV#DE=tmry9|K(y4PL>T%tw-}E z82lgg-QCdw=2xbiHrf0(x-b7VQT$gsCj2w-TK;U30;a!vp2q-*V{{oKgm+S2aRfmB zLDjt_33HxlRx(*ZSJ9%V+!SjV`EMCR#onNoflF^TT?aZsA!=Ky(Dw!uj z)lkCvGSG^**9s_7F>PL?65U#4yZ>~Lj)dHK?e>VAS(s&({?ckM-KMC@?7P}(Gn3Wp z7LtxH{la}n`AH?t-GuIqO;%gcv`b#_DkI3cBhR3^goN?Ts+cXhat_!=>#BA;Oj>%) zqfzUl&sM%T2T*@JNx+v9oVz`aSh4hQb;IK80x>eKD{HJysTmun22GKaV-GhSTbI=p zDtyERx){zfhxi;Pm7Pm}7!c3iUWcr-5S5`CvI(fG$MeVaWRHG2W^@}?*k}N0NT<_FQnb+yIrZ(TwnK|kGg^chb)=&qLyoLnS zZ1Z6Cg_mQy;69LOtCBl=Ivah$!KR#LpW}*f*bHJq!OkB9f73bia3U)_jmF~HQbFt? zu+eHHVTdw>wHUUn$u<7HHK!y3v3P=VWooO@;96K{@K9ygbsEjhKcw*tgA+_x!?ye% z%V&8%pReWv9IB($ZF61l(B?+l=o+x$-HUTFIh1MERA)M1V;5&2L1LY40Sdui`1D~5 zMR(9>YnpF%UN#N_y548(p#0+we{pX9_w_Eg(kceO!>?Nal4+|>m6g3DC;;jhH^Hd06Vv$r+? z3zt<4S6>;)UxLBh&j~L((;Z*3t2IP6nJt!%OydN;CcaKn+e@?84IBW#k}O}Kbq67S z=V-qbS|i5x@$05W;e-^$ZL@7=)nd>OC7j!de|sD=QkFwVsr4C1Nn9yL(XvD3fR~xz zws+tJ?ooib#szOt|J3arCOVLa`kwQ;PJ zm=elal3dpVrW@kFOiydsnKGQFUb2(m3|QMqN3nC!b^gEt6s6*+XV@4bX_B6oit!d_ zEpKuglkrcs&44rB&GFHF%NI8o!aayviOLe>&kFuKj}ChCqt#q@zcDFa*B#$r`bQa` zwaWyz&u+zo^QB)X=MWP*Er*csKEwM0YYIM)NgVCy-sjM_pu)7jUpX8V9~QEv_$~)| zT^sViKH8_%nbYgdx@kJ+W%Z&>@TUd0eM^@ymGRcaT*Zrm87fx?bq)Z8s%j#d&?a@{ zmo+4RhsyC|CO7;g%W+%wbgLh4O|HtDcF#chL=cL)1`d5QS@0FZQodV!d4NPxI`SK?EBpfS@2w<{a0AV3@RJT#y<&usZCur` zhSs;;2NjDwos1=eYx01h7ssg_0(W!fM3Dn&4?gL4hsO{8P|^g^=jSafCj@*_FBrdAE33X~QnZa}a}^kXII1)^)!Ie2sSmY0l2BuEAl+%WuYZ z15Q?}=UrZ32Iq4g4I}u0vsH8(yeD7*_(7RpZ_}Mn*_%mtVfxIYY|jZKa&;yuqp`+8 zv`J#>HZeSRvCoNJy_|F@k`*GIXd+_|pFxfu5QeN%~JTz&k5$%i@wW!x`*6~1%H@Ejiv#ftQiuliu$Rn84 zhzGu?tCqSJ+)=A^D#q7H`dE^nNvDlLNcKrWn2F(ZBea(+_gWFO+c08_WTOgUcV+e* zNpN}fsk^)wZGXZ8^0%sEz$IBjl<6J4q2hCBt(J?R& z@&KcRKQ*f_4f=$C@%f#unOJ2gMynxVtSrg+(;wfyCcK1pTrOn0ND9M$E|dU11NTnO z%Tr;Rw3paX;pIhuv63C=f@e~rHLX*cquSkAVPh%oOH(%1Vr{x{l3dJDA{-!=BA0p3 z;me=~n1NG1dyI*;RI;BZLx^CM#)Hqy)11LA=OE$ZRLur+H$|JBiQ<4zsw|Z_TR)GV z&8rj$6phtBw`t2SJaXHU;#fO^Im9xYKNoH@~-HQ9(pZBojuTO^Anjh(Nzpsjl zii=#_Kv}MgR!jSdSKaIBWC9OY&=@K3y1Bl+^zj#YHmv;)N`*WWGJ zg8;G}L~fRUS@m}oTO9n>iBKa`l3`X_n}@kIr`OL{OB`+5T+8!yamsmp1XUq;ZZ^uf z8u=S@t`V%gYKm1%wMpKdAQ5W?Kv%~eKu2}p6)ZH0Yt)qJ8OvNeSgn0s+%_gbvR7Eh zq&}o9(%Gzf%Dcp&MxIaBFlu|O8l|)@KGTfjE)-a4PCNR?POKF3NM$O3-}k4zX2b9T z;|F^E`dgZ9Hi9NpNllc>qhu;59A#SJYc*}c;8TjDYsx+A%v(&4F^bMs(IhI=!&B;7 zL_$6OZuVlIZJiL61}ZE|p7VkJWQaV2MK7IFql)yPCFj_tnMtOY1NC9ny3pB!{|}OX zHBt7dgxA8j{LU&d(Wm-Wz{#fStR-`KE&llJd1NzndMu2VgC=f~)+8z%>G_6)tI_p^ z2F+XdaY*XL+uiq~S!`<;KBXKD%`e2w<9t++Ts?q*mo?soJ=?m*U9@~wVtk{eFkZ1M z|LHq{`FQ()K{|1DuvNn$tq@=ZSSqtsVkjW0=i=2 z{07I}SfNm^i{L51sF*<=(kuqE2@nds}{Vu=vp>4idB`Dv|#!=TQk zd(DiC=ukQfMUG6n-SwlCfSFoAyK*D@lwRNLv}?{TlJ`Uc`+CY5$*#}>XE3Tj8W=4s z*PHrcoXiM*={@!@&wKY|z=0Fb_8~-VcFCq7+~JAB^#7DT|69@`CW2;gE|6zwOC3KN zNlylvSLV_ZUuG#nRTKt2`xh_Wz`0&7dJ|_BwI_Z2S(W61I%MLh=&2BOc8BfuL$$DY+5D8^C6Aep`gv+0c(`%pC=VvmD9iU?PhAizED$$ z4sUs2_+J3VXY=WdeHYLRzCE?Qy*hT5Ir86pMk|Cn>Ar55$Rs{WC5OYWwtT*KlT1sa zKYsA>)sLWeJgNQ~jRics9cu-J=BF8S3(f^EuRbpbc^g)mu0GFd7T+enn+QveEW&q2 zV@RW8D;Cb4s6p1Dnw-;SqqRZ_d8EC@cHw6a4(#7qRV6EPJhcZ~UcJ0k6UITU&y6B& zA}lThh*xY<>FKstc}oRLSMLK$MA_RMR34g6Jd3Eh=@YtB9bfz-hldHu+h;e~o~^@A zsJ_{EH@PvuTrwd|Z5zR+kPIfBIS?P6+@mB|=&qC}xa{g^uCJ#*9|*mXpUn(4&`!ak zIX1sXcRrxjowiJXy5svYc;Y`#iGB z_xYM=xZK6GCZxC6RaIVQD|EVHYtA!NXBHM-KoeGgE9^JKBR8=H#ysqpHV*bcgC+ zFR-XQD*Z_@GWqszX+RXJCVPjH>H4Ph5WT z*Mr0{%6VyCljz=B9a#nAt1`!`pUt2F)4|n#hbMLp{Z{}RZykGHq0IzJLDZQoImaFWoszMNw}5oFY!}n zCg?a?usWOuYld{;``fkI$!Axd4D*#6H4U#i)>l}goZ3y(k_@~R`+ENPgVjr$_T`5@ z4$YdKQ$vo4-l1435e(?rurcj(`AX*rpZkju5_Dbmq}%I`Svn67A4+NQl@n4(UQ5%i zOJ~D_q~A`Vf``q+r=u zb!M+VrDH)-8`}K@eEBLL=Ko!;A>FVlJmRl*fJnjNU=jTYxc1{qs5Py6yVZ z8R|OrsX-ieABzsXo8Y^*7c5323ult==RXnjO_v>QtLeh=pE0izY_m3aZi!j4$6 zHD=Z`fNMPRbGv}2>-oK?YD+m>0-a3Ik2H(cRA&xex6Y5rQWuXD1nbZ}0+Smoxm_f@ zczR$S92QD=nk;-?O^WJjT1k`Z_spR9v@q#byY?4N6&rJL4N z!B1DmmG+RtG(YQ9pKsy~7h-#vUnhR@yev&2sD~EZ|2$}Xz8UY%BMJjn+<^x02H&r+ z|NN6`nZY(f^kg2EyRd4%Cn8$tiuY&~M}(d?n9{S;A@|Ue$Iv5yu7~_si-OX?`=Hgs zdIJ!Cjj>h-E<=YmyLsf0e&RvF*cmMztr4D@BQ{?X^zW3Qu) zXcR?3Z_}|iQSg-vM#nXz805+VLL}20xzCecbcIS`!Y>sY-L&&0v=G6ms}b#{f$~h|QCt?beHIB$A?1iT#Tdb4`?+=Mw-u`OeHJb{5Q;2f$M&aZWxnp~ zb$e7LenkA32Rcv@=Z20#_N0>C+J}TiNVfl;^j;21Q)J#sAuNl$&E8b2 za+~c$TX$Z?O1wU#$;Q*7-p0OuWlEsHs7Wk-SDr3F+hNsR*uHa?4okM5dzf}zWbN|^ zn|w!Rt4%qtF64E@&Bz!_tUKg``fvp&iqXpm8rJ2wwb3c&NU>C@E!KnG56ZgC7Pmm@ z-WccUf;L+j4xIcdupF71pLaNp7#*e^afGk|Pl)D{kM{9)59kbouHEPXb_mCsNwq&w zxknq`DId8krj#S9G^Q8>8jDjaV(HEdH%$?zSs078Fo5yfQdaO1wKlmTAU zW=!_N;0$Bvf{m3QX+Vn}7?!=idz-T0|c(IT^2a) zv5e-tdm?*&n=7Awu!V;Xz#^(HEM+F5+P`Sym>c8C`WEUi#`7TKkG2sm4xfiY9rCaf zPt^|RW$|V#ig5)4Uk0coTFG$TOf9d5b#p{5hkkq-Ss5AA2Jf!`0?F2^z&c zS(AhC_3toWS<{@;?fHMy7T5?94r(!tLtvr!xKx923{sr6zFoX0TB7InGlUB?M^O4J zNW>pSS^^DF(Yh_gcSGNvf2=Oiek| zni|m8wP;vaUG_!giHHva-HG3N8f2<)H7G^FPWc&-p8}f59FQ-vdOnZF){I*flHhsvJzDkPQrkg;~ttPGUgPT9qkvSyPSEDnudSCXvZ zlM(fA5+D+-LBk*|g)foOSOxsj{{3Cb9C8~8T^@_7 zN%Lyl0>lqNi=7tUTHgqDQEYn%b9lR@~zebtaZaDtd^Sb;qyu`I2Q(@?wh&J6MP?j_qDvwxgbaxBvN4_u zw3j@rrz#ny`LAL~y0Y`l6`N8 z6Z40mOgl_{>V$^p+1;UQSw1lDF|{a8j>OesyxK5e4}i9_kq?s#$n(L)unF+SSq z+h{ocJ-Mq2pRNQDT+-9EKNN)STk_dh!`B5+!+o3pZLx0zp(%@wjFG^|l0X{fogU{A z(40?)QPmx^%9HT8$HTy_N z1fC}3or4$ZkY2rbZhE$2eQ@$f*Rbo`(=v*zl>nHKkMIauHZOu1LETB31fb;#&zV5cq}0 zE|;>5u`FQQJ=$>vEj{L+Qx+L(bsJ)$ zB!3l}#`**6>brSRVZNr7SDW8AbxehtxqeCwSq-un8kGL%U)%SkLWM{+|Jw^7DaZH- zztBhrV`sVGAY}e?iZZ|9eD4>Gq$AB^>>-!62W^F4IT$qyA(4-Lca%X!D1YXl@kOM` zUi4D<{hf0qHokX*#SxBrQY*Utx+qXvk}6jC8~dTKH+S8xe7*8aZmn5yV0$o^u^*8Q1*d}ramfaPiJ4JZd{$BQ! zl>#4BJ~Yg(Wu73fW_*#Q)pkVB!=lDE^H*#}qSW~Xf;a7Wf+CKEx#G;1rsF6w0H530 ze0&SF*V{7C^Xx|d#B=YHY*l7~p*#(`fN20A@!KgNRBR8ROo>$+Ew3|Js5=kiIarxa zOY|ke?=gl8d$a(aN+%dsM88Q*79Be;9+!fKMf7%6w7u+!-AvY>o8rc(#N3?zBe3%e zs)A8Q+s;?i8h+KIg?P&*8#3)Vdm2h?OG{-bVML72J%kw;CLIbJxT&T;{Ol_Akx&f> zQPOB>Dg=~ZV3dv_et+sp-x*x1#IS-89h=x+VStB}8Y2-=L10B&>UK~C2uLD!CUNd< zaRCu`Ss5cm8Q`BtceRrKsLRXVxHJvDtnu1lea`8 z7kdKF;9_W7t=FBL6;ij;qKNuT(ZRM2y6_$(j=i=r>Ew)yyPetuQ8-HV*;eBZ53v54mlK3`%V>(?%m{QlWewi zeEm*8yt#FKS+LSDywQC`LPbI|)DYtw6Za4@)FYkFHK+d~|Kw!AFMsIwkL>#Et<5G~ zmsiwM>)-e`h&6v-k7~-0h0?JAbFA;sYWE50Q#wk&x>Q3;;Ck1ADU-CLO9f}@Qi_V= z9f*NCxfm>`K^#SrR&ng>-JP>6C-HC@+2_8x4DuY+$(jDU;DJBtsBQWf?uF$3Pf8C7 z>5oEGdwEikR{}wV)x!g}i#NlC$yWc3HlqX-FZhKqLo?S&OTJKf7TgndzBMvU=idU! ziqe97Rpm(1&-XPm5L_jJRej?O`#l@$XDGra=n#<*F^M?^Z>evc;adk2MM|1^+9vg8 z8Bk^7eCp+Xy@~95zaybo02;Lt;+(4J5ZI$bJ8pjOcr(a61u><(Uj=xOr#MP-L;Lf| zT0)%nB^YoHg(9aA1JFw~l=IQ)p+^G8&LL`~{`^98D6)ycQkUP&qbrW;qE5`9E9riy zu&InkWS5wqjni-{&>Y`(ZDdEIPu!>~CVtgE_W}52dj8yv*YUbx3FyHAp0Hn8HYxZE z6mc~8vH@*0H(hs5>^wyGm&Zp)>}I8e-iX$n9^A;1uqzMB1`u`V?oVysA8($2mHII5 zlri#=%1|_7(f|y5!zH&;_~ErS1knYE)%u`uWL)jFDrgQT(3&QPSgo)vMNi=^ z9+aqxtgv;(q6WTW;c0(_4Cyc<#lnfG{9ZRiF#m=ZP=x5AQe;nbjp|dy9A3}7s2=m9 z+N$dA`=X>*NaUVKsznuz*sU))R3OU=QXESpUk{x*?JSzC`j95M=CXmvu)7IW!I*c% z7xcsU7~r-lQ5s)kj$zyTr^xCSSa$XFR%NzElshMP0sV3K3~lNDq$F${Ov^$Z?vG~7 zk2Dt+&+vBJb=8~K^#%pXN6v=ZwSAD=H9q;ql(<&u)|mt$ee@DZso0CyR0w4wrMw&$ zG#Rm=?ev^l7aVS3gj~$ZG0sMi-``^VDS@B_UtE#g%hWeX6)a+j?es*FO$LGI^X^*3 zHL#iDp4|cSud50S14WlGka)pUO5_H~o+U#M#?KX6F4MLMMHAvG8bg3MQ1MLM*_K2c zqd}d<3^4nyItiI(2iry_C|oGmDT$<(Z$5;l7wdn7B__j&JzKUHdZnUQof>R0{?*0S z`tz31W_9XsWvnGFfuaFp2JR;q$4Tuz2`G&134YCTf-g&jSKn>C2Xvkhy=T$ zAbBHLXX%|-oy7v*l;A!uuBNnD*Rl?b|oWZ_J_ ze5aqTbSKTmrU5ChKy2KWb!APJ!c|%hb9S{sYvY>-#FjEKOem!pv;uLQHR_ar&}tQ9 zI>bS{f)y`s`O1uryxiBaCT6f#&$&(tu9BuxEG{jQ=gU_$Trb@QANlmAGk4g+6?Soa zku&;nbe5u`EmLvGBm@z&U|Y&FV}}mX(NKAnUs!s-cUI7yM*yl4b1IEilKaqCo`32S zL*$U4l`$!uj9%4$=Xv~D5V@9W^{4wPP5?`)cdD6;H>afkjcL33Zu8Bt59+{%0iH)= zclFE)#N4nZ39CC876=eo$ENuSpwBOdlnSX;rZ5ZQ*ppY4t`7^no@Q>tX{&1dI;h=G zP440pv)U*;M_WaRJi%c>frcVO(mZ6;4`E3Wv|}1(`&&}7nFt2;DM%J+gfGrj&&>{h znvr0Frk%aa_*s^LrxL7ts5T@d(cOjBI1Vw0?_qf)C{9|S;#a#87t2-jrJdOW>QFSI zL&WEh)bZ^#HIjHe;)NA|ekh$Tu$I{ZwIV93hLLVi8w zr2PN!FkkG23KkV{c6N4X8cF2ue#&k%LsPtG5o!Qm4meTtM)c7=4AW~z&0mk~4lbV9 z`8ZW4o0)TXH8wX_KMQ-7-f3xR3D-@Go={ToS@IKW>gukZZYZ#^vDLXg$-L$oheV5FGG271sy>xY}>QfhT|mm3=VupDel&Jqm=Ht95h zNk!L+Ul}q(1kQ`*U+et52#rQ?TF`nrAyZKyuW6>97IdFZMMoE!VQMWo3Fk|HHzMvK z@v^rW%;sA++JHstUwOZ?m$fbvCvZYdwoC1v8-oXN)X(&avnVbp?DK7U)wQfIu;=Sm zzdu1Mff0Y}xzUC~K_AM)$`EX5D$<8#BsV9Yo7<1=@`yv7+h1Jwj{D8&Lky>@(==?i z*%SEBOOf59?xrE;@YucfUQ-I45*mekW$|C@{A|v3G)(QF9x3SFhmsSM8*~6A#j(I& z{-mApO(ftJMv<2L4>==MRDi%v7MOqW7M=Htlgg}|bqbIG`IZtSl|h<*ly5CopH6syv&6tYy*HUpVP$4Q;j`H3UydK~NBnH%sgTEVL$7YyJ-nFedN)>cgVg zITd+V+{v*&ii(^nRhmoRy|Q3Va``GY@s3Tn+251eJwfTME%aAD!8@c0q6t4$M(k|D zal1ZIs`2#eo)|=aF@d*E=u#E=AVzxmlcTOg5JCaYj<}8YaBNKIi&SUu7>spIzt2OY=JoC+d-(&Ze_)HIh?M^+^BA$MZI-( z+r%tJCm*0@OIwT^uG4obD`^1%0VXfYd+3ij*3QbC6}(|MI{oHqeL;06{HkTwqY(i7 zooA7c;I|7=(1e(x?*F3dEu-R!mMvTyg1bAx-Q9x(cWvCQad!w1oZt?@-QC^Y-7UC# z!{gld?s(^p^`n3H*wwvj&ac+2b^Mw2W?0u@Loq!@G(O0z^cc&mHQ)dP6UzQl|AqLM zj7a!VxV(wJD1T z^`D-r=OI|#+P-u6KPG$Nc!LPuH+!ql-eqFyEwND;WPM^xz5c#&i)?^pcz+nmS@p+h zHHUDl{r+;GT&(~BiFYm=IyrVEuQ6$wTv==D>STOvSVeEIsNF`3a%E*@wX8P2tN+a) z&I7mq9ru{|}c48CM!Y@AsKi}_!YXRnAfq~$le>oqe6v_If?|vE00snP+%4STX^{ zI(;Z5#k_fe#8mft*f!5<2~K~2LG^c0^1q(SAh(!3bdL*(akGT6?|xZ0JOS(?g3Wri z+_(W_J%9Po@2w*qu~%?5kW_ke{dUWkDW6&|gh609aCiyPc7TJjhX ztglFxLbuQ!8joF713i{sAWIByPpxHULh*>QkWX;+o8brgn9woIx4+B8?qX8`_shzW zumVd3JcPf6)FF3NE&k3j+F`o@4BDkQq-s*Y$Z&m_?smd?NYAfu9B0Wqov4ZJzW0C4AsGq6r*OL zN+9^M;>LkQJ^JU#umaNINaky*+BYu+hFr9mqeq6X#O%Phzw;Br4tChR z>VF>uO!NSCmK;TStU=J|v5r%ZH0ZFjKR(>D;e+74sNn>81jF!l(VZIf^;$ziL+|>a zX2Wdm|IE@3O%2xM)pE)-6k^%;Q|gpK#-qlEY0349!0-KG+GOGK^Yy!wwT~#x4;P)s z#pVlKUw;_n^E4UmO6-@Fy=QGB-~4meK;6IA$XG!D)9-cZA-cVyw|L#by7$%mqt>Up z*}?x4w^yXg(xS2lR9*hS!Jhtn{QsCn3jjgRPapqv`ng@8Pkx8-q=s~ktnx*@^z+FR z&e~goeoZ{4ltk{&trz$`QsH>W3-^*PxO|ogl%l_XH?Z{(d(;0D)OIsOK(u=ofz=Wf zE#dQ5$5%eu$taD9qP^Vd_aEASF6kBo-Z$OvrgS(q_OdA|PotwheJ`DJ=1D$wN%-b2 zZl~YJq|DjUWa&~Cw@q*8-=^q~&zrsekMskiLr>_+2w*P=u=1JTsqRQb$_yMOO@qs@ z?eoL15SfOywB~qumZ@@5W?Rt@#5$b9FA%9yJtT*78|gyQFp6BgRP-e3XV2=oAc0l2 zuJ&;?TGO-gOmyPhFa+80xfv%sW@TzNSgD~13km0jnU_pwVl?oZK?%)!;N*ESqfrgN@X^MS_`6>@!z ziep?-SIMN=hu5Kb8xGbDDL_U9u+ns~9UI4l5d#?x1(lsPimx2(o3h9shvaAWVSbd- z(6eS0+A58)8e9qwABI4?J-VrztYFhRKWwp_c&5CbG)=Ndw$QGoxb%4jri~b+!Ui=< zi*2izYHQ*u8dL^47?Btpwj^UL>HNC6Ku^K<9o4pfm#nw;%C)GfOpuK#Adn3ivS)&Q zUZ)d2!Sq?i_F7?6Q9*j&FqU@MWO%j8*G>sRAu(^4pS~K{koWo4KzwEI2C>W>o+}E$ z*DZvrB}kAe;3ptwuwXCF9lA+-1U|N^O2{V_BJPCK1q^U5I+fUJE(c}w$hK_l2F|Mk zla%OScg(?;WSaGz)d?zo_OVjbSVR2MSX57)*dlc}K0U2wVK~M|r)u)3O(%_>*#SIIM{`3b|HG^X%d}40{ zx@e+i3_@;B>rFCXLOfW0jswtp9g_6LEa@v98B_kDx`<|_(wrIi1D4Q(HC7(LnRe7K zqp3IvP34|etOT`o{*Nx)8o}1`5aYWUw)C8Cfd%7U=~@h3bCTqH`MmWT zQ7g>e-XZ?=1B4Y1{t`V+f9|%Lp@9xfANZ7XhLp;jB*W)Zbkh6D zUm?(J@V|c|{{f^P^tu7KNMI)t8`g{iGIRy)Njd+_#F%b=1`q`Yj4iT|vQAIp$TyAJ z*`MFdHFw5%c)a8#n?M3P7=(~|S;nAyd<5Vpj@w)wS1QwqX;1z<2^GF=H5+7=2#^O_ zC4QG3_!of5UI!!A7hop-CySfWI3KqmlhhnJ#y-(DThjugs#VN+&12q3J|x4%?Ndka z4TN&~@Ay*1zO;lY$Uuq|9+N+m8Zss(1{`J|xnd2;r-Qi8I5OLd;qT`55D0%@n5Y)d zPK&?XZXJ7Jl`lX0l2-y9qvfM7L$PqPcP?-R!a5M2?iVmxaHF!*8@O2SO{Pwjz~^#{ z+}Yxy13Htz?{J4gn~F+KJs}zZEJ%S49Zd#yJ}ba5_t( z(l5ckmd`;kY5#Zte~|J=q>5k+k2a|)-Ej7t5phzL&n*ErW!#0Be02&E7F{ci7xS$5 z*7ts_7<`rkxVP5NrZzZ_E}^>!Eth@&wbr-MpkqA!Px$>ZzUka2(8g9vo{L@xG9Z?1 z6rU{$p^5E4wMXQ2geUMSE#q6O%j13fga7A^?}3C58Q7-`?(&QzM-sRP8A64hP?mk* z9fNVSJ&Ek4w|0+`LBB!$UtimLUv9UmuusePGW%-##`j9i#o?h>;;NKNLImv#C=uZH z>+JEE*&8o<_#N*Rtz%y<2m7CT^*<-^6h`zVKIcv%Hmb&zo zJ~)c0t}&jAZ-n)4obs+gR3ea*OzQU!#VH)Es8V&BSMZWs3+>ZRWM_i1%}7wnecu;s zF6Sz6dI{SyO7DJpy?nqWZHF`e z%<7)Fo1n+w(VV9#7nG}X^NXCny|DM!W$w5R@;lV@leqG|@;1;_6m&k;dHQUtpt?IS#hE#T&@t4j~`0`z_6&Yp?kCzc9iKODi&s6aZ9^j<9| z1`~enL_>erW=J*O+yZx$!iFYj7~R5}gaCU&&o3!>m@IDevysCv3F9EJ*0@79UX@F7 zR2+I!twk|I7zpqyP+>(jnk}uzsPuZB)!(WvavApxa~)nEa-CoA0#9>+cQ>W6b4b88 z+13G9hmXkANpiYHag6HsglM#CeA>ITyAB|Jk(OXjw7GvaC-U_Y>8JK`Ig(b{q=jhA zuW8+Hvf!N2Uz|%$KU!m7Nk2YWiSD3aQ%z}vv z&aQ&+n?OW$P^6pQEQU(}qfl*QEmzDoy|5uKO_VZ{z_L9UcN6jR*7Ol>KvFGRPwmL1 z+V8SA5eVp(n(W0`AtFa+gIk4h-mWkCMc1OG|I4S}j4&cnh8LkL)}6u_-){ZB!0+f! z;>V$ZPU9Vw@$NcO^zUmDz}?TcS);;8y1az^iw z7gM~oC+6tnKXre`0XJV$)5YU3c>(T$yU>nHn7z@eJuLn)<;mf)KhBd_E?YC0#Rk7CDB#inboHG4B1IBr$fm`60p zxF*dT@zfzLLAAi;ozZt8I$4o6w|0>a<;h&`FAK&Ev~n$)KE1Sq<&Y=Led%rC3+jiL zyHuAdDtVMcgn;dN6B9sp8al`PHNm=76yytW6qIR39buS(m%uqS35csp#UBDpK|2m> z1nn?L9;tyDRv(+fX69_z(55AY|7BwzXGP#X%|0K zPiQf`rn6k^@hgQ6yx&E<;lu7J+NQT+PS26*Dj*5SIlMTJyJOYeXVZI@I*|{cH9SdTvcy-mkf=M%BwfXpR4n_z4UmgrTT?`#;8s+`!WFb+I9y5&vD6f#S5 zV-~QayrGp@bJ8y0*hi2hYnI&xyUl8`vrGD7xSo+DwxVso8190Y_MfXdUu(rn6>d^4Zoj zt5wh2S2gR0)3Kw<-{mJ;p{K9Xj2Wok)6t}CO+_6ae_Y3|eA3dXZR_g$eE8~`TYL~! z>OmQ-o#C)iFySVwPF=T2)h)1f2JeFgYUD;;K;JeUY!*%H`uh6Ua|_{e;g5act`ZKA zb<%Lo@c$Xl+L6&ERVypONl_k66VxG?q+!KXW(Q_Ys4K>-euND#S(^G$oI-jdKiHpY zE_|fctMwzLah)t|sh;ZkOY%1pD$BY+%@AvvD{*51g7IciAGo`sFT%uyEoGMiRN>P(-i0m3sG@2ROoQkKk@NoDTEc3L>oYU8$8l7R2mC zhK5OX=U#hph?UX$cBh^M%EGoK&a+PA`*`)+AOgnD2}C&2_n`o{0#xb|0iKLmc-N$0#AD4y9&U(8I}=fIZet1;C{ ztiCY9KPsSUzI{)9&}RguYIw4WdLH*wfmbY>D^W>s_`A!T#n%tCe>*);YJU_KmCmW< zvWu;lb*adbRtVVCSd(ncyyAuIPg%Y>B+ue#%31$ICz_4>VZD1Ad~_P+8+G#S*F@37 zx7!D6Zo28xDayxwm$Xsr=#CbBZnUwyZ<rY42g(UnaDn zP{O`!W(}cCX{uiJM;CFWl_tt_j)M-xTDhCzs7=10lDj@ZK+eUz=te=>>5wrM8Z7O|iZVI2Mu-pxJ9~ai z46@WwMMc$@rKGc8#?0=)0v|PXaR2@jpKn6`J_un629wE|(ipt+cqwkl75B{#3!x3( z(FC&Ti@gZXLR^MEV?5pR|A)2%BA{(IqOV1SpWimX~fwK8D0vZ@nI>nYj!=1|!J z2GdgNDnMK^{hboQQlV|5Lda*K4Uxq!YdRgAZHSlmJq`F8Sc#W`9kg&|W3mafxOd{QvK z5l{+iK@NtXL18w6PpSJOtg*erK$k7>9geBbFu>1fxxOr>YWDcU2mw9`NoU&^k({cO z6IJl4b=T2#?L!bc>P3=da%HW+M4X!%9&px27BBbYc_DPrG8wouv zo47F7lL?{krP-`eQX-O5K`0w-&lMb4OA?o~KT3`1i>}@&M$BsHUQtxEbqR%-8N&Bi zh|;wJk6Kmby+mBuLrkG#2PLLNFPJ!8v?QrFj&}e2SCVWsgt08DQvggVv-m{PZIM^^wk`%k zoVaL64xVNCvQqI*J2c98QO22S^0Bgf`e5BgLMRkWk^wWl1n|G`BS45+xHH>13te3T z-xb%)JGq^2nRgS8jsB$krU9OprlJY5MP0m~?@RYXVHwi{>oA4w+=E2xz90G@Da}2N z^#Sd*&R!X4dq9_R?84gRG6Il{eV~mg_-kQnxQ}>IB!J!MV6BrRInURAM5Vh(Z1NKf z0=9c(ivPxD>>rYEO>~m1tn6zaPFL<^26uULiea9R9w$O7$WCMai#&L4dYx73d=1RE z`|CAAJY)Pv^!@**10Df4^?0jM^!0o_zLMQxTEt3sS?h``y@J%1RRKGVhoek;=268= zzgG^`-I|Q?$bn2k>CKt6g@5F;RRtSP%r;XHZw|m({=-L%F$scI5!DKHgwVpIg__+i z6huE88i$?4iBGhhOP#$|dgbGtp+Fo?lUVWZ!ac0Pbsp%t4LuJ@F+rGFMwj7c1&{t$-ZwJ1l#E*&s0a9lO74iT+QvIGyEwaE!E-lP4Vlrff zfG&+F^U=tCS!KAm2=t^Vp?h{%^$AxS0hCgON9 zx?G=c>gWzsX3p$gZOuo=5_u>AXDnU*WTL}=}R6zB4#-l zdh`*hHboDbbuz8sc0WJr+=m$Jv3v5bN`|)FE(H91Q`miCvYcGT4LpUm6!9REH|snb zg6fSuL9|!vxPf1p7?B}(BY5C)W7;G{5MF*@Dkt;$G7aqo+!Mtw-?2 zT&7v<1)I+mQ4daa4or(@O@QU0%jhd-@6HCpH(iY-y^9jfj19q6b8#EKV4TS_P0kC9OZU=Kg_PVg90s~ew@e#1vmPlsj9TpN}Z&t>7vk7^J!7G=vVDD zePNPo%^`wt`DBD=;k#|dA==)d=XRIx>!o{lIf~B?q~>JOTH(SAb<$^}ZS$S(w&i{2 za{RIl@6y`E{l9r8s#$x`l6~vPr_Sx&@c+dQ9mLo*$G1awMS{YWK3t94(XP=J9bTxm zaOralSHtbD$Lm3BH7(-(%uOX86=AMW3o!2REaU6N^mc)KDrj`Y%E|>;Hh3y+ohKWS z>fpEI1757zWX4l49^3Ui^hbiFP>yvL20y2XXf6Np7Rx`e*>sm{%BotpoJx0R6P(V> zs3_S{0tz<;$}4q`v8=vXPe0Xz^)L?fiT=f4*cqgU`-!T7M}BzHm0EOMe@aBCLFcFQ zkNgUV$~l3@?IO?mI}W};j1l4`0KZrTan~9tk9i^Htf*!xvrSLY-?`r0VY$zVE^)k#VNNOWHK%b&voC@|aylajk}df)jn& zN3B>&xCO`btGD8luOm#@T&};1MwRi0DS<88Z`Tuo>8k~c&yTG1)HTH3#Mz#u`qN9R zx$I75V|1kQV#-|5bk!o^ulb(I0T}BuB^m+wjGeJ4XQ*1m?`nHKp_YTcD}$R`LQ?Dc zSvURmGx?Td4DI(|l%H}h#95;c>lwFPYN^M-E0lC_UtzKT__WLi0*Od~hxe1XdenoWiEHlVg z##V4|&z-93);|By^|kTn3FHxz*@E;D37bVi9PIqY7s$rCFff_mpTGhQ6eh`x!|9u) z?@q`l-94+0a5)ukX>*;&Do5nY(HglnwG?}MT0CFA8+GV#}= z*Ris=YR$ehxBe(ZE5+Qzyuje4Z((QEZquvy&LL*cNQUrRz3}{My~QTdw)sig+w)vOj3~SQ?+gR_J{f3Tx?ps^VxUj8FIEoY*yQ? zeBCl(_xc!YL2rGq9^*tS=`7;SwkjXc2M@A0J?pN{g|;3S9q&KY$i%x-Kj4;JxW2za z#e`x)RtZvfz*T1C$xmJ?fLXFwoYM`lEwuvmloYLXRWoKNSkf(4f+)_C_!DLWUV7;ZX2C9^ z<3dD=Gl~!aI`I0#2(cx%>FoklJc@4*RPbOhqN0hj~XH8PA5u*9v(PsHbd*_ z%oR!mS!G`k)pDH2@=2{D=$N+0ZVF^txhn0a&p!C2k}9U?bwqwbiE`+bO zE&EebB*|_3WIhOkJoh07JP;g_&kWruQ~D^|4f+dRX&{{cjuOi0MN>Mq8q6sXZ1cG*pE3-qxd$Y%FAnzwNI_Y}Aq7E~|qTrPXnP!`cju& z2&(3Tj>6(2eLT+^X|K;bHKYVc8KG$Cvy84cyro})hYJ(>%jDUE3wlC!CLpy?JXOz5 zm27>x`?zh@4~{A$9;*Xck6{d-L=nEb4XVaPqF&|-R9kdS> zx3?q?XaZ0J`iy@0{LI5XD=o$F$aMlG(TDSP*9k?=bq^N@0ydNxTyMzS=D{pQb zpU5qkoi8pffU8dRuwWDs+ZY%a3WX-i@tr*Qj%cR+c0pUMZ2JOJ*VZpK`mhs>lKrIOQ_IG6y7k=jij0DCwrY{%YPvWx z6IWio_@t7621l)sIkVdzrWeo`8uU*k*1z#hd-V&ecG(cS7td1b+r3oZf0+B9E$4vF zEr|ZOSN<%d*Avdk`7aIK^I#925!VRZ*R&lUn6e+Jb{WOS$3KdOaaLy>zOeFi^#usnYv$%En>S5o{Nl zDuz+<_K=9iP;@D+!=~&H-SHG_ue)iPe5_xsY>1ppu%7##v4_r+K!fHmHYvWj{jy4< z?DR#(tb3Pd_ocUP`PP%OB26N$8zyOW`oT}vASfVpS7fh*(RF(AOa+V=j*G*S$gqmDOjcgEo^A4wp z4l7_lBAfyfqP$M?5Fw#bJRtu^5wdI}yEc=?Buz5Yzb<~shilMqqlZ9s);i2Wr!Ptq zHP&?4_#q zy4TMxA9%AR^VdP0DNaA5#rLbTK8Sk}OaQV$S#A`hAn}Hm3W4_&OSll3q$Oq0)trb6 zCdqFi88vrHbG8z5u(gmvD>%WCSLs9{rN9|G(Qn-QEQAEd7bYGtl!`k%?0`vOjtYWZ zu<=NBq8zXTr+Rn0g>q_wc-s>T+?n*IuR%t3e&a^vGRGd*#|vp}Ah8CeE;1X^-+^H1 z%h6-?=bQS>N^vyCcVDPk8WfALpke6JlXy}K5$7&2rP)L&yC(DsAQk*ypP zV`7gV7K}D-kYwv+1IjiCH#iW+ToeiiSRF|DcvR-yW0D)HIE$O@!p|-%p(14WA|3gv z{k^%WS%dJ~4DB^UWKGSu_hEs*&+K$fphOGKlYM<{I<=Ei3@%d8Sj`RGsoK{Q;HjtS z?yk1g54{y>9q@w?TOHz%4Uai;D$M!I+b3~L33Gh6*dPBVUKY{`mkmh##Y;7|Nhq~yS*ZJ0g z+bQ*%x7L~7jr*F}XF7}-5JMw{<75hQOSS=@$&9*$-|qhdm16}TQ@vZe7GBeR9JLQy2-o$1S!fq4r|PfNVt}GGKd4=nM%+)#K0%2~cTAPolUUr!9|n zDjqvn^8G)Yl$*C&R3Uv)XqMRX%-5K+DUcP+#C)^D5;t2!S*6pv;1cegiq^u>?fU_) zA&mjvb-k0G7b`;fE~ej_^$n>)>v6ODw9AcZlF%$~Ds9pm zni8&&6D*Pt36!B0(P&i=AyLv65wy}_>vgwwz<;a0l4&6ujCbBn#eBjUTB1d!zHW9yeT}v zASW}510?v6`QnJR6|}{wbq8i_4s#gI33Hh(W#(jj06ZV5Tm7>#Caqd8qmH(+pHx3; zCN?Zw9;HlnugDgfvXMwVm`b6g74egK!=GAF0COPxS&ac_jbvnnK|2f^2j4U&jE2=g z%(nx=2E!I?@RL<;Rolgtfh;~3j^d0<61BEtIE>!A28qi2x2$tR>JH4=FwC-{Gy0Z~4 zc^m}KPgIB`@mOk5F*F7HQr}7qZ>Vs`-E&{AzeVrg$M>utXvZ;$)$q*Fo7Hu#{x1y# ze_)5oNlW$pcPnWa0IYegU~GO{+3fWU{xEi@AGMTbZp5pq$+?q9gQuOc?cx1f3q*ZW(B1gC z(V|nBdO9c>!Y-C(?uNaLio1p4^g?HP*z7Ukqo!Qh+s$ZRl!Hrk#$A8nv^4=-9;;$T z1O3g!b8QNyhYQ{cG_}M=!*a7Xpr%D#T<&E=lb_Sg9$p!QpN(Q^xr9s+i!}<97(&R6 z|H$h<9+AalgO-Ih{P=jNK-~$TBn)-y;mHZLO1pjQQ z-oU767KlC5ZXn6#8ij_LEC({SPL-^~5mY_oSo*S6nr|R1*Uz6rgNkZ99Xl@8N4AN- z+j{q#1z*hbbp6Tk?7-_ndT++D%)okS?|y5a0&Qq^zb-nD708z6A3DB2J93v7 zktK8`?lZaPaGUT0su<6C&brMLn0^1rcJOSLeocKhUp5~6i~SGV`v1>YP=;lId-9d_ zc(jFpw<7m;g$zCQ zl+}g=+$k>BexffEI!U)@n2}SxIV%Nf*NhpK2;n>DB<25`NF|B$#2}iKpCjM5D#v!A@Gfy5Co4XBl7D#TQTNy1=>Gy<@`jd@y-Kx zG`^g0G9%7rsVd%_iOp=z4j=_>aFpU)#u7(mOjP;l_wV zN-V9?7Sf}6FNEtZJiBd~#2i$~JR z+ItsKlbRe|-3E92@*O4*``L(l<6jjYe~#5A#*2L|pib`6^8-$WexYbW?1y64O1{9B zBYF}sk>E-pXTEz`+O{(V_u0aY+k>t49BHNkTzp03>w=i}?QhjCuDzG2{FrYiCuDnF zO)P;|l6yC5*YGA06p_s)QR+;IdQFqXC_Dzt`!GZp-z*l8>mN0`(8^FV1Wv zqiS=PIGHWa#EUV3>8c#H1@nt!oKhb+HHR6keka0lkz|+#>Kgiz?;1(O!_8-hDmmR~hHWea3KgD(gC<1lipu3JxdVCv8e(r8jY! zE2rxJ##SZblriCAb6y@_8rjlFFG+{eYQJh|jUPQb5(Ro~Je>BT5WFpQ>s9g`9X6KR z3k!eV#rhT+XmCZYCh{67odoFb$+C1ws0FjQLO$y`w@+3CTR3ej|(=uCrU`lA>8jwf-^j z#r39MsEb^PAB63utGvY9yevw9UNuY3*kTx!=-O+=?{gxc8-`oZ#s=L9>Woj zZ-4KMz5szhZ4XPjM6_Q-%2Q(szt+{h$drrg_RxgnEj5z={{3#6AKm6~{9*9ahKpU( zmg*1Crr)fuE}FTi+ra;j(eT3b5~llkkook<|MN+2W`y1!J176Y^v@SVT&w}p*C(~w z3)dTC{PFPQ&szZ+=AzTKR6(CJXVsZgf{u&RB0o05)6BQDe|5&)0@DwIH@P^Xq>Ra0 z?DbWj+-}hrJuq=t9Y3g_v*k;blZQ!8aDcO?k^-zR0jao0OEB%w#qG_YD3)9EPkt2~B zoHw$DLe8WX>_C7_v7be#0LgEv#u#b_ z)HoQaKLI=xTjW$RBmC-(3f6v=izp{8q54^=mQxf;q<=O_G&5cchmE8|DAh}RU-hwLf?67+aGgM!ZuT6sPsmc z>VF?kFaczZm}>u2&jB~_TwJ7kFuuicU{W#}`(ZB39sJpcgu&Ilf1DaXnY)0RbA#qrMR)O8wc3AQvlCHrPn#H9)#6_d+2m*O zXVLXXzkr&EF%0=sms^!&l?L5BkzVSl&3W%In~CJNLpZHm-k?Z}&$D86?GYNJKNw(! zoGD)Aix+(YpsVKJ&?gr58!o%*&i^Pmg;)HqVf}Zce+?*ljs8KBJO^xjemv#yZ-F_jcdbGG z=HHROEyik&*0`dOipiuH_ETA$;KEk4Fg5)V92{)#MF9Hl4T!v0f?4A3e%rh{{c?@l zFTXrwXWti{#NnLz|589bx;vcOJ)NY~9PFFJ-~S>*SUs`-Tw+O<*m~$?h08>8dQMl^ zMd@mRF598)wN|jxW7i?SoIz!pTuX$J*MW-7b&SFl4N;9@WCh3KC`~0bM-!dyr6Z4Q zkr$K4kP(@Il3ECVd(9zYum&mVSfET;8M|o-`^C6dZSXagi4(=as$Y{WSD{L^>genq zr1Gr~|1J)+AYiFMPcXKNFPBHRSJ8_TqM7F|r`D2kV? zo<|tvt|fXg`TE)0LcX?CJQgmm+~Jdpbf(w*G_=w{+3HY)?A8qav06!P7jK)P$&fY= zOH#zCBZ(R8qup`^Gm-&alNa|0D$!Q1DWTKKp|wGDMWiits+8Yn2fKKova_S)Li?c` z4fcRsGF$|M!e<*5A3%;i-!5N_g8JE}rHtXm@5?eN)KF{lMtTr!6sfh^r6i(GZe*J{ zTND@-bA`9OR$1a%5&gU0#J3MqO8uI#zZT-az9ey4eVrzA*a17 znBu!BBp|u>Zap^NfsW?cySwO`&m4&bY$;Y($b2wmb4HG`zrj)ch*;J2{tAmhga)_2 zcUUi(%G0&big4s($|lIGc0%$(oa@XAF{tKO`CeJs`yGQ z0m*UXnT8{QjR1{x6W%B1;a0jiWH+MJIcn$kMC_01ZuRFK@Qq0$ZrgpBor+~{*34FBEEZJ;&p8QMPZYzaa# zn?X#4Ya@5no&tzIZe5RC&$V$5rYX)R2-TW8X~a>aKMn(eD3|4ss~b`~iexEf?#EY!r{FAA1+#z|k_s#R}l#$`Ob zKo67GjTcXw00Rr#XumC_*)3a|K%2{eYuC?|;uN)gJf_nFM~Hy@k~Zx#R60L#T=QR- z-~W^Fvz!l&Sb>szZD~iOYO~G)UOP<}@|xcYHbZQ)#86cN-||?dPKNH&7KB~%gtwKi zWDf;q2W+!bpq`rgn;TBQRWHg7%r@b_sqW>3D3Ly2r^;~xyD-y|+Ki5G<*Db9d_PQ3 zHF!^KgB`{KESI%<{;MrsKJyO4I6XgEEHcg$j*MI3QhAHXs!>HdvE2-J?#iQlAnoNwzv?ZUsH{XL-`x(JY8$+)p1;}mNwG` zR!ZOZBnR73%DV;f{*rWQeu9{{3;)i1!=$;hMkrWlyNgQZalf>!U#j3OxAiH1BXSQ#{A5di#*&vCi!>+S3EHBkQ1@pur2uUr;%2nVz zH!$<9c}1*lMaxRpDps8a&IQq$ICN@=iY^QkSdrh*khICh3i+xf4YF=xOp9jTWZRt< z4z1TjPO3`PSkFdGDTKQCd{&-n87P@eCYnpx@$oEw-|X9gg%!PhB;tsSu08 zAhtYn+{DMw!>ynj`3?Xs4;8F)4})d)!)eukFdq$sh>nGa|s-{V6C>r|>Bb%}^gBE(YKygD)ATra9dSMmi-r|Js zY2=)HPJutfX>GS^c7+DP_Z%3drIUq5I8SI3#JY`punszbR4BWl=E*z*BXNG+%|iSG z$*zhylpHk}C3aA^Kj5#M;gF=~6n_r?7jNXaYU!f;nqp!GfBxEWe8~=z=`}c&0R`PSpxS%UYE;G1ZA<;7=?<2 zLOE1^j&I8gOr3P>o#(mzizDRG_E^^r&}jmW*8fy??1@az=RoLSXuM!A;vJON-1A@_ zC;D;>Ei7Cn9==`;dSsw3bWbfygo-tg?o~Vi9sz~XPp`}#td&@&eyw! za)akCwe<)@g_HT}kaT0rbJ1BOw%hzs#UT z3`k>{*iLcl-WgJL@AxB3^7i{b8K%?1Ak|~03AcK-jJ@4v|F`C>c5YqwPHKw$2_n7V zo|m5kiFVu&!)tdNowr`xeXcrw6pqNm0yL2(_kUu24$MA6tLLp>jQ=~2spHF=85nW^ z4|yUE*=u)w>a?@gBTy-uE5N)_!4{)6i`8s&fe(Sc;nwgC^p{;dlhMSUpyU|b;Kiib zb+lVcoB2DOzXmedt8#HEFZM%ZIBZibtlFeD zqF!o(`LlDVi)K~+6nsam1)_VqoLt9K9RqtA^^<@4MA9hsxLY2RdZXUZcK3bP$yl-7x#p;Uw_xY(h}iFiVi~3(rVu!N&Lk5doLEcmZ_?tRLV)E;pDwn zGd1@IoVp)Q?Xws5T7Q$A448(RG+WZ6t!(3{R&9D&;Dw#ATy`cC4ql-Hc0*PheQV-CdQF2RsW;fYEhbp~ zwX{Y#cy{+nmFD&Jkyy<+c*%w)et(72zLkFy;6bbBL~?_rFh)*-d*Vo{x#CKYwNqAh z4B)BUvVGomul8`E^Yl>-Z(;1Tp}~vbo+n6fF>C zj@Kx;D6rQOXdP6zzTR&Inf}E>({C#35lLX5#3A62O!)&b*v5k5M$!R!b-}jZWruj?_o|r4xHG7wpt3l`GXlWl`_2MHwJ$# z0DhhDvyRs2;WmoG!%B>S?61FbC^iO|IX8WI?0XJ=hopaXLFo809~79;`zL_|A)wE3 zy-wd~TCP@=uK5B3VU$>1==A}ZzZ9auqGA03@KqhoS)yt+^#-^C=)N@Y2-zPMsI$bzB)?hBvtY_bMoVRg@{ihUP z-kP8rvtVIkzgJ!M4RM^&?FFG*a;lA|Rn&j4!DGIcGH1a#^Yq}P;I9U+)jFq%l2~I^ zuQ&HmK(})aL4wzx6{nR=maTvMU22_C(8E#!s`Zk*R#X@bX;C7e0!;p(i0PY$#BGCzwyktF+V*gFCa<4+y~B!EN+^;C>2_t?Q@X zaa~^fDE32FTiY>j1(C>DX5lx_nGCOaIU0FhV83a~^0N-Y5V8kCHH;J~|aKHi3g{qeg z(3+!sXXfi?lOVucBznLmAp0pmPq-`@(BnXC>ajPnM3G##T+#RbWS;u&d7gj2Cfnhq zyJsP-n8XBk&~;U-u{-3u(zz+*3vlKX|0#;+-0PVvn_n1ZvIoGJv$~*Co`?sA`T(0d;?y8k!RK=nTqV&+eo7EPxyDkf z?HUjou7zISfhZ@*akUG0(;i2u&r!4MiRYl{8nExR4{Rs{E*WK{CdCIW?}j%p_?QHl zXYvMa!)sJ3oD^zM)lpTdl`52h@ay$pu_gbD!I7wlMC0jtR@d}CU~jqJS_8eInD4%TQIw|2Y^}f7aN0=O0l`X2B?hQ_!VMm+v01VRiTmU-f=JtBrw3AG28&P~D(I z7XzH;s%7%v743g%hy6|15BPpHFP;##+oHO3JP3PB428#Qxn%D(pWpp6paPW* z_;r(;p6P)-w>^=8tS7!Q2+^b&cx-j5<2Kx9+CEPt zx2Ppw4XY~CuR9izaiaN`@Un|H7vU!bsq8F+5Dw3cwc!9lvZX4QOd)rseC=IgXWtIS z6%QYwOEgizct4Gyo+|6Qg}5Sw4i7lP+d1A0c$3ndSkyQib%u|C)fPahFZI7u?chso z?r1r)`j0lxcw5-&&6#VbnV#PQBWf(PZQN`1%|=k2xVFZ@L9EMFS@VeJPYeh{gBb9f z6#l>iU}T+`(8WhhA+v#@q7M^CB`HSSQ~3Ta4j+%x{9PkOcmMgYbKS~w)4b&aoPwm=4GnYTO_pkuaZ#Tl3Lrt#|rhJ>6CQO!v zA{8!TRX6zs{j#@$8LW!c&~h!_GomC#!#(jJT^1LU))^P&;%p6Y&Oe#n9MGl@l7XsZP(PO z${r`>bUV{+yn{dx5M>y12;2PvaT=ggWRPwo0w!`sO;8&NL$LeE-G51>t#)RG;k}#*zADN;0+mmFp(%Dq3Ms;Z@{@!w$$6fpoP^V%6 z@lP>To?$@?hk5~cTb-$5J+X;wRqQ;f=xHO6wKE{H_>B_pCmo*EA$q4-;9#m%OR_Wp zo=)|KU7^a>)pLCVFrfON)u#o5Xcb}lEEVd1EGB4mJTFbDOLE%;q{%%X%-ooZJBo(D zdc4js_?U9SAf6U$H?g-=?b>d;fb&Z5dnm2i>Ijdem5BGSoNOtxf?M)wK?1MffZq>W zu`aAK8zKGDnov;olORPX?OTfDdcZ`lzkMdUyUkDP(z4!Z2h0i*+U_9nS`EH2>+&9| zLMj@Eqx|m{)!wV}fN87^f|sVHY^R%5OmrEHY34M{;qpE?vnplR55J$<&{CY&qzb#1 zz{v{*rN0juqqm*2NZWS79FCXOr%(LfaXiW#1+Gbt{G=sU@SFvJo>8+AoI_(l`bKu{ zrZyZyXI{jyQIEG~Tr=7Daiy=U3!w4GYGXE3Jv$VX7niv6j;TIjYu<7af@ER#l^s0(AK|ZG1;S-FC}1 zY?ak#xH9!xDD-qt`H550L!s*QBB)ADc~z>^sg~*XB!9kLYlVQM)Ja@gNQRXB;5BXdb4nzYI_cnFsMv1zF?FGa0TYQ71{0a~s*+W3^sN1vi^nY{%g> z*8%&NX=K_;%n+Z+ttQ)c-e;CHj&E4D#&2R<)!Xp;o8=lxxlPI5JK=bq$CN|;M0Pb& z?GDtZKku=`Dh1EHwG}i08GNkZDXeLO7V)R4X$qf5eO{9<1PSuUd(mm(rP`T8S0njpVWfd5v4YvgRT zSvN{HG|)u5NQXf&bpHuor6J;b??e#)033Ke7|2L)z;$Jea7O?&$;fU+Pb8mYhB92a z+qQ(pE4k()DAj>(B}-i)%?C2wg4FYwt>R__ThQ~!FV!6hkG`W^S>h7_(guR^Yw5BD z^zG;D?9tUDm@oN-j3uj^XY%MQBWY9jeJ6)$m-NhC36$`faP! z?;NVbonZj(8D)^q^&JQZCp9pO_S%zpbVs16>YV#(Bdbr*vSXdB zEJRIh!y;R)b=yWOMAd;%)SpJnpI|ihxu-l4w!)Vq&6|Doq}ms;?WF5ldM5~J_*rTR zRO@IHPV0=15Y|=PhL&yb>QWT-`+xPk|175bn6^x_*w{B}*pF*q8A=P#O7@eCj0YRe z%O<)f988JtFF~LbV%GOtiC20_%zTwGv!z)&{14f`NmCc5 z0L+PhpqPHyRI}-IS;oI*kztek8#yG#fJp=(4pmhsLjn5Dqq%n3`gu?_08A#jT|R;q ze=wF{+>JW|t88b3p>QlZKd5Pv7T{-Uw5idso2hnW>#L4icuH6m@4C;_u$|UgOOP@W zvFzH)yr_xa{ttHC7XL#2Hv8-3R%vNz$wiKH9E6lhJ(%z&hbZ{sT z5M{ATR-b`Q-mZh|4eNchDYu~lmIH;ObcwllWf$krtL3j6a5G=jw+ttwVoh8M^;?pq zHr^_uG+S8n7c^;Yt}2`;4G~$M@3KuqzW$&13g1=3R259Ns{4J>wAcF+nnpj`r)a6v z?Amo)Z~yMbTnfdS1oD_$yn^n}4f?e;|F0V~42*yVEqFa8x@{TI;3732Ea2~)c0T77 zdA)x^&lF^_T^${OcVxkD7Dt=3d&$%N)urCq!Rfq_Zd>SdQJ0c?PJO+;s?{y}qaiHv zg-1ajjod+=NB#9W$Eb=pZaPoZahNg|PpBqMpmMN5<+kh|nzArhxAr<4w{Yr)n>=R#(*tIV6?qaC=l6BJ!#-XSdn~ zbKR=6Jl%(m_%dg;s55HNF=Q+gx?ADuYO;|LN+TugQK8an={zy;f}JPPf0ede0$IC_ zjY<7YF)I?5PFoA@CRrY@luhV*bu#N#BdOZi$J|2QTZ{CXU#HLl*>;tWW{NGo- z+@YY2Yp++kU$)|QziG;0D!0eq`SjKyo8dJWKorqn05sPu???K@I<9bvdZwy>g%;v$ z%{J|GRda>+(_89$zhC3OJ>c65K54L)t46wrbGTe5;BmPQX&lf%#w;$E{J|+u>1$oI zpk&oE!>TmbeHo`G^W$ano)hrj zsq|mGR7(f>xKYgk!#b{peda&D<8x4q%Om;=XTOT%uQZ3HRm0aK)u7#JN7Gw1f4rFL zy_)2zt|G3?w?`H7O` z&D#+m=6zr=2cL7+to0@R(;-}f>V`)oJOFE#!ZOJ5Adc-gQONrf}C5_;kTmZ zYGPyZ!y+{^;U4hH%B0Zb627!B8XJq21R8MCY{)^XytRGu4BlyXIeNao-~ zM@eORWO`LdRjl00I25tDCCm5R*)$ybl%~xhua!Zpr(}#V_pP2|3g8UjW}T;_Mrr3( zz-u$qDUL;J12pdwxDq1_*=iy+72YxHN(flfuD9p)BJAa(ED$+3Qh}NTc5=)JY+jJc}^c;Ls zdc~rqDm$s{BG;X=6z2r>#w#}axX$0ng)@g^A0uM>nM8Jx3!~v*X;CyL5e1IQNUCb8 zC!T0Z)G%^R9hTj@^w%S3NzC7d<>mi>@oHQ_gY`?6|r=SV$W|DzD(= z(67+b_x$q04V(S15gEU~gX@5|>bIsK;$uV~t*cFd4Vft$qWq~|Ph=yflP{BYYr%XH zZQ2A_->zK}1F?dUlfw`l4172|DZ4qzFLmr%%#Fos_|y%#ElS804{TE?%FYP~exfrg zRs?a><+A-dsg;1V3;fmv>#m%U@bfA%+|+1K>N2G?pIx~s&s{f<0XvD!Wp5SMo6ug+ zhVqfN+P2HTdFI*<-ua2t65f+1^MwSNh6jvfVJ590*cKa&;oW4W;& zr(J36K&J8Q1)NCxc!5ky_rY-@ZyLy8*?jw>&Orb8@o5*#9%MCv1sVz}YzTNEtZ)Fy z7&fm-HrAeDid1=Hbc$q&v+BHz=J!7>M@zLPx3k4ct`=$HxT)&g#@AQlZX<2FR~p#g zC$>!dOJYYit5x&oW+-7&HmjZCU06e3(4_8u#KHmt3b1SJS8BARqkvE%%&70w{|Eu! z%-r&1k87$_L;_z~l%dHTrrkN{a)^CS0e^N@&iR9^UM`d8`~*A=uJg|n-*?ogDos11 zb*c7;TsKVs2xjThgpXP{6*Q z=;~ey427B}>k0KLxYuk>L*1-gXx26vz;dU@AjZq6R;iRkAW27NF4g+-diVR0*sAO5 z><3INFO{~wP4IN#G}-}!exu-y0%>|}yMEltT($^&uLROTU1iru_K7aK1abE_YYju1 zak_8;SF{rM^#6Xy-~VqEp$!8^vM?o!*Hj$Aj=64i$jk$2*;DhuaU?sReB>c48t55o9LvTP|#T^SFn}@w_2@!k5%1 zv8cPWY}--Bub*ar)O-*-v_Ikldl63S|NJuu0mh`Mjl*w?VjZu!2sdfdO>aQ1r(^Yf zBz|GLKH=5%QdGAwt?d`p-;UlZEfvHHJ=g~1Xcz=_H#8%Ph4rpc?9xnb`;u{#mSM1k zk?YIb^5gh4I;^JF7H$aRVAseUe$dDxpxnb`hi5<%2}>cZGpcPCsV9#xb6|$}H)c^< zFEGB(S{5L{1$m1Od|NSstHb%Hao{c>Hg4Evq_L>g>Ih?nFMu_wM1*ey9D1KgHfWH6 zNqppS92pC6XWTOOXVg|#7>nJM5^VLencb?Sv%5ye_!-cawg$`pE^Dpt5AzHxmNSS| zK^jye6Wr6?w#Y=x`aA$PG#qBx_^bBY35Z5c&wU4aw41DT>|oYyef7(boa<0}+Guuu zC833s&ww7EPSfb$pBC1owG8!m&{mtK(Q7yBD;*QvBjvPgDa_Y&IJw8o4ECVb8fvSy z9i|8(uP{5Kd6dj03UB7z(&5%hB|lw{VLrDP=eZY{56}Qu;s>hlr9C>+L8uf!ywE8J zyLPI&k^PE;?DZu;)7m9|+rc;)m)k2(mdP(U5MmTlAo>Y|=3ef4WzCcOM!y{d=hkf^ zpaui{kEhXu*TPhQ#gv?>ahj>W%2ox)cRg#7Yiv26@NDG)#4^G~x4#Gys@?*#%t^`xm&j6(`d7$0<#{8d- z*0a*OjbPkqw9i|)=4L^HjtmcgY$^u*P3Tu8`^u6*19zMD+k6?V)D*U5?1iClP5TDe z=p%y0Ka)Q2O>N!O5h6zW(l}5nLnU~Ie7c!t8BH{mdb6g`B1RTA@zOML1>SphB(*V1!w`A(?N+o|j58vl zf<)V>)Wz^LRipQXXkST7e=q{i)PWv7RDimOL`}PE<>r5&-;Z-Df8?&r|E+9hL%7*o z6TNZl-yu2w*-F~yr#f5zsrMmyRfG6G7@{ss+ucVDOFryan@M?qi4P#d@ zFP3crY^gXN>*mM?YC!S5R#)HCgcU%LMp&_b1H-EQ3f zNbLXVVgP4=5(hzrI3b7O-deG29Bo6oKU(AJOK2iD>xO}MO)SK|h1)?bByhop-IOop zXbtKKi7~-oaFdq6Mt}=flpM9)jO%Yg=YH@jF+0M7nQV80Zt0OC&|oOZPX-`WySmo? zx8c662Vw!yh>n`CCt#K_aXb+t7@$l2NJOBg21v{++SVh(91WZ^1Y*78rA}Ei>OQ#A z0gDt4MHIgrNCLzf+lg+#u-MMJ#DLxHHaG0~y^WA|{FR`J6kjJ-H9%gzSdSR7hn2(* zXkO$j);4lMC$EMZAU2zif73w2Gk>*j(H$_sXl8>th>-UkqETf>Gn*Gqb+EE&YQ)(< zdj9%^KQYF@ne*T<-mXH>6gTeUbtekj_sS7{u(kydF!~jm+tAFJ7t920J07ICmcD57 zFiU0UYo%0^knp?1%nc9-s7HG8rCzn}UH+xP)iJzalU=WICoty5ZG2sTkG8`Qis+qn zvy0ovqG#1=<~Es3`&z>C(hDLd9*bd0Luk=LoUB0DaU9gbjyQnpRO;W>!Bhw{ET8fX zG^FqVjXKMF%_0;Lq6~=Uq=js}U%9yNEGc9?Sc#>&t#s_;JaHLI{9Xb3d%3ddeKnj& zh>dZmieviCBh=UK5hIRAe&JN|$*-Oc8f5;b4@0Qfcx`JqK#uL%8Po+yY76i}K=1+>sfxW#eAS`lBO@_7B;!C)m1_%7r6x2iGWWno}(TtKlP_ zmbSLEw=-c@N8b+|*lDQYEV!pRZ-GG1)o`M5ighy9UD9Fz$H84@dYtL-+9EN)HW|R@ z$Z0|NtxT}HL!|G)ZGIBN@VXscB}`Xnj^bDQHtQNk3$ekJHwL-`R@OdZfu6Np9M_N?S*Rb_ZwVdA!d|-v0b9Can6xnyEB!Qe4aAS0 z*{&Ei2S!n{f@o1YBxR}Kqe6nCus`;&L31=)k7NLnb=!K}APG{?aC$V9^7|?g3fika zX+egX(RsC5oEFpYpj~8P2|Qz{Rs*MD6qIwTyrPh5)@50G`Fxu_J=K^C{WI%d!N-p3 zDs}pJ6|=ZcL_Y=aR*Em$z(k>QWK9-r!oJ|ZB;d7(apnnO-|LE0`hcwFgR9qYeQp?Z zp7!UkG?Sfe2ZGAo282QyS?{4w;#b10t#-{Zp3dHO`#_LQSUOh<%VF6I2&6}UHIJ+A zza1kpZhK(edfAb)IdL>vUkqxVU7XC^@U8et5qTkr}R@J9<+l_Mjuwh-dj^O_) z{JvDi=eh#=s7kbJKl(#<{TEjLZ-Uhmz@OR*5Jfxrq?*F$x>*rKkOJ#%{C!~a=w2sF z_(J$uriY^jJb~w_A6@QqS4oND?s)LU0eE}=dios$PTm;kmqp2aDkhRkVc#I*K==8s zYBPAzG<27$`$*@oLP3_@Zv^)8&WakO32XZuO69^zC!PH1m(yXxR zW7&so4T_ibJbIVmuXat@x9cbO!T9K*TcFKyLc`ciy7LmFbU+7yF@*3?r8n+Xhfg?= z+d%1S>kDwBYg#@@P>~M899pG!l?6mxso_o_8nZ?;RB!0r0OVG8A zz51;h?jw&7*?{+p4bY z%-`%AL{YG5ITOLwfLthz##MCSvPLePNl8S8dnh3tM&j>T9mrrFEVX-W`d4Z^7sX(b zS5npt8&bm!cl5L&eA2L?w9AX;(^{W2Juub{TyXrtZBJE_U0Y?>j&t~h@f{Pq&VKjD z4Y#UXChgcq;tbobh(NcwW>3$XY1Yn=Ou3tmMgTtJhF($cvKpHue3yS^vRhgP3v)yTuank#6H z!oNrse6?1LQh+l3Z30Xo9@hlMMG$%&f8w9-qcC5 zu>=qTVyUWQJC$Vg&joRW6UE9-;b7nblut+YML|TTB+bcfJxp0TgR9gs#&c3Huv*&r zW@bG1j5X`qN1^+1_4+oP_`NdU)&R#)i+~ES91VjMq*JgtD0ZN1Cp`bO+WJueNmvLy zNej#oCGyS~<#q%vcJ6K>`zLffPa)pkqMQIhU5$^i<5|*GgWT#f9b<`+GQJlDAsBkHXv-9-F3NXd03W(BIo9BT{yNl{)fY|foI^B z`^@v{9YtB2Bc-oeXVtrH2Zv2R`i6V~MtcNN{!NikBJkuPrx^IPcwys}I5qCHgRgaI zH&B%wH=Fgag?^lpL&@_lc$m$S*VRhx^z78U3rj#-m4*KSfRvLyHrlq4EHZmIo+jgO zQzssm-E47MX4CgRwR&{-!^Z!*4Zq4T&uuWz8;L#pw=&%=H1RTR@3+`$ziX$f+pg@( z%|7Vq`p)nBUn9}~!;7kZ2r?U>$b=OzrMN zRqd`b&#ZQ0qq=XKa9$VxoGU-)3|NakFU&NGcD9Skp{UY!sOz|mdEqO!)6;fQl%kcb zARe<^t}SOm$Pj@gIRMsXsQo8~Hkoq=}Q6#jxe+suikaXMWDIdX)U~HFtT%*{H*{ zwa)~TW&+cr4zTWPsQ@z1}Eq% z@B)GU*#1lay9{Zyrc~oCu)&18mWfsH?^3IZqy*3o=tEvhYWbk1LoFIzIRSS(Y7F4` zO#f8QvH5Hgc9ld&YVkJ$DA-(}MplAU12k;{np`VKW415^=5`oJMX1t1Cc|Gs8hE1j zPX=@vgc%l>&Amm8U7nlPE29``gDBUy0=JPS*LF}#4Ba%`7i1>ULc(r((BQheV3C?k>$GBl$}||Uh3*Po|GQB z7d?xR4z+vzKOKyp`|Z3P@{{#2cowqOiOdnN5;&xD%ah{Z011&Bk=OLZ{dMf!e{s}Z zk|nA~nM4@s2w_A!J>J*wB#lRvH60MB;VMb*IfBhe86gkJ)`|I+fpQ=39nqIkcEY)N z4}*Qw7+}YPucX8J282j03S7#Xzo_UDMf<@riHG9^J~z9fQyJ`O?zDOG@?4T*@?G=e zrBB9~`=&VkCTr4HiUl$S%Hz1QfKLGNGIFj1q`uC$O)}RyIIs-}#$Q^;2f9^qu;SqU zEW{g*zGw$_)uQ?}IjvHj&|o!`s&H`h1%#oqeuLb@MZPks+D%f45YsYhdDbWM_YOwkJo z9Wcee`0UELr+eXa>J>GAPqmq4v<@25YUIY_(dV$n#cfknedK6=PN|v_=h3VJ32ysJ z{H-iXIzFt)&gz(eKB`HZha2GSamw|2c(72zuT@P_jnJ8weXv0z`+k|KuII>T|CsOE0Ej);Z8V9Du4Cfo*rQSU7@8ad1~%=xr|vWIe!g@J z*c7Tk!OW8Wt z-PBg@*4%nf-;2u;VbTkHiuKdG@~6Ia+i{gP+0qBMN7wz~5d0?ZzV= zCGZr3=yo1hpfIoo#7KhpDC8kC$yG+}=3f`-#IDae2y~lCQ0a~@E9lsbuWM)*{`+zl zH-vg}o!hND&Cz4v?F!Vf-Ubk^9qw`wNim{#0>5sMIR)~AAv0_G>bBKbVzoig?MIA4 zFc`)LC$7>Y;nz&2DJRR2-Oi_%Tiy9rN8#7|&&uI&-a?KRm0MrNtS-*iEV$Wno1Yo( z41zS`4I^3XH)doQFu*QHyfeDL5hn!y7M4epC>O-3FQEoK1erEWG$^PUxlxlwAfd`? ztAR*L%!Vehadr-$pMG~@KMyVv(iBH5%WNybBN*u-1=xcuvk)kCo`Crl(#nZG!qoUX zr5CyHQ8nC(7tSypoK$ZtWrNwL5Ryx#Lw?Zb6pB|TT z^J<&ax@x|*P!_PD)UxfI-s@0ySSkf1L60U#-ms96D#AJ%bG{UYLLzSrLy$kZSq%d9 zFfq*K;JwO;1s_(wUm@Kgdr@=7Ep8|`O^-6{ZqQCP!V4N}280t2llp{5hYDLlGfldkCl%;xZK9rd$QvGd`9nf{cWUF#m4A^KNH{qdeyVeGE$bLBFv8X8SA z*so;lQx&Ru$;sfvXkg|p$5qEi>(f$H3#yhbCiL&WRU9&+;~2hXvyLAb+qva+GDtbK zEd0K9Gt-i*<21_FXV*~G6>-H1z>k0C+|H;y(DlC!Rq=i&Pv7#o zFuk&veVE-mwEP(B#RkUtO9?zT^~dvJNw;&$e`_>f`)<&@9PCT~--No3fmD2bhbmPKjmLSbncjzm z@>%-7?)ceDU1#3DGFyr3&h5)lYz}3~b2aa*mPY80e|g^>N8snlBF@6XL#&asM7C-6 zz8BgvPNPW7H}L^kR1w7aqJUVV=i)_6_iE=(x+>(3_0E)HE>uv7+MbybU1v(yH&eQ) zz^9AVO>(|FXmkV#<95Uy>ll2`L!_>QIBqD2?t@HCM%{MzRhGY|eXHH?KZDDq`(yO~ z?nnUL3E**akN4J5k)l*`r?kJetG5Gali3!{clR(`F9%OTNSA?_$K;`VaYPH=% zPVI_AM~ruBbENJkqY+PnV7NR{V{bz!8pMk3vm*}|UN@gB(g+j!jY$C9Mj4z7L3y){osJhVyvcNpxjMS|Y()2*fs2TBv!lb74vlNTF(S11AkIO8} zPRlUXT3)*`X3$Br6qRPw!M7C4Bdh4z$Z^oh$niaNHs$j03(5O#xw+@p?fri3QTxj5 zTBS)2t9#7m)#l5(z0V${wZ(apNdDi#DTJOri2O|yzK3Wl(uR}|D<3Ox0^|pH*boPs zD4I-NFdK4VOiTla00wmW&3WVK%MtX0m6q#v-&bjRP4AQX-|*~f!{ef@=Z93@&!H%8 zHYC=%p=bfWs{fYn9)LkUByFfq;SW7&cg#tpUyRqWdDe-R>y2_%VidS^T_Ppn@*zzNwb`K z^rKtXDv|oW@Y)A5F5*=U{&k8z82aM_V%NUzH>Vx^m< zn1^Id+5)F{>^LACpt)d^GJ3AAo=1TZ;dKhhY*U)3O^{LqSz121q$<(DS1bYrio{!@ z&S$8hgm_QfkKQiN>Ao~vCCx=)7phkqzq6-%9Xx-LI5L#QrhY9E@KsQHvIqXX}Q<((E^0`NaY*UjblY%TYL zM(3c*tr8-Z6B*KE3PrCimb1AQH4MEV4@8(&Xtyh35b6kI2&X zB13?D`E_OCeV&{0T26oq5O6pEnK`^OCxybRrdQALKc)gYGeu+KfYQ8~{r;og)$WTM zW^>2e9#5g!2I|UvN-s)`5xaJ+2hxq=l?A~q>chu zTN<{g8`Uo&GkQKXc&m!CD`9QXL@O9Aa6eowmFvy!!#ToT?N7|u5R_C7c*y9yPM`-R zCG5jBE*T$1f!eFwnu`CgGQ!^-Vbv}>^On8C`%2u(i4KUcq+l9Izn=C7uLw_}d?&WHp36hr<-aVoN6|1c^b8z0l@>w2?ykMO1(-#yFNa=~75~ zMTv+qqV}5~Ya92Nb5>Sd7YfG(yK!k+HH`YPGRYm5(b|Z`)z(&0?G2U!VHrj#5ed_f z>_!UbP!4t51Q>8S7GcqgRxo(&aI?pu~|~PUqFMr0Y#jKE6JC!j3D68mMgrM`;??@^`0wf5SrZd#9rNSH;&;9P3kI(Kr=|gF_mo+ zmlCl!{VQ>KIueDvx~S-YrXv^upfjmxegfT4-c}p8#vC5;8?^8uB<#VBM00|-tqg1~ zxvAv}nw;jvI)f;nS!Dx@0QwdNoan{pl79Z*DHlf}GcM((+={EQq; zA=9zF#zc8Kda!l2Zu-nz7z={OtD`{JqWmA(e2Y2z7PUQUc0BVMrJmu`vtiCH4=w_~ zx2+PqxoVkG=W^+(cz@>#)ynL#S~A>lhHxr+a;xRNRDEWBcD>;+=g8lKLaQs0(`+zV zMXMdv(9N0OQSMk1L0ikviDPVsWjoeJJ1*C7NkQ#H774yoD@*@E>j@9P!~YG&BM@U$ za}*KVi`ty4w*#4ALv7Z!-^8H+j2X87p|(S$awJNAA_2oiVh%&}Ynj_u5yW|>108Y0 zx$h`r$n#`QTk`483(<>Ep%zEKm7r64LW)zUcS0Y*+bgh0=v)dF6kcts4#0C+n6Iq= zVnZ#!@hL2h*g&;LZdv8%RbuCm$MWn?7%4L>7`e`;noi7V**FZ6K;T-vDKM{CFzcKg zZ=#=$nvPvbh%E$ zqL(+D00J75EYznXcG@Tw6&79#?PhTMoHPL0HuVXire5WOK>(~jY7{9t1NnNpu~`?@ z_K_Y8ob}IWaa3>si@D87Ctg?8dxB|U`_;rrM4ylj{yD;N&?)YO6{H^{I|vdG+#628 z_ZuDYrVMcsC3x25)cA|G?xLTyj@R&DaI_`L9*d(O(Hvg!G((zzAXpAuB#@(56dTu? zNw~g$-ZD^t44Pw?{44~KBsL!=0iSG+AfpRBP-}I-OHwK!cVRA6Fk;9vkTDF|{wPn# zWCswViwP2;cL{^7*!`N|QPvo2zu2Z}we4Wz%0Q1+Lf>UDUQd9Preg zwz_0mQ$Q?2Q-F67kz2oMr)g5r$$J~v0msi8KOylEI(gO}5T2p&SibG@;PgJv%qZRL zq6N&Z<9V9Oqg-{MMKb34fQK_hS_6zL%=VCJ&E+vELU#HxW{zj+dydN5P9L|#ygZ^} z8t3U+iHqy)nffh75(}OZ0aQMRSLBwVpx4E6{mdpO1&=3$cK{Ld*{Verpc?y3q-k~5 zg*4|Z$qZzb554N8NIg9Ce7tkuHe1$87zA-@>{sPShGvaZ#dy^=V`{p-u>llFB~_I4 zsd9wI7XUh0D|QdzuP1FMwl8L@i0VLQ+!aS)4x86Qz?uO`7W7=C>#6M`KXoqP--F$3 z*1%R*mGGw?bILMrJE!4`kxkN^mAOfXwaxXwt`=b<%8eYtMFbqtE5#b=i?N|9+9^z{ z6>o|u8g$66pp(Zgaq3XxG!d=ILkB=u$iO3UNnyM8pk2&smpy>RW^;;O7Pz9B@Jdm` z#u6Df9kq3i@TY3-HPtjmgEG z#r-3DiAy3d&A>=!Vm-AyWv(u;;(ur6_PEV2 zQt0zPargUsJ;X#+`#!<%GtIzgh~(5Uyht{%dZpeM;^`ZUyT8QiBiE6%lQ(f?!p{?h6H@9U5g}vyAD`Z{(X;#EyS$IsKb6H@=X|bg+HrY2=FOH#Yi-y- zSNrd0_DdE70{>S?e}gE(B9hGApD?D)|Fn8%f}P)_lFVH(=lzRu{(Gde)1%Jim-FO& zGLvKX3(xO$Z{lGo)ZI3aWB2R1?Mkg0YqeH)()WJQw6@9a{fE42r{f^7zVUzP+cnR! z*KQ&3QnNX2{yw7j+xa?{?+X^YNd!;5WB#8r3$Wb}tO+C?K@Oao6yo7Dqz&#+IZO0b zo0~4cpdy43aU{d$jUnhiJW8$=dD8(!9YVVDU^Y1O3j~HhhMzmtmXr*V7V5fe!H`>1 zq@UvD21F{`Nn_5+YG@^b#u&6SwEgcG>SVK8|$l};`gIgx^l4&$qnLdl5Re2Sop@r}v~FV_!hZ^V%M*`bJm80c zB@A}Mr&$3}PI%FnR%#NdIId>xd?wPDN8+t(*mbO0{|AsjZ@*nj!5WE~lFUUdUCPk@ z7~ZodY{#~cJ^#a2z=NIkkuUbxqDZgRjf+zeOGhT*YaGEdV;hAJfE}Sco=h0;KzI_N zJaKT!Ck=duce*&P^ynP&sj{pE5O`#fQ59oyPDVcxjX_Kl!uOdaLguAK*wvDWuv3y@3uqxmsvYzQg?4TOu0eYkyjY# z1|-VH^2Ed8otHS}HRwF%YV&qrqGS(0_i;OMvK6bDVJnU2?8H>s7Bvpo>BBc$8Y{TY zRd1kA31Embz3@wSTD<0ry>G{U04XGrC7>zjFNUW8mN-M7!p!4H__*DA^KLu%!bj|> zN84-(a^P|spr0n(HA(_jBy)=~4U`0!5e>x20rRXYfn4WLtOfl8q;P;Jvd}!}Pa#4D zp0JhkG(gh2!nny*EU-)wFqB2@U&)lEe(j~~mj37D8@)UV_=2?n)B}*@M zJJt_>Wr>CCSikkxOB2LgZDFl0wP<`85O*Bq+ma8Y*Dl%HSpD;cN;l3ve%Hf zegB0C`|NEg<_Qyti8Gz&iqg(hWFqbEnZlJDHxilLx@9`kI@1mJ}|aI>IZZie3S=j);qw?BANn&f74xW|Ij8w}&`l6tCC zvM#vkaGPnU$8=MDAcbn^5Bld2B%i*DUu5dz(nh)LkIaL!kOf8OW7yPN}Vk7eIbI_FxbT&t*r%;APg z&0e#!k6lK0f}KE{w5L)sUA|iOtTNL%s+CvE&#dzc(mcD4cj2)>E5%Xy;upVoO=ADN z3t4)}UDAWG#^JTsUUSxLRRPFbRj4w9gM;=@|MXAx@BjV3=j9k*v3~M7;B(-jIUuW> z`QS|fC88sHPT>k>4A(1RTfDNx+L!P=TuB0be(itzxc$4&{og2S>FM52J_mdb_#Alm zb3k$UB)rpeik_nd(&%|az>b7_x>f~vs(FG~3FM0ijv_~F!z~4CU0<{_dwMLpZxZ1% zBFShcb?{D(VE*h>MzmeTtykG<$}#8eDeGh)61|4G5<-H36D#6(AZnyIbWx}NDTk6| zE|RRgog{H4m3YZjsQQrBa85B!LIu3i2$bPkgkvYH2dD}l0LN6t(c=~N=ulPqIQbI? zQlzaA>aKXXxVKQBlL;wr_2b%ir75p+UR_+C+e@A26G6hCL?WLC{3%7p5zZ4&2wEkX zN(LqY4QRntqd@0gWdUbx{@2GZ6CF04PekD!eb=ivL?Vm z9&<#n=&C{VO*gC$XM(o?E)N?h*>SuEr6q7aG$MQg$uXN7CUiZ%8q6G zt!w!S8wihB{i1EQxw+1o!nj?F0Qdy609d0oi94}zWb260o!he_Rz(3qJjC)zfVBxE zsu|}NP4iL!;}l+CMiXfpO^w3CG~gM)C}=|h*J&}1SctR=|G|68zHaU2qahl@UBwt)>H6VE1t*31L>X&Uv_i=mU_(og2WtkmJQ2$NO z+KqQVW+yYP);G4nUVXjG_UxUqn{Q%_;ajj!kB%hZp)8EDQg()RXp@V&cjtpqq8@^cp0sA6dp=py$98xB@`xQ6!*p?z}mhK*_!xuBl7p*SxNZ8aQ;R zT2EEFsXA3gA6RmQlV%h&R)~>wS~2OBv@dA+du9OI;VNU`EcHBDw~DzvLURRIeUS+B zEq2Q4I(ls7jg6KJ_E}qFF9D(+ck44yYGWNShuO=E$eu$iFlK~nPy4)*_I>T~ip48g zf+W&@x|ST!fUv2oSsb?QtFrd!UN%g(8C50(w3QLC2SH(FY4Ow^l&GU=`{*s0{0Rl8 zyl$78QkOGno@#NglnAivcoW?#Wwb&`lA(ynfGG2{d{R{rV7w|)dwwj zwWj1OIuN*o2*}M|EAlW~~_@uSAM0=|p8AZh>)`1Z(4);iG18iGG&# zP{7tzUc1`jcki^s-P@T%i}ArKz)Let87njCE$DQ6ZG|7R=d+6Y$>)I20iOd`iv!yG z^}>DEU3b~<{_gKOw{cgi?b+>!2GMf0lQf7F_vd;`OP4M+#l!iVzxf--mxX{h5~Mu! z)Km84lTX^+ci-(EsIRwv`Skc4xSl!CwYtqd_}N?Lkoe+b`|R8Q<1tg*o7qV&)_(Ip zd;(#k_spC?tEqEEiyhy8dUiJd*yn)H0iOf!S`LhjjiI?O#ZJ8j>m3~n4W6k4-c+Bh zBzLKvbH|GBf$2mbzrvn>c)(uXTWd9Wg!YqVn?MtMa;lM6X+00lyob96+#m0p-qVA~ znk1~0)r$jEM1y-1N6^TzWD$}`xVW`QQe+3?RY4u9<}KdSy^QDn>%4ckvPcS$qA0Xsh|3mrH$y2Y(nk3 zD>_yMm6Go89Dm{fNpYmy*)&1SM;mN;tO0lLCoPWbJ(!C*S734>rsP~MDegrO4=q?= zNC20|44_m_(Fgb&nX+75Zr^anHPC4X_I23)J$xT&xAk?c*1affhtJ@4El)n;u%vOv zmMCFum5VS3PTKo_d9NKivdUiGwT@@qh;3h+x31K2ixZzG3Sbb+rid+rr53{Csc6>n zSP8_i{BbVBoG_)*LGeIC0B>Y@6e4zwEJunFV&Z@v6#%I+SbaV5*fRT!T&zLPLto`C-^KdCg&I5!28RGL_S=%yQENncza*KlE$d#fGgt-< zoJ?EG)G~{XOfsL_!7o-|NfU;LgT#YD^&KD)`MI-B3PE?QNS~PN3EaxnWRlJzNAB|y zS=^U7Knx2kEV)8hTKbR$P9V%@zA&Bv`l!AO z%L(8{P?k`m)?!aQvL4HsI$K%SYc08BR$tt04Y<#1$gQzPtk#10KKj*bV_B?*%6Oe9 zthLvltFy^Z?6Uf%z0@^I|EI9h;#mjqFULgDs*;PgaAL^T-`s08-|fI!qaEubtvPQN zRz~Kkerat8Bb9ZG_zo*v(vp$fwXy?L&Yu0HJdS_5q+|N%wjzF3d*uKgez@;Sel3@U z)PHu17k5S$TOsz603YprdioT=G))`7wI4e7Zgkp7B>54doaVUp3ulHTAe8wvG>9eO zaEqNe9kf?oAF5)y}y(MA$`o^qxoPp5{t=#prOm&yh1W7X&9(oPaOkv(}%R{+yNyP*dZ32&uozB_U9#7keVJ5PhN0p_imC9<;%_T`toXtyc zpN3hV&N*7x;e$-F*s>)y*@9(BAFj>V7%U#pmNjxuR ztUSKk%5{eTac=fZ<5-yDi)&Mv7m)O@Rm`5or1E8MJ_2wwZf?nQs0B{~RSHBqfV2U! zbOt`urNY+Hz+wf0Pb2@TZi*_Y8{R}ZV6XRNY&CA{no?YKbgQz9NyNUv(q-?lyp79g zsp>c@dFQHEyz%ui>6|_q(sL#*cz#O3%9hZ-CHUOMjgso9)~9ksohV{C)xFMQU;25A zZQp9K2CSnnbDgeyUKvNnyhdeOSrx=Nc4)`dJQbh$zLII0p4lC{k`4NGzh^m61qH+a z-PpCC=;M-}gm@ru$vt%loL*p39TM`ZycUp-RmVb;%TF2iG)8%CS}IPxMXrffC4Ey)@Jg`Kw2oGSbuJ_mdb_#AlGazL(!706o8{nEa!Aui>_#Dt4`DFqol zOQ%vPr=49_SLfXBAGT~|J#L>CTWvmJsi~MvMC+`7FRqaBy1|DM37zJsth5Cm&d&dc=@FWt3dSvKIAej3(!Nv5q_yQ1lH7hcCB2zh$JC(5y5&9 z>j=fGDI%*V@F{an77C>pLR4ZE7sDAWM{pgMC%8NHm!P?TucI;w((0b`=HcFvc=tf= z73ikFP)hX^p+`P?vr3lejFq_)E2M)3GT5@P;40k zfh#`bXXSh+aypPKC);#G+!xBCM-gbI6-4I1)IdmW-K)Uu!Ijdyw!w}aiws3mS7Ey z#j$XS0p!qEfjKzn6^eq)oJ zI&q^l)%OFmdEq3Oxrj%nnBQ1q5SJ;>e9bdA^28qs2IKb9qb+vZ@>Z*Liwi=oQ4${n zW$Q;)^ck(m3GuUZ8B2WENj2j0_ zLl}o{Pm>$Qaw*S#$6Qe86ZSqKS&m-*mdb<unTR)7 zu5;K%SgQ^3ppBgww}zG)D`5I1+Z%6J^{gt#$H%RysmaA_)xK4AIj>#WPuBqlbPHY5 z6tnwoO4{E&S-?=SYCJWUIBlR~*hN0{8UdlFChZeg;&jw8aTru@TFuRW@xR!pHR<>i zn4qs6o3MX*wqPem1m1X4vs$OO*km14w9dwm?d*=S7(G(7)ZBG8^$-E)Ls(OkP7b(5 z=mhC*36NKda&*+PKYq+2+c#TeMVDJBTu}|xrWW*_@9DAh_aCunnvE~)X{t;YggpJZ^G2REtoJ}ZqrVZlTfU;_DA*%wC{ zqszlbacmcsC(pB4=|N;ZFL^u&)mu5a7NvxCk36VI;9s<>F=(xX#W_AAnmpP>fx^w{ zF7on`GBK3$cGL2xbFDYs=Y<|H2K$cW?9DzNzPK4_NF004QT}}A&yjWdlrtmLFUBBT zo3h9a8?5*m+6K;(OwX$gXSu`7i&{ zxqQ$?(X1Cuy@()6}T|0K{nAV`Y+Wi$BRhMD6-+sH(;JMl~T(9jV z5()eAm%nWL_wPps1kJ|4TDD+ba0Flz68Q%J&jiWwPRui*0)59m3_l*gsep@eB>3V2!P92vd6;c+<8d zX`LO5Y3GndS{iL4i=e+HiDo(g4)Ka}(WI@ry$e_LF~F=zM+^<^=phYv?J?vL3G2rVTe2o$O>Ip84!8%K%2-Q# z3!)(Sj9f?B@Y1kvZE3Y)GJ&EkZFuYfRLa?!+p?CtZ4is6e%pN%1?|1aBL+8;pWx-G zoJCttTTPpkdI53(onrBbS=9^3G zzy7zVZM|i+-TD50+py^|tFPNfjGK%?;aD^a5C%|E!c3wdWj;htl2NN`LCFHKoGBuB z&ep*ll#_P&6k^f6>P%oQY?MAN47A;xFO$$EkT z0ch|Z#R&46Dfl{v>>OX4l|Kx}@GyxuA5#ua?vq=lpW&wOWpeV^YlCV7x ztGCS13hU_JVvE+FwnfQy8}F^LwuV+fs3z7A01++uGwcd}sq>!TY_e&7j~~ zC5cM~WJ%WRfw)r7_W;MNb8&lq+K_?*YywJAQe6-*rpYx^!UM|kD1s^mme!`0mZzZY zmhBboc7Zk(^(xPv;pEgpZnOwolD!}EmCXseGxkBG=HwIY%Ar}|CB~=3yd|E};e91L z{W|L%<)bmWJcQNQ_Uy3T_4!5CLR-njin*1w<`9w+JY5x$otIGD*L%D6d0F8|UNSrR z0M2Y~T+?Grv>5BHs}uI2;R$>26;ORnc%tpd4wBf4y5lH;?eXD;ZE(wu-&*k z0Rl}vZcIWpm9(h%?_=XqrpyYziubD+dcFclwM?eCt6Ay#m<6CRt4?ubRrz2Ir<1*bXp&z{d5|HNXQ& zVlA=Ry19QIBDYFZTcw;s zphYhrt*oW0^s5M4p0dT4U=V2bOZ28jo>fzg~jx~FKT@m!%(R6Em5wcy+Mc5TfnAA8?+ z8-L(23lU4ezLeEr*&{OvDulS6yRjn=FR&N}ouS}k8h8)@VpzHQ~N z-ESk`;->xO&syy#@3A1-NkaL(G@q)oD)mqJ9Jp>dpqu*2l`GFrUk5KMmzvlgt!v4p zmNsj`!bG2WNzjsBLf?(a-LKep^@6RBfV4Gh)|jk2?!No(X^oj{-FJazqSa4xIUq}# zd+)v1zWwcQy9*bx!cis(NFI3L0o%EAr)}K0ac+hFFP{TG2hPiZWNk&!ppqkxAmpu* ztZwwV)=8E>P3?6SPeyI%^q5U3aO5SXWNqA9I_hm=WXgunzPubs8l3gbH8yy9lzK0X zwn!}O=#s!nw2f2Gg~sP{(0;x;t~YwlN2h<@=fIWZfS%nhCV8*%JdYxT9~zqEEtQfi&O;;DFo> z1#q8rV*dbMMIzR`7>^z)VwWIHPNSfkY(PFjPKmQ7#wKhyJ7j}nBj~nG5lkMTECD@4 z^XY*;ELw(WI&C?G@sk;>I3`D}xuHm&sEzcGT5N(nb`tSzEfyotIW`EWkWt^O&(~5& zh2-R<)r9sE%Wc2yyeVx1ub;N#&+V{1uWYgXC);eY_7z*)&Hf*p!1^O+HOa+TR*l%P zpS4+LbQ}GjvhK}?ZSB@?+oH~ccI&ogEN-GUQQmKhQ!f$cW*xNN47&jqLRj9&O&NfJ ztV2SKcL0UqAQnpDJTA*hW9ae$Hf=s*<;jp8{8`E#f3O>H?>4*rW6N#H>c{NHRVnL8 zV);@&Zh?+o%g5m%F4>%@9U7(NJT;PpwzYQb;H~!3n+Y46BFe`IpkQyx7I!q-s+-5H zxf{`ZpWKd3@j>PWumX4BFY{Q|FvP+MmXXO}?IWH`I9~w3lGCsVK#K(R1-WI53;=`? z7luhy&NTs0p+ubpc*HDeEFG~Q{%|LjLR+nE)pORolzC2D^$`F$OIc5F)N+Z}EuU$z z(c>9QCHiei-AP-!qTeQne?7tcNdjo4h>4vWAG4E3`>ckTQ02x1W4Fkje5l!;eRzv? zwG3EmB5Z?4Zm@~Spw+Cw?OgqUg$G(KI)&9lEN|a?DriTB&e)9~@3GxpXEoYAm|BsS@g-B9L8f_7Hz&*-cXPe>?wNZ#+s_cT>t;s zdk-+V&hx(aoj$X@VG9<$5sd^05`;*Cos=k26iG=I)g{}q<-~IC6FaeT^W1C4jvU8H zbRWx3EZa$BNtPw6L=q)YogyXn0w!mV0-|2Ji@Bf{h-Pz?X0Fs~xkn;hvbLO0{ zzF#@#y#Me0zw#Xx3MBv&0q6#x*{hh(nJ^!%bv(0)LJ<%;7^nq|BwzFiJv}`(ZysZf zwWsv`eM-}PK3iVS>zpN^fnORbnE-FyP-VT`EFM3A`Rim4X+-GuNhfpYrUnz>Xiwh$ z;o*!uvmj?Ttc}{LR-AWiP22p1O)e7mk95fcP zsd4N3{5Q?}=1-xn#SFEx%hLbt?=AQA4y*jF_gegt6`1ebM0J)t0Yscd1St>9v3OPY+n#ylT7o-B;Mv zZ(GMs@pv&yK%rqfvb)p1`}s$#w{vLn{A>r6fJwL0zAJ9L!~sAvPuYPN zJ0>qJS<_}8{Qb91{vJk2{MVoQ=H%})9jv=*sonEi*SjbJ=DzTse_)+Q`zDjTlKM<0 zE+3R7P?i91(>%X~P<%r{Rau8s1y(2)M8OSZPu3elL0wNA&hfrodR=2*A*bIWPYD0zuH=)XosM{Hzt3=13DiDd`=yg57rMZ&2w1%1mR#Cgh)@|KqRrB{+b`(H;>`KcHqvuK1VxfWt zFAIen^lBM)>}L`usKY2UWc668uxT}Lnvnnq187pnpj}Cf10+0a;mTIK?XCe^(z4bL z9K6R44-{3sd=_4zS%19|6IK+We}6uY1}9z7(Wfo1>~Ewo)a~8;Q0nSabzw2 zZsIn7b-yiHbpIqAJNFa6YKx6$ z4%y1fciN)GK{i!KEIJy*kIu05rNUTHCGAv)^o4^qJ_M+Sk1Od={opicZqB)R=Z-WC z`6XTD#F*5v|IZ(zlW`S|Q_|N>o^vt%-+nRvMWqiikEBNnsXFB8^sX!bSrmUA1HG23 zRG?@&q79v^`YQJ|}K`qSqMepOuwZcLou+J$wd4xWJksrKk28X)L>i!0CszzH04Zr+r|E zwW5l3X4LAVJMfkCywzZ7R+(*MuGYJ2vU>C|LQoc>^3%Jh^a`@TDFtu14D3@57n}s@ z*)i~*Eugxfx7&_@rn4)+2S;WMSa)M&_W=;)wnLu1cp_~pn=`g?Nyt{sk6KG@(BkY) z@Pob?67FYl*!$CXJmuNR{+#VRIc7VLd3J>7=oEvJY31ghdk`p_LcasU>#Gt=ACQYz*qvgh+{Q*G_GwECmuDNfb2?UabPVV&IQSK=VH{K1b-o{xb zXHlF~N+QrtzSto!Y}tWdm;wBR(|ac3(H)cNCK;ds7-T@cBn-LWxdmo33>j$05_p<)F!0yG8$d3bi9D{DX4 zma?54VQzdZ7}JmzSM)jkQSMVEoFxf$39&o9^4+)F*fTpVG{`O&J@u6aJq_jX`SZWN zWQD;YtNhSC7HMS%1M*eOV(em>zDYOFa)*!F=oh|efuB5z2_n05aQ0U~E)j0F*@qst zk$w9u`+;{`#T_@9VJ_=~XQc&~kINFcI3yqr?9YAfb9Ukc59`be`53w9o_kF6SW(UQ z@BfgsY`|{}FE0iKfxZ1UI2q3YP&j_V?B@^j;K@3z$;Mm+kuck^o+k=Dl%FL$`h?lu zy;F;|=J#E9SP%7-v-lw>GZj>4Sw7r%-+hj|`z*Ph*UMUSFS+Cr=f6aX__>0v=_6|k zeams6KpB0itE-)5jeOdOlUCn#P|cl9@jq8t<@2wv1e%(fOd!r@KJ%GLn!mHvNIRmo zZQEuKKKP*BamO8Ji(bB7mOxnoNZ{0w9+MKk7%sbJg#!<^J-n}Y>YTn$9`3d+x2>Iw z`?mLOIVS)|AjtYH%O=wu-HW1SBD5}QM9Jpg=aQpo+pu+oee6?rSkx(`in07}SB zod~bAKE?Fq@3I8S67VIUUERs_Ni>Sj*mc)0x7H=H2I;rT$M^X=$~Hg=F} z?(1QHdJy3i8_cD%M2~_W2vG&;ZC~Jw)AzUw=q(~pn4uHmrw3)3v>U$KLHZHt9H!@c z?!VYnnqw2OcIs1pR8(%G%2Vsz2+CvmD~SS6NLPbiWddjlLJKEtK`1*0@DQ{C>X3I7 zTxhl6`4@Flq`<~vtT?LKIxh>8Q~*jZSv&x^R2CX6kxSSRigq*>=#>N@WwC0BV#k!V z1Rxl-qWlctOx9B5A@>Gx0J1(zUq;!8Em?%|-4Y03MH0gj1nN2|-ebr*ksq-*lyHgg zQQNR$yTt&7j-pRnys}`a-X8p+?65_VsCBmkj?{0lvEzf*IEF<=CT?RWyQ^e|5Q+nM z_#0j$(KG-DRwT4LhhG`_6V3+W^qUmG_=CpMr690GK7j!4@_+~h`Z7>BY4ciQ7K!h* z=BvAH2n&^(&S6`0sGfUtwe=ocW`{@8cC>qk#R~Imabv4x8ar(M@}S+urtw4jwpqAt zfvvxJn2imOv3Yo(b?>UP+<21}>M1Ks+u8IiUql)ed1$}9kgP`NSHPCMENmE~8cG^l zLF5_;VO52a+oOLlNFvBuqXv2Au?FfzABI00EOHh>NmskNkAB^SMbr*kf5k&Kcyzsu zWTLiU0sZe~kpBr=d&zc#gw5Ipp@bV~xA874rRetrmO8jD0Ssd7vw?aX%a{P2R#DYx z3+AI$TJ@aW__iT?WZMfhGJ9q@bi^6FnWp&B>U`{t5!*E1La^up511GJlK;?sN^pmu{P z{3j7Dl0iqom`(GJ?J+jBIiCaiDPvt2Bpk&VO)ZO15WTdAKbbH(4WL^$$I0q72^m=| z(k4X0AQ1$rHHN@iA_=9?QwBh5(liDP6%d(~Q8G~D7|S8Xl_xp!kJZO6UDIi+ThZ4* zXWz|isIMBcD>l{H;J^#kHlK|*9#ofF*BF;l(K>%qtO>Hbl#jF7HiMP{9CgSA7IgD# zsg2nCu9JD;h&_D-C6drLr@+?0)@Y&9x-k;m&63|47Nr+KXLp?{SY>S7T5HG$|0xYn zYt^yVQ~?BOl4Kc-qgXJGfHwDzfUXbmJ<6^I(0O-XAjc^2m@Y1FSIER4S1iDhZr&Rf z2JGG~nA=zB2H{t!G;Zl}5Gt%ntY6aGcUbPnkD>?Eeu{}^C?Xllg2EePk^bo~Ew=+_ zYd3DO_)Yi?ShmE1HSh>>Q)Gp(jC|(oJ80=&Y_q~IpSD0(7Yi{KB;=tQyE>93bBRgB z;zYY6S6+(Z{zj*S6QENpyIAW`Y=MRAZ?*jRA$-d1As@!tfqqY zgCysiAI{pdM?C9E@<7I-sI;=aae!A*fRiabb~Ljt0w)GZ(I7=7cF-CR*P@B!omwMH>_l_lTw()GlL(f z%z2el;5CV zbtTH>U2qb(`R1E(@cO7d^2j5uZpHi3*(&;#uYAQeZrsRp;aOqgUUs%L_dA^N_@wqKOuyV{oi*w0ON;We!_+a*tL2N;jtg?usc3{jiWSE^u?F7It!IUJ5gGm zA>45H<6~}riWd9S-+aja^51;jj_&C!jsBA3-}>WsP6KZSdPdj*9kQxg zA5>8S0W-hzr}x<3|A+6|i;o|imWP0>-}ryt;q&`XyE6NaTd?#ww4=jbc;%K4qi$MwuNBt>)3a$DVz*(+-@>TMdrVE5`b493W$0qDXszP1K*~cS=1B%K>cRj3 zKmbWZK~%vn<$9KOH~|IpDPJ|%P&R(AO!{)l=T7~B%vI?bAd_(2*A&KR2Vw32yF_Y^d~VO743lXEhP&n zEHgrB6t|pDQNL7R5U{BiaOkwNP+>c&RREGDuoenpq2dM5IibAw0x0oCM@D(l6?$0V z$XdwtA4>TEbM zk|=+GaF8jSVo-_s{%`~b(vJ)o`9PM;krr|TBtVfJ15ERRd;p+A0A+;`?hMq~UZus8 zQNS8}Afdm?s*lm4hf{SH#a~TuEXwd~#p-Glz-t&kC0O&wdWt^GK%JJt$xjYHJb|Eq z6^&OeMX8$<=KQM+${*1&YxRyrJ^!dl`xtux<(<-~mSk-hkms-s;#ezs!=+BaHLKj3fHQLuP<0c>#Ey z?)}J-{tl^a)WK7G9KcF>jC(;40pf<4PnxMkmkW#>fI4Wq0*o!uENaZq57GD< zI+8UK@%W#oj}CQ=+R!P$NBXo&Kw&Csrw)(XTkpA@yZ}9=hh@DAYRsq~0kYC;a+R(^ zzFDD#@^pboW+_;08m}StLb~*AMsU zxNa!OP5C7dwJR|h}eslR@m{J&FYb>ydAZv(7BV5$IX9cm zEk{{}=%%jVtoQ&*obs5piYI91h#oTduxdL8Yv-D`)&iGaj|UuUy_4PgxdtBITzb9n zDZRVL=#Y&8%)8P$`wl?QHRJOePZmJsP?kWc1T?2U`q7Wtu3fv}jpqf=-4{z^y!2S6 z?I%y3G=VtUDOC<-36v#pW(jm0>aj<@|ALhQDFQOCf9FPf3shi_1I#@5jc3p58zwcD zF@ZP&7K%Y2!kGY^+Qv%Tc-_ikbd&YXi34mpm?e~2-JCesWsiLCMLT`G&(VzC{=qHN zXy7itewDQVPIMjT*`Orc{qgHx0^a-_OO{7}@S=5}=(n1ND!ZKeh*HcsN+zwo@B8E} z_Fq2vWv8$x$!^+V(fVcY_G9*s|Mf>U*o)GRFt5GNK8n@QQfST;w2s~Vn_F$ilZSXm zDL!GFz2jroPL`>7$M<(3&lhdav&U?xZ`4GSCJUodE2jA5vJC!vsKpv z{3!sE1W<+s1XS>W@CdyN3jgScQwIeBVj@@-gaL6PS@a9}1t^r!6%jKm1-474cLl)@ zY%G=DL|1wD695#z(m-dl30D3oLCsi1?;VLg&XFNC7oVt)O1yE!uqE7eg?xgfoCOY-%ld01p5} zg;X`JIA9&fjRGhf#S>3I8@pk436DU|kcHL`U8FRtVv*DGyy7 z{S(R&FT=O`jUI^uT%>tNjSw&A`WHdzAk{So0R6Bll1|9Gj%2c5{YXH=PB2Dl7%1>q^jFB9`m;gKZHSqvC;Q69F z>Y1x2FW49WfIQk3&MZI%3Cf1eAxAlU!l@R@kbDM7gYFIyhBAOcX{@$#FQCH`kXO$p zmuBL#X_@v}mfrw|AuMgwhnOTuy~{Xi;tzlfWkj*?62NHmZ-Dp#$(OW&Le$Aa<1xm# zN?{!oq~G(BJz!J-&?$s}pYUR{J1iR;%|`@CI%!g+Y?R&u-6Y@? zLgY8+QNb*MMQL3VYY_lkud`;t*U`d+jV4c89XSPq^chrv?D{7Snoq`({61-eYb9<- z^qx60NJCQ&7oY^B=w_9{|4G>1yS2)i;V}K-^I5DfSd7tB`vcm);ku{{rm5f`OZT87 zfhR&x9Z=zN<*ddT$NEf#;;-WO)D_*#at^r-*cHp5c)L1gZ8fTeN}nx$XlQYYCqGx#+jXZwG(LPPArj9$+>aIEvG+BPVEsZkl{tbo~)t?8o=p z=GVhPEzSlFw0jADZ$5$V6a20yy21utJ}W?b7AWZ9YetGmg$`4d zSy|v_V){tJ%7cHZg#&F|b^JOxUq32V)unB+%aa2vPvA}Sy8*Kn>FS(8^^0RkbmtY7 zfG}hB+(}u^_yEQ9M1J|QP+_wHmQ`R~e4K(;bqCpXH4@TIAlu1MdOUgZd>r_L+2tgF zMZxiBw!#DcuYS`;{`fN%KHR}W70c1Yb;WV@VQgr4Xrb~3M=d`zO1u4wYnKa) zq~to0zSx#LiS-bcXSaV4;HL7EA2VwMaC7}yjK$A#C`;g6B>*3-9r+!zuJ1GL*;({z zgNEU}8_ibzGXotU=NyCPv_h$4`rQ}5|>G8Q`T#i+iz-upo<;$1b-FM$@U--fo+*myq5Jy1dLk~SPY0Y&mXd za~S|bV{47|o#sA0OW1nn2Hv5jp6g2igju4yQ_nrJ-_e?7MJqZHo`3X!{n6)t-R8}g zvQN+T0SD-m0ys-nw@w2;B9 zL&YG#=Cl9y>y{dy0-+D$^XAxId^WHHFyefx+9XJ%bfbewd*;DCcFo%_EoS5V@qGEe z{dn?s>4D0;s)X{cw{sA%=%|ZwKI&6iR{8k#mw>>V_uv2i*S{jKLk+%q_g8J-clW&x zB~KM8CW4wfC-J0Ik?q>+cBD~mrC5EbZ?*(?m#Rt{>kbgYLw zurk1UBO2*JXVi-i8vqUI*s#zDKxxX_9%`xpc?kMJGmnk~T?P3TLRbND zEsv5rBflvCG9JH$0Ohg5$w%<}f`yb^6-alNixL;TpDYhTxilNOhdGb+2=|;EPDn&i zCWUzc`ZSL=b2FmuSmhK@{s6d`=-X(U^iY9tKRPtP4JfpvCn}(5^Qe!kL$sw@tUq3K zkaGg305;GWL0rc*?hAlIl2J%t4GRB&z#*U=PY&Aw#i$|0kXLw+IMhqGB-*1^gt(5! z5XzyBv@eVGP!@UQMa6{`is9?VlYUA=5nW>_1U(w{$Y82e02pwVI6;oF;8AX6L?0Q*RdP7uFIDAL0@`Xe%g|0nvAa&rJ4Ijk%Svfx3M_y%C#Bfh4h z!>)f&baD@6Lm0AB(7GFkLrrNk+Fa#-|rCp8J2uG54fd``Ht>R z;3oBxxt+=mQdTg+h7{xvvO^!DM?ls=#*QazFIh*?0lCNsWw0?nc95yIf_4s(|4H&- zQ#yIS5rgEEWj+XG@pwMUY8=Rvj(*Jv%oTOL{BALRLaaBP9rV>H{39_Yy6CegX*215 zC>{mUG4rG+WjgnGv;Ti^i1Ks&!&BqM1`=N+(W9BRIGLnZu@ zY5T#mBRI2%*Al)fp>*m7O2OmBDl*w)#t^yIO?F zv+hOm5qJ~s)s8+6DZQiFoX~Tc< zIg1=VMn~%gJ1V^cTdi)`^tFu5d1@(pBOny%*M(2GXOPrrMEux#RwCYd&wndgL zAtmjXT&AT_j^$96z&S{Ohd4_DKI80i#=tv=#B)R$J3)So)0Yv7{#cYmH+NYN_;a6u zEz6vE%+C$SqiDr6>|OBZynkH$JFO+6Ji||wzYvp%IazAKBlXVAsWYwSQuM^w8RTXy z>9zKdryfW|nO0H3&LM*88>5`!e0L|yf65ZL03>klz4zKvPd#P3ckgz!IolZ3by;-j zbGEp}=II_>4rK|vStXE7=j`wP_zX<4_N3Bbv~NbrsS@$+fmO)+sUn+N=QY7)TFd099W0i2?>Pcgo%jb>Yu)b20* z`45WGUh@6mH=hM)T0hxN_1XRZ>k%6nL@75TyydOyES})mWFm-yt+))Hulf}8E`OIL z@Mf2QHoT@s4qNNIhwR#G>a2cuJ3czbZPS`Q8z|J-=f0M*kpt*U{1@yun7H(OC5st! z3M?|xD@CzB2&ETWHdPBn7k*kI?dHW%mg{{9YOP?T5?v9SYq31Z#pgSV5i2Z1Dc@j8 z0EST%)dj2^(xJsrxvj#1dESO1Z8nZFJsoc1ji=sX=>Y(lMmEsa!X(Z0EL)L9$qf5X3<|gyv|tRVJnxzX0XTs*yyCSZ zJ9K5dE*4Nq=b~5@RiJ-~0p>*Fd}GlQ1JnpC;yRnKrJqjV>pBL=fDSQ*aywZ$2;c>? zP8^!L*h1^q5t_{*yO(D&fY6>{@h6tYZ1_!KWQ`DBvPudthsF<1#5G)}7U=H8~y-S`sMCV#` z#Iq~bcy?JkvIbA>V;qM^`)tL$e(Ozs+v)>sfj4i~%xxbehLtY5k~VGA20_UPVGdt_I}P7SkLfF2BSXA*oN{an#D=asfew>*Ij zGKZNaJv8~NLRGJ9b+ z17FBL?IE5@c7Tp5KyV6w3iNX*wzQbvR2&@zFzqZ*ztE|Kh_IT{Pd9k5ZPlVS4iNud)QrK?0?7>Kvk< zHOkA&PvFg`KmF-R>l-Ov1dQms3!nJ-^b)l$@B*R0EU-`WDXPL$@(MmYp8H`Hzy96t z7k~MaUOSex?i23dqsIw>J_<^IHJ?ef%pGqtd;42;X(|BLwD6YrSAX?auFkrkI*U$C z=E3DqmcWH1f$HjN`^ZN=Vt?`{e}XHhbF;ELSK#JCYG=7FWeL2V5)cR?pyiPVUbK5Z ze!Z=K%d$xzpja;fGP3XxFz~g%esB_iC|=jMK!hTIqu;Vz`95GssWpkti{`ARe(HYn zB!G&5jx&V^zVx_dpx>P>%%lpdZ-%aE{T8`0Y$U5_4>OvPG&1$=n3Rs4Ckvp#r(?OWeL35B~ai+ zH&9b+r}`G#!;fTOD<8uja?YNAEMbGt{u~{ELdnrAzY!(n>x%TMFKdDjmNz!qY<-7A z)_c0n4)2|3$A{`H-M`uv_1OUCo610b;3?!{c_;&66-s(%z`i0*=SA9n%5?* zD|Xo8JqxVw#3t+8v(!$H&9`Hx`fN!})_R7P*{R?tj^%SuP_^35qct|rvysixP1aPi z)%r%~S*9{+O}vZsWg6^Yb(0+#YPOLh?N&W>iFNkX+R33d>m9DO^zqYnY#*B<#@3;r zUucE#0XuMfl~u1=Y|-|k;4lq#`q_2Rf(31G2+A@5n$x*KK#eLJ4FX8@QLn*emK&+H z-Q!6cISp7b)@+O7__oOo0tl?KJw1%8UHHH$R9fx8DN8h=XvT6TJje#)iW=)bh;Qw^ zt8A=0VaN8jTI2GQHc|zo)id8xNzUWZ3)>Bomk-m28I<(ft$C_+pyxBUEP@G{El^tlb-th)r zSL4<(5VPSYVA+R4Z*U*|Ik?b90#{jbkbAzj&`xx%wE7;w4U28}$p+iMx7rfPA?s_c zu*&Wx8|dh@-MiLU%~-&CD;L=5ZI{{piv&pJCX+-!pfnl0P0%1)ggv++fzE!;K=3(*EUvOQzR0iKTbFS9+2 ziA*kIt+_5+(UfC+#_>sm-{+wK{f`w6%KR5j#Oc$eR=+ZAwT#zO+k$qo3;!x3mA37L zMK+WI+#1CPdSj6B1-&zLZav#JSzUUC)z3@Xk(2XnsH4GRZHLfB4qLu+nRRz=gcNAd z`s?Z~kqg=2UI3@iLTee$+TrJ8Y~F|Vi}nnppi^VR`Jr9)mWFz96hAj!w%wk4_HxU1 z0%X-+YDXCJT`&aItm;88=<6Kbc&iK6)~qL2_gCAI<2f4u#0!H?%0eo~CxZ2jtjTid zJ>Z^$iY{o6?5?n9(bZzqW`h8vz3T>~)P^2~^+^^yjsrCo8Sh`wKQ7d&YP^_y*TD7OJ}m zqa8Rx{p4q>($sY+Vv%2SO~`)j+G=Z`H*P=Mm9x`>?1JE$Kor%YM0_Q6RdH&af)6U? z;0~>0r@`Gn*f*YJM~RD3(iRuL*yfj>*Qj$=*yQbGr}#tztD;V4X(E-8bx`8c zODyu|zi&fd{*Gnt|B;1Ru!8J9kW)VGpm9MJcg4Fu{<&HHf*Aqc&{u73miXYit@7^M zELhKO0&adUg{Ef7pnR$f-8L3QQKQ{J@E!YO@=OWN;TjL=vf?|}AZ2k)&2(i^ zF|8ENU-;6Oa1(}=5S1$coV2&M+xy=4KC1#O@$es(|Hpr{{Ftx!$*^|jE`5_|eW#t@o8{}< z-FeY*3G|V#nbJ_|e?=PzWI=PbAgZ*v!sw88OHPFtbu0!wsyDSw-S0#LcP6k!=>%vU zc;Un(fFtm#35vE-TDD^T`aZbxWa-aYk2{a_O#(O-)p3hgMoqqh6rTRsZbw&FOt^OQ zQqxENes(-@*mgd37)9XO!5jf-MF2;6U3b?8Qy-OrW2>)NJXsIL+5U@tHa0RH96w+6 zQU2vnmcW}^0&KmTpFMO3k&>XoSzq& z^C9tg`xIX?vfqwK0_0LHv>Qk5^b#!w8lySb|iK z+KK&5mhNC98+!g_s|PJGbP50nkR^1$s-j@d|Jo*mt_)RJ9G@mqt^9e^pbXTaJ9mRaN49nQZ^=Z-6E=va-V@W0YDf5^H6 zr?Fybwb5)duW^lb3ZFW?BXK)y6?SMxi&X`eTXHcn=WiSH2uSC0C8HaI~BC9-7B$1TL5TLXJh@8(bj0YUTm}~ z0H>BJ?y*nBY%~QZk~oOpsD#xG6>Q(hpdHy?gO04r2Cc3pv-jFT6X1k?RM=Y?v z&H2`e;iKo|<7^bKWP?cT82)WeTADevzjFh9vcNiVeUUz%0>o*ss{J{uy?zhOcDt>x zd$k?i)@Je1xD5r_WPxuK`AuoZnrXBN5DW^u!Cn~Fv3^NqMy6J-i+qfz8y=+ody2)^{>(i#M+o zIh&;!r+kHf?&@BPCKuSrry8wdUc{O*opx$B0A1u#>jJ15zzS$tWq3M^tyMWePif@c4t-7LME7);x<%*cC zSrD-rfEzY}u`r;ZCz%5#UfIl?kS>Z!c0`0#$Hfb*;dei5=^L)JvHO2+*~hnAsF#Ki zWR>ISdt4)?YVYbU5J`2$%EBWbuc^u6*KM}yyKl9~`b$^`<=%|s#df+J&-TY}lwb&F z^}&tL>aMm>#d47QCoR+eBdptYU>YZGO4Uan)lm`@bfJ{0oez_Ul1$Us!nrV&`8j)h-rb;xabqL zqOVmi~G$&w=>uQzSmZJ=n zg#@OhDE;AsVNT)}X=bO%CqHV*8@Jf-x1g+eRAT|&P{v9yjH#*ebrta2uY8KuIVy#% z3s_%KfqC;R`qt~L^4{Alwgg$T%Rf(Drc#yGpnP1Gz{`{XX41CoZ_E~;*eJ+M_&kKf z0v_A|an3`KBlX80ebf#D#E3IhyExXZTW9wIvIxK#9v!vsJ^ZlaRaJ2Ud~OGXx$d^x zP?{yIySv+d`r{v4G6{b(^G)B27A&x`~Ziv$NCPGyVI|#nOUuJJ_{1^qI>l z=F>YPUUPf>oB&RL7gRK738H{24NdqR>Nv!$r&U11}Sh%9a^tt21 zSDVsr|HXcL7+Ln58Z3!5btp@pjzitHV7X8AQC(MIn{Qb&&BEqJX!1(KY`%xiSA9y$ zDIb?5@Me^N-oZ1{7gb$jeZx!afgg?A!Oo!7VR;ZsUJK1sopq$yX)g!qPIK`}rNp~8 z@BWjo`Cm_>?S->UTLR14%-7zi-ANyPlc8o zivur=LLHFH(aQ%1q3;@lhAPG;S*(_zqk=+)b6Bm2J%$a*d8oqj?8FZt*AUN+0VvP% zIC>ArXEp8z(C=L06Wue#*xVD3`)*q{DyQfHD8KT^G!s&L$uiIl zH5PtO@YxcE>dAxlO>)bUR}NaQJPzx}adR++|CK^v2%kT-mcgp1;H`$4X1=9^9mtz{ z(Z{(UmNcR&10;;Zx!2*hB?tXiQi_%cx+FFRhq(Xc@hu%h&OypGD53%t!_b5cAVVnS zqUdbmgS0_jSkTi1n)yaA80vKL&PAc}q79-~l_Ffa$1Ie0qY0?ju$(PGDP|FT(9wrk ze9|QGGh@^tOS!o~(#B)><6#4E2>nqI-#7te>miE_bY%s6>nP7?sG9dy*mn5jM4v}{ zf^3G*MtHZ4>b)FhAmu}OiX*DMfVYP}fX+_s%i_<3KG%lqf@F@8Gz(4K5W_JWTZokt znhlY6nVyE9(ubxmQ+~*0I(WGwNYH-0E-bXz{X}apL&2$ zBly1wOE<CRCeepR3M2F>Ya3%MSP0wRLja2h7BTkftsmb&(QK_9c)Hf! zcJteybWB(Xs=kocpgYs|MHd%E28p|B( zu=HckS#H}4mN|aHf_+04z$DOvLcp&#Q;G@WC79q1wH8{j#G+7eC9d3Pk);b+)F6E0 zx^CWcPrbS7?#tD`>Ll&wAxgF8cL2U@g_Crz<%gcZz+)FChsP<0-5FSRxF-r0BKMfV zg6Of32INSsVwHueue4CjW&CaT6SV3C@**EVVnQ+V8KrBy2zTSU zpOd0`wy?6v{%FZvApXLgIW^HFEwoyy>v#~Ek4f@e`4#~fmFAL)QfcFQivhxA4j!}2 zW6xS@`}3AQim#+T7Q{4MlQ{9yLZ&reV?q8p3Qe^ZS;=mbw`{V?t2SDAehb{CMOn)} zZL$P+^jiHXwtqqluT?SSd|z(~MB7<_`CNcOb3@c*qEpkcEMWAzc=Ok{e9!1p3<6n- z*A-vaWU;1mdT@}xnqnyWu2DQ)7f7T}F}<#<>^z{5f`03IIg}-Eu}Po}D^6LiefG1T zb@Sn3tADw^WeHr25|D++PyYF7lal`(AG_B1v?*=JJ3e}i{r7+Oe@ai;i;o|407H=` ztg)rWHf~*M&;4@0i+4i_eV0zm1|Uq!kRKT~1)V9(MQx@ubpSY}VJ47Ldad+$rj<@z zQ&s8ZX~!c2Qg)m<%(N2nDdcVG59@(@>D6=o#BaA5R7!=H zt`(eg!GSHrL*>bDy^o;$#ixc>09@fLS_yOtQk>_p$iPwv9ZLoshR!SGQPxWB9pJn^ zzzXPOP}l?LgrNYDe!2^*SLdBant=k!)dZY}D3G6zk{{54-S;7==j7?5B3Fk3mO4Uz7Ds6vF0_yb?@TCEv~e^K zXHv8MbU~Xnr2Lw>))5 zKZsuv50FZ7hC>cIJe2I@5h6c<3>En(*XSE)!K$FS%0gpSK<07!vvL$iC4hPe44H2_-Vhg<_=K^w(-CZ12yKM@LswS7LW?Pie9&t#2hh-2YH>^Nz)4rruF z0}W`$F7dnrhKMKdML`u{43G&w_)r!Bt3pfB_>*5a;AKE5lMhS$XL^`j-w=7-Ws%}%~89N zi6zDT;5ZzGe1?;G%kfg#Ix_gStRw0>mV2TIuO5UvH$pT|vhUK3U= zAmX&$A@rC9YXXI4dAWF1HI`PMo1z@Nh3c`$sl5uhutOn(rBH?)4f!EH-0*nN2ncQE zW*dNlEy#^90Aeo$*4mJC=}7+Fd5YpP$|CDAcDKTJ-<5{Dx3sbxpWTN*L* zJwpf-QH?XinY`rWgVLGZ1hF+MECDD}_2GLh54~QY8-CN?0rQ5~MZgV#EhHAkS3wAl z+E6nKV?DbdI46heu70i+e%mJVFCUa8@FtLe+u=ex1;P}MOPj58#q-7QU*+}EvdYJ0 z30%k$xE<@U#~ypko_z92cb_c+l^1fI%XKSD;Ef;w`LOxs-#ldFP;K4$k!vQKwBk~B z#?AV%tc*xwsg8a6I@Xp&Lzx@ zH;S*Cxq|%G$al<{LITRP(l9!U)sVofr+%`_`3Tzb)^#TNioUHhNSSc!dpA43LO=Yc zCrdB6<82S`wR=8(oujzZiTO*KOtfixw;glVRHgZy4Lmy^^?6AJ%O}bbcoRuLZ@v)} zg^hq8Em&=Y2Zt<%lC>fS4H61>DJ_GA3~$Nou79O+(Yw7Uf84va6rSje+{-t|I9+G= zEgvaEXAd60idU$i9@=aMU;zjcCVfOY6f9(dHwSo zgbA>rEQ2m6iw+})J|xHaJeDrlc?hOKm6axK2Azi##;U7!&8xlu88~Fm7M7t<$4^O) zo%FOR2aAc69BIIj02UBv(omeq0uc}iiwx8y=w<=IP>T4QqsdBg04x)geJGE0jI%1i z!T}bR9Ms!+^2}gWljj(yKs9kXqcl7D16cS3pm38FLmK@@K>!mLBLP5xApM1H3;ALl zqRs+L2x2XhResbZO`d5iMY1TagZNO9rq83_(axhF<`{VdD6;^dkj9ru0N*K6!b>`a zRYo8k6w{DvQ*Wezaz7u15(+tZD9W>dXgOz5BLEPlh7jNvU{5fJ ztnqCVQhHf-33v!4X)h{lELNnSS8t5-J&tu#+N$ZtM#exhGH)jDC?!h5vW!yQlms6l zG$o+lu71Q|JO@Kq8Ue6LrzRH#8q1PTjt`MhiUY_5utWidLJH&!=!K<-V7_dC{?_J1 zD8;;xK8z4{v**!?<@ink{%FT?9^IXX8HxvRl_5U?h5;;Bl2|(>k$aeW2z+#WKW=f+$$;`neF2{IL!KR7%IjvF@Q?p)<@YZ|dUSD;VD%<2H+BQbqt2j7rY8 zwF4O>89IaUg^7kc6i^n>9Fsg8cp=$n-bqmCB=K>BB9e3(@9GbM708RZP@vsO$_UVp z9#&#`gj`@w$sK~mWr4Ai1<1=uCXAmHpriastM8d^q(P?ism6xpQU-7-CF>lGIoc>( z&LKD&W9mEi?Q0y}v9q#6wr-Osq+_CD2lO$wlP zDSlv}2rY6TiuA2YuQJaNWU&)u9Sma`9Udj3Hk!Li^DQ}%=NW>gp<)O`(YHRubIL{D zYy7p3dh6koIqQ}kKsv2yg>Z)zs!n0~#@tIV*FgeZ9ssEUSpx|+&B`72Bu^X25h0|lEFu*w3c0o(Gls7(fLEKX*=ynN|RRb~{R zPdfo5Mpd&I6eG-?y^{COuzPwaULhWlr{41>`eULW{NbZ>%Aq8~spMxkny{e4qAJ9L zOt77s&-_+)Z744-Y!h{)qG~sHLRWDo?_#bK^(g+l2)^&5jvqMB_1tov^DE6xdEZ}p z;yfIGg*?7?9`bopXCXjW7Ba;!Q|YX0#p^{&nqpji>w%$ozW80duDoa}>V|TDiGGJu>J%Irnv?YrqnzH1wTD`7ujKLl^fXAdWt@jg_|P zhD&VAZEGEsT4{8FI6uSZO*Sos(o~Q&(!<|*&Sc3`3SS8jt*f>lXKV6B`7cD zE={#GsuyjrLxijHWb3Wh^m`(Sh_%)=0Uq9s<=V{s~HbqNO|&6^Kt+(1r+aj-mmzJ zWeIHnF;c!#j7#StOPUm5ifGret`7da5#bVND_6MHT`f^gRJ*A;Xq$fouR5vT#s4)usa1-8uEGbWAAUg8)H6Km$A) zBjY$9(h0z!K2p&Tk&oodW?^=TV*~_n1WlJ{)ns8o+eM)#cAx-x8K4rB{CW>j2pJfJGlv5RNXZEx!}tZ5GN2ACJw+6 zmPQ_wSbjgq+67-r05>6R`j%CX8}%BuNt_Bto^@Cr3XTj#iKA@tmQZ}PtA|BwR`b6*gobi28Yc#4H z<)iV)--!n)8TDi}E+&$@d7>Ya^;H_xU%B~OL1p0d&;VIpw2vxl%+k;5Z`vShBgNK7 ze*=tBMh^9)|D44QS6l?;J@L^PVb-V&|HIcyg3>9W;;4TmCjn8E>)OxPs}2$beZg4u z@`JW;X_yW6DSQ>>Z5Ye3s-{zR&8=ZOGWau#x36P0Ue0J|EtEdlt(&smQ?F3N3A%ds zqvVfjTMlmo3Ahf|a1^GlN#i$4HiZMOuYy7KN)8c}ldbx8G zJ0VJo*HkUGak4$75zhBugG4zmyQ!ZAD+8Byk zw{W}6C(^4b#k`8A{NL^`QK#oujC1Di$uzFI8k-9I)su^Vq?)<&?#zVM)nqys>sSA$ z*gX>!ez_I+KxIqII~Qy@zk0AsaUg%b!$h7fpzL z{`9AvZyEtCn!ln@tE&TaCbYM=+h6|WUrs(8=z0Y-mU5J*uwlan``qU~=hEr702-xD z;2%dp775o}bB#OJAEj?>Y;?YE^!pDUR~NMJ56Hkh=5E zJMEwU`Jdf*p9zRwWX*X^?lY3X`M%eb?=u(K$U2AW3LGf)MRWW>x1G&DjKG0ZG6U6# ze-BbI5&RC!45HwARtKUP>&0hG>*7XN zge+2IF_Ro)hwK@`vUT$(uj<}9m){vhTCjYc$^Xom!u+N4CNE2dXY$)qj5yRchBec6 z_gQz({S!7Er~!pZxKz zmw-RTYjb_S()!GmU-^7l0&jc?@Mi3dLx((W@o1xUoyg$dvJ;2oSO6qLHWbDmO9l`D ziwWQ7g#T{+^5miyd=#J)Ru4`W;s70~7WFnRaK>p$=ExR(6iQiV3F8!((qo98j9uuY z6}6K#q59e>rws7(K|Abp7$lFQf5-vG2$sP;3KUqB4B(+sr56c_CJa5O=PY8dCV-yJ z@K+(=NxE;*K!s3rhw<-Hi1f4034nm%#hP8+Ls{5Bu*%7!UX4IWrcJORp(w1){CA3P z)cuYw%|i*Jwx9<`|19Mz^j{JY@`=IHf`$da0!lW@45DlgqqdCzrp3}&y-;q1G*Q5h zFy#eAZ55Ex9}owtns5$FfdVvUSUiLPUP36nmEHkc@T0{5P9jj`1pqvxhX_KOg_fK0 zB?({@Yk914vRDFeZ)O4E)Tk>0F-1x1+@^P+tV(N=he_y8^lTBFH)lXcR$y!HjPi5rEPxN?SaDtT5*TSgZvy z5nNWt8NJG(zhpfG5E^t8Sy*fdykWeG;mD17WE0jH#9~E&VK|Kspd4&5^o7P;lLSN56`5O6^59vRs+4T2UPJg+c4(AxBSu zhMSZ01+o&r6$F?JFqY$a>P#I9fM_A~tU$R(zBP>&EGP$bJ-#Gh^yC1HrR zJK1Fb>aes5FgHTP4@!>6CMdvBG;HLlIfA(qGGYu0O!JW)PAUi}6KDgY5q_rNNd!Zo z?)0%iCs?4*3$ivMe_0QOnGZQ=?t;pjNv7u`Wv`Eu32TUs3zUD>pz)Ngb|938tODc@ zY(_Gr<(iZAS#vpa1l1k61OTST#!uQ{;2>iGszKVCo3m<|hGu)`REl!v(QY6B06+jqL_t(|Q%S%rVHa$RCl%l?so@1uZ*GE9HJLgp zR`;c6idXb~=BuSK=RBSe&~Vbj*G&?qggJZ5>Iz%ZzfsH-YiO$B9esZ;`U){_gfmw%=dFYns9*5l>n`ufHec=P`I&$m&_ z`ES$u`|dM+&S&`Q-FMr*?|%1uX8ESfOV&3nEyC7j53(qbZ;!cxfEs~3bA_6k8q;U4 zP+wnf`jo?kCjnVj&GsO8;nnoQtI>Pk`(AtInP=?a!Go@H7qcA8_nGp2=JlFkYd0^o z5BH1aEvV885 z{Wdz7oObTD`f>V1|0IAT;N!OYHrsbU|LB~>$?B!O1aKMX!7=a*OPA8bH{QF+9{Tok zC@gqLpCxSAy26S+fpmE$P!@t7r5NV&=desFX#6)?ID(6ypbAMu{$Ars!qO5Eg}# ztQDj{#kWNkrDsNTU)qtXtVGp>5 zyyP<{1~8Ea;P3!%DAdU&1PBskT;}mTlK|993FuIpMUMvv;afLR7mZUu6OVjkAx6{b zV_6buK2QeKba8-=Tn4{GIRTs+P_&6_im&k;O94g#oCrh<%Blsx59Elr9IG#(Df0w| zNM^FEk-r|zJ@vaMxNLg0q_an(LB>8d$l7a?0TG4Cs8c$heq=~f$P!b@{H*6BUovgy3NR$sOTGrp+?>5QK^d*cq%b_fRvIH)8 z39$GI$?ojW*!Ckid*NuoPW0j9D9hs!cg4oah}9*uDrwPpIl*7xj-SHO;Q(fopyWQa z-c%lX>1wVE<1=aEnp<_Ju9uI>5-3ZcEP=8FE^G;C9pAZgC-)IvtVB8aItGD=YuB!w zb7#@(ShYEemKB<))c)+x{tU;lybzW{SpsDVyle?{&!7ZbbHx(-!IvI)&$n}BCR()8 zaQb-PoS=oQHAK<1<+gRDNhXia=6_`};(0hwSsS;moXqJa02kHm)RErFbH#(|x(a*e zZ)`38bl<|21i{s^I9YpwmUv_^|aH^Jh*4__hr|taF#X26aV%1 z{%KaL8d1-Qs;xA19(`&3i`QkjbKPAVxyQWpT}0MGb5Xv%R`n^?tNdM-z?)A3SfGTf ztf6kD^>iMweS44NS*BnO_(d7U=Sphq5?`_Kss$s>EDBH*xKdbp^05PDR~}dQa^O9? zUV`-jWwP@hjGi)&UO~PM}#{3kJ0)9iVK1t?81BSX53yVBJ zK_H5tH4T{`MsN14(l;VIm`7n8-na*Iv#19CJUMInuU z4p;BoxTWwhUBH)3Ru&17KIo;;)u8YX2Ju5fJMm7;xjulY6PAsUj&>D7HMF_l{Hx@m z{pfa7FXR-)GAPl9i~xrcDB7VC_0Wbppd~y8=p|bv@}#_R>VokAXI(U65YL5~1d;ysi-PETWlLcOx`nS+0sOmF}nAF|LutsY@4ga%Rc%Oj13 zN(D7iKgIBgqqvk0=%7(ENWI3w)DJKulNbYB!1pnI;03E;D(jvYQxVcay%ih6GNhBZ zod7AKs$+zUvW#(<^RW66-C6{y)ez;!P}FA`_q1~iz)Ln!$@qv3;nOCIZyVVRdDJt@ z_zi>_kPB8P)U{BF&l?87I3HO)c@Z{%Ku;%mWjuU!lWhTc3oA)Q#w?x2f=Ds~Q7h2i z(KxcJ#CH(AkcXZv3uxp4nv8Hg#Td^a7bCp^>X@AdcY%6Mz@_tN1USOD3t+tjxgg~- z5E)-##(%(V?f}Fg1h8TPiK3mIj7wQu0SL%Ki@9K;1I+eQHfgb9N#~#|!|FveaUteN zl5v%z-WVF;wukxvRAm7mlX1o+V`(%y=;mcEKY&G_z`b64E>+kF*9(AQ*iu14)(S`(}G0w(Xl>r2eokSKw9}Cq7Sq#idL|vtH->7lNOKXZ5$A*y84KJ7uC`+I$feTmyIS~1d-mE=$IAc#7FzXqc zFtub^&?dtt_vdW!yp(NT982)Gu&9&iSYEn6uWeUh|4s&bm;;MC*HEA zuvPFvNQ4VmQm=p2isC6t>Gki6H)IXm7L7M#%UF+C%*x?4kwDQ}MPq(3?IYlA!UnJ#%>)Tp0_UqY0jO-(R-_1iEz@y7sgmTzrF zp&qtm8fqq}xWe(6)m2woXyBBM8Y~@B2`GrmZqNJq(DmM50#;L-;o7)WLOD0ewQ=fL%W~d!3AA7ssbtxVG?Jzc&`^g_NEfg)$c0C&u6>ck z7SY!Dpd~{c)W6Sas#+~QddgaxGd6ESvkeU7EUqOQaG^F<1I08En~gU-_+@bIvb!zmDhz8U(>i%}_%Pl&CNY zE(J^F@WCG(RQ4yk9Hz=OA6zq28q4JxOR{FhWtBK`l_ha3N}@$crbL1yKoYStI=mci z&i9^sZt!p4<^vjFHvobF*dWdUUcVd8J>h@$-tXMC_F78|5Cj7(ovg6QqS;q6ys9?* z&lEs?z%}g$d*pKjwVF+<6=K~{TXBB^GHa?;j@t(rQf_w?T)>vB+fgdEplO|C7+#O$ zl6vH)18R;e4VfG~28fTPP@)W?*kJk8?0MCuHoja#OP^X%xN9kuz@`mwdoD7!PNFlyYAy_+GxT7uhK%Uk$H!cA!2CA3LWnn_{-J{2jDo$9I(Ap?JbDeT zZ){I(>_BF9AZgfNo~-U!U1xvfysRDsp?g=k#U*w6)Z+tLWzIrwSO?0Y ztW6}s$|O7*1xL^wUB!wsJ^nLLdGx{U&P>@LZE6-|-;gU1Cq|7EOU5BSP%>esid}dFNoXSF=Vf@AUoc!dPBA%$WMz@utP4@e@w8-R-b~&L= zbXQ5-JRV(xJfRtv8EYQ?hv(JZK?COB;wwGYa9qz!Hl;p&#aOCMAyhpf)K$K1EuVF3 z&(m=6Xh3k2!=GH1@T!1>H-bcBhRMyAv5Nfqm4TkyW`@dK z3TXzVBOsNV5x};5#HC|7Tt{KfoyDnuQ-OO_U~pNgf1b{I|Cy=x_|&UkGR$f27o_kV z`;k|_$uraaMrCQ^pK!w;{f@Wa^DlG(tB{P(&+|QhG7shn7_#L1O_-R!DMo?w{Z;|J zl`CY9*OvE90~t4^a2s0KK~Vu-Z=`d|M0>bCl_$P%g_ zv~-;MdjMhXUjFpoJbCxidp0CoeI1kDqz4(pC2WG zFAezTQY5yf7&F-;BT~})aL4!KM-^JEyFjO>_ z*X;nHu(d5O;IrQ-AK<8>5Go;N__tapJ$fF<7_6S60Js3BqXye2b7y~fqHrXvvOC`hv z7NOmV=UfqNL|!1{SMY@5EU6i zYG8F0D`N~6^h5A~0}Uriw#ioW2H=O18q`rOVR1h>9#ga%S9)01pjuJP*HjIVJ?JT5 z+m(^G-C%pher%$~cuT$Eo3DsLuX8;i+=L1wd=mRv^w^NRnm^ zE4Drw3Eu(=gqotGUHMyKjnX;Is99>utEK&cI#tNWFeFe1rIPw=fRz~SBbcdb;G=%0s>)*XRsU8{`QeH}n`HEqV(@7- zWmQwKO3O~4&=8^{&7|vmtD&7;NSRVWt?s5msX9>p7=nwx`zT>-NVi+oOZ=^lk`vd_ zYzccq@?^8mm*h^Mo`I-Y33p^g209q-%7UFqqrUTG{OY7DI0W#~|kF5S>Ojg-R!6rHF*6Dpu;N3%;8D$W#lDLcB7T&9Li(?xEg{b;jE6UJGwW z=@UC!ZnYWUCg2v+F(1Ivjo}7$757YLTr~tWiy0q-5$c>NLHePn8q;okDQz3>MyGh6 zEF^Pm?9?d7j5^Awc7jInM~>3M0{!O>@H^k$(LWA>b5sfEw^M-!u>#x>h5a6#EC%)B zmZjS@MvkL9EgqU@Mn<^TnCK6`*4Iy4VLf)7P&h-jFw60tix~*`8IpVRcaS$gmw6_1Z`@jEQe#hMFn42bNaVqctS72pjML+-ZKd;~Y-QVT!BVTmyabx`eAHH*F zP6fX275F@vH*04~uOe6s5%KUx*I)P8hJ%rQ|DS!~RYb)7KJa&c`rNCwKj>My+d}Mq zpL@GsH+eh%>_7jk{-giyCm~h}FK<2tabtd7yYvAgKl?Afs29F^Vc8qd^N*gs!00A!7$}Dc!=dE#B8|2z9_2ewF}buUcyCbrjnSXrTsq zLzYZ56x6I2Q4d0A3VCxXg~$Z*eq~#p4O?r8B>6P}^dun3zBvAn`I%8lKWAuj^dX2Y|qa1k75 zp`&;#sWFPyjVOf2q^oEP8?+wwZ|NZUJlK3aI+X9&s`QQL<-d80nqaL5nKnV40C zsiLF;l%58r>ct1DVwY8kROL^jsEE0A9<|LDK>HQf0kI_j~lmD;j}3Kp_-|csW55P=RZMqNs)> zsE1m_Sm6c837K>uoTz0pv8(#WPiX;SGWu7~YS1`*3MT0YC9^pFt!?CVI0yU?Q1=y>(>g4jEyaDQ0g|=J!*s_)uN}AlLk=f{%lUkR6+%N7c!M>9f%eWZ7_iQUyinxPhxHNBUwemNp+sPqUjE#l<%f8 z?j;mxD~e)c=WSMGW6x(Yo~Hhk%2|lL0BSMp_9FD-R8e{elH-v677M|;wIPFOCwA~q zd#P<*D1{X}wXX4DL)Jy|1({@;@MQH!i8{JhWMknMMh#`5F2R3qu0q);ZfZA+n#<+W z`3ng}8HZkkbeu71w#8rBAFXg8FXruiJ|Cv2lxSDF_ibL%ueN zMJ&HF2x{l82cc~4S8dhcAN8##lB zVSR>$I}3i6%&yov9O^5VY`uW;reng^7=D1F_-}sO#z%}FBR6BnO&?|UOCofKN&fam zoL~2;fKiaom!opuXFccTAFv7-^&0kt_ngW0W>3|$nfc%A`!pW&vgyu8-TuvP*ICc0 zfK!3DwE~~{%xCnquYFC=J$EOg!Xa_q*77Bi>X(w_S6?IGpm}JtZ%S%nmq+VcT_({q4Ii*1)($|Alb|e ze!a!0h75`GGym}qan2X+xxOJzeV`-6E_&Z9qcYEA^*Yel1q`s3gElAeF^jY%c*d4JHW z__vik=J^C5;>kaM!90B3<()d7*WIb}rc;6UKn0BY*96qxy_oxsIUaD=i+8`~G8h3t z>9b)@0e2i2F#;)IDd;AX1)!K%c|K1z2qerMd-S6(ux5h>72rRUXM+;ZWVg)oaZPT` zd^PhP6FVmm6#%ntH$=#s;TdS>8h~aus3x{Z4f0F+5H7PVz+$YBlCyo(9o@MqqJ6_y zjb+rjVk>kJqM?nRhq1z%+Yk9P=0iL66Dkf5}~cj5I8}A{raUtWw2UvkqP|5 z)6DO00M)Myv=4B;l*P1Ykk!^VAbqr?9;(9n1`3**XKvLsvB-e|r1gSvgaE3CX6F2( zA%)g0eTh7hU@D@-#tluokU9Xwt*54nUkadZ^s2SuRSbpDXu6^P)te9p1C{nyb@)xP zWSBtf1=#hDW|&pgP|);oys}hF0p4OKcjf~tx?R~&-~?)@R!{wl&*|9OSsi?Hrt8ZWDjwMp=W>;~Tr0975KiV3_6x%Af{;1Jc$r*AycQXw-qIx=6it zLXZI=hzuqV4^hRSsN%F}Mr}yAI@W6;ePz0(i)SEfw);BVf?zntIeeq6gXa&GLuPZh z)&eZgs1)s}wzZ|58(oDmOS-+etI%^?a|k_G7x)=+Z;Tqt#WhG`W7j?f;qa-nuJrj$ zrgPC>)xnhw?9ZEQ+4ijK3{DO;_CtL+&-*2fB3aqCAT^S!Mdi<-YP8UNCUl zCB%b|e54Udu^=j}y~VORKOR?-_inc8iazX7>zh}whNDLDbDDi_UnMZHCOImVrLKC% z5~zAA+WOXQK=iO8fA1su@*jLfY5tTMF2mLHYZroRO8tq+Q4!_K&N5`#iKMRIyspUk zlk(rbq`l286_aOW{Vn-RUqN+7{!05%YJIY-(Ar4dT@)ynwv~8dP1}cc9exeVy-gCE zAn^JqGW;g*g=`sjxUT1WHx>Fv$E4d=Avbn4&7YL_3pW)>F45v3LI1L>z>Y@;D1DYT1O`5Q97a`kG2tjh!7X&(>v2t^fAONAf#kY4!uwpN~+ zD1A_81Oc*uWUWJ@8SEm8z2EK#v$9VY)P3=i>KEYI;;4Hrac^<%oCf<|9s8?_hE3Y( zx<~EPEk#c4>!7-==e~JaA3F9CUEL;&iOJ{5D(WxO{^>WdKKC3DzHRIdJBw&&9z#7h zMPcXNN73!lk_QD|Xiv+_Y3)>QDd#P!aHTsU{mMIGvOXPNV0(@6vhj2 zHef$CHft{MBR7xTkT?Wbk*~yO$tE(3nJ9R##UXI+RTbworveX91q@#k#yk6i>j6D| zn;9TTI*&xmuiS3I-qPW_mRo;wb)u)XY#mRzw3_lL$xVmb%(k(RGj}K2M8&h)aNz~Z zP{SWvL)!4qw>cj3;Lc+FBR{b2)`@~& z)X59W^PCl9C6>ZE&486A52v!*#8R!P&1;9+xmkYGn>T8nfAI4ke0lu|f1Cg2kKQ;> z#(dx(|N6gr`Ezgdz*xQgm!J7x-e|S?`{sO&E!v+zLKT)$b2Ux~s~H2p?%b?s_f}aW ztjoUJ<xw95(&X@% z3>|ZBruNmn)_i+!WaoDGem?ONkIawb=(VT+>WbQLK!zQy`%WCs(YBr6P6ghp6)^W1 z#(LI_7Y5KXR=9@HIhs6TUOysv%y092%*3(~)=%RRDi*A~yuOCK;R6WPZAfIdRx)Xl z9|+kt6VP6seR!ur6UdnJC>int)B|L{beOHrgmVqZ9x=H&ZX0J1e^42ejR9=K`Va;I zFoqO_Q6W!=J=jCEpVA^=_zc2eFhXk4Jfk!q?refJ7WPQx1R(MfQR`%);$mqi~BE>jOvxh!4~uYuS(@Bka(|iFw|NH|dq92q=%`*l?Ge zo57)u$HQ8U;V_bMDesRchx#GVNfA6B1~0Ktm_Tlk!!kwHvR?x14VS??!m8sj<&Hq2 zK!Alg&$W0-Npi}(*nzbd%BTc7s^4N?*j9~~{95#58`s1BYrx+w2!r4lFxcx=V3q*7 zm5vq0D#s2qLtS$Wg-JhBhCHcgy%1CaG9wqt%C!hkPT+hXT_cxeSN)wU3X*+tG8-hH z1;F|YDyAaVV@$XWk_&`g3iwS{U25;6mSN7Nntc&#xu#sK?;cl`EMU8aVOV_V(@J^~ z`zEZbvViY}T@*%#>NK}?%+pgY9n&Bdf&>bKHN^pyAuEQMIH5wY*^kXN_hnHuMS-cq zO=Y-8sYx+AY>r6 zZ$Xz5>9!7C*Yq$1(`bf5%_^&uM!i+9u&>kDi=9HH10k~hoZ@MAd;LX#yQa>i$oENM zTjxn=`Q(DqK8)Uc0gdU)e$-jA;|j;)3Y~9iCvaWq1j?&YT!-Bq<+%o7H+`ka#O>@c z6fjA-bJ(O6b|79hH7JinB$Be(FbX*Ey!DdulRSNxaUsO@s;$tTf;z}xjRwin%Is?g zrOwitv0|k#u5GR5u|UJJu#_%vJx-{WL`eeK=wS@%-MR`XcU@;`Z~1h9tQ@Rw*SX#) zqsk)>2~4ByG5IbtY}CfuI$hNsYM3VILnR1Ia-_08wY_b46WV_dYd^-A0fcL3xub5WL)%Yakw!*R)Y1x> zO4SJMgY(DZQ1Mn%$5ta`0JXKm^;nI@QF+l`+=TUb$aDf9^_h%`do1w2YLm0`=q!ab zURSw*)JI|D;yx3N*d1jer05j&myKG^59yt9lf^aW9v1t1A9*(;D~}Q@fvPJ-1`^po zBWxfc0w>rodazEMGDd;?&c}44zBwA(&EXu`pgRQ4JuZ&(l2d^Ps{#xn+>9+T@H}yD zsDJk@o1j0s?kil&D~HQ#K1P>e-=`OmF21nM9TztRhJP_L{7itCVTeV5tb2aL#Ei%}mPY}MyKZ`bjdd;3dI z-=6=x)os>M{g|Kcbur}Gr+?w`mp5a`v%esJ=eu3ruH*S`_v@_hRNz6Z!1ngGN(6=* z(q_y|b2Evg3wUV2y%C_FZDV;9iOlVG;sCw#*8s1*SX1@;ZS~sBPOm{SxKUM%*02zZ zsScQE0DAKkgtvDdR-;pZl&NSGZKziuY#y>8yd9IZ331TE-VETh zk2Tl`8~6wcld`X__VJ*~oLi^U)Y7el66CzN?XX%M!t3_|H%&k~N+JJfnTd2KRe51s z!6-RD{RAdxs~W~vzDG-Mcny2-!Uf&j8>CzadEkm~}0LBPB<#bSyX^%fZ# zO)S{lm4^H%LPsf-J`HT%t`cgF-ImqJ>Y$ucyq=b4=+`iaZCQ`&V<)wLvCQ^U@^P-W zv83|tx)rTqtww!Kw#L|Gsd&le@l=`3-`57<^yutknjJti+>8MoQwoTeUYmT5y^O>$ zf+Le@^Ag~2RJCmsQz#|<(}uSByo=9Iw+VyaPN0~irsVc?QA^^J)x372XRfSud$aj?O`J3@K2>u5DYE1+X5BsZpanrV1P@c|F&o8g;Rd zBY=JYu7&9p3K!Af{g3Y)^BXcy5>in@sRvO+6@z@1LgCoSg4gC7F{Vz?E|UO4k?kM?bn$w z0eKQ2hpBN9;-=@5KS^7HKpEFksJdv|dwxiWH6>1+pl@~Lxf)Y`L~X|ObSc58M$wAJ=|SImLp8mC_wi5wJ`{CoK1)x z+TAQG&*ddezKV5SI7{Ccss{nuZeVjbT$ZQ7u?4VQ+lG9=KCg@7r(Zo}yjfD6WAR>( zs|9hGNK)fbUrml@I`NV*#Ke*W#|k-ADL3TXMt$YV$%p-&7xmZT;er}{eA}=coXjZD zEUDcW>)6_rG%fpelXb=`oYx+c(rFWR0^)<*zb*=`wiQ#i-cWgjrJ5n}uqL!D`iX^Q zTKYI-51Cr@`x%yUuspPNNUyx5Nbrn$hf&;#usx$q8oa@9q&8US5ez{`czH3ejlDC~ zIsY40Z(A*HbFBdaxF}|tzYup*(3+pUS1s<>p{OYg%s-Ah~85wZJ-1s{r&I5LV zoWptFRlul6KJy=Z;^p%;_FZptpZemZ2ZlWRu1>^R*{Q$- zRDspi)t8Uv$R^DIc?Qr6g_yk$p<^B=5&+%YHwS~LP59DJiUu>`$@V~HVwXdJ_y&YG zmOm&qT7K2ZcbQF*#k>ltG~f1TN;8*?9D8jN5Z;&t(CPqc@}DsXg1P}*#K~hE&~3o+ zCTfEaC_xH>CxJa#jBt97?U#+JaMIgBfz#8ZkAkELIBO;48db2_x<#f-RmFIQJQt}x zLFs{#VCF}C0YTB_c{75#qPPZG0k~O@D0mQ6YLrsfNBDUopdbVXDJ^8mpkAy61w) zbjB63U8)Jd*sy95@Uvm*^nI^F|+Wo$^w7s zj{*3@5EzjVgc+GVP1F{9F>+=inhqB=Airmd{ga2#_zAQ0Cq01oW{Obu71tQoJn>gkS5?c^_Bun!s_h> z5;z)U$c$y9R!B6L0gJI0;~ZKmkQ7TL2^)S7+q1?&Rd5CMn4BU2@F`g}y)aoLF%RH9 z$8#7~c9-K%(x!$32prm=6;}m9ux1bC>BN*pVKA)27-g^lbEh>dEXotMRlkn)R1FI> z0_VG^qe2igz5%3|A-tBC)Hh0+R!7HfvJM23n@ph&s>1_(W7cB zTH$&F`;SmUB>Grbp?33xsoMtXnmpuI(ya!{n9*(WZLl_5!rrdGSW!KJY6{CbFMf3X zkfk~kt$QxAmiCkK`_ibFP{TkR1rPXKCxjImebk14+ksq&Clsfa){rcyKv9jAMP=d< zg=Zbjh+-L!0P(1@g_c(Wg(N|G*A#f=UZ_ zF|KnGB5zgADz%wHb}dEKKYdoyFG7@!uqdQM&uzQNewvXT6z<#Vlc7{U6Vf3>;OU!7 z%5y!tMTj?4R(?ptA&RLX<4Xua*w=vIbVudd#TAHbp|Kyk!IiV>#Icnn<0XP6*$8rQ zMqSzvwGAefCqpg`PK8m``PHwWkn3VQXtJZ+kW^a}`3DJ=0}w@ii?;5bpTiU-Uk`=b z2aGGoYcRn|e9zGm=BGLPu)Q(s)YE@~SHxDb6IgsQA@-KQ>NLKp>MZsIr<%A zg^@fOwM{;ca*pqphO9TskSr|o+#zu0<#7ISD)69J;0}orKvw)C7m#r>L*xt3j+k8l zbpv}lA1S_l3Wn-21BvmgH3QAvCEpjz3YEsYR3!QP;kTkjxB6^!pvK42p9_Pz08LS zZWp*gzyC`2{^(nJ)qH>ChE|LJDZ1}pVwc>cI*U_*2dn~SR@5*5@-OQ*fAcrzvtl2x z!*dSDslX3(1>D@9dVN@3FcUbtkkmsTTGK!Hxet<6z?blEFMs>*o^uFK{F()8srHEk<4S`Tyg|qo>aA_gMvYp4!pB{h5FJK0E6>r)$pr?OY5g zV~86=(i~Z&neXQ2$2>Q$d$Ec#zs=8`1vd>q`)cDE?6kaE@EsCP4v-80*zx4Fw_RYC z{3<{(Gxp~*H0S^DQEvFz?iA8whHL{fwmHxXM+0xeV*tvj3G4=3WHo*p`yglw^O#xv ziF{4@6VE7B=|CI+$cG>wupDw1t}9RCGUx%`~}nt0MH)x z;YDR+tljbe!7gx*&alCJ)0uKftjyXi)FlAii{KMQ#`+lmzQHeCs1nFsiC{s5$q0&^ zi6VuecH%jn7Hh}41f#ZgZ z4iEy92w)!;*wZjsW7}SZV~_<{rxn)v*uOzy@EvMM#u^#}tkbaX@?r^xYG)Z+sBy55 zN~Eh(5FG=~Ed=oqobp|YAe8}GVWA=ULR_-}IWsO-1?9yU02oCT)=;4?89*gVO&j7P zK+X+y4`HolVVh>ijOiqcgH%mt-Ivwa1Z0OyuonyvUP4_JM@>W)Oa{dhHdq5d;aPA` z^%z!IuvfUq$s+e;6+1dBh$UQRro=h`Ie>Z?r56_u=y{6O(?s1c$BMFOI)wU*p+?EY zsd*G~0h>0g@>uExe0+j!M#DqS4^k1^xQVNdpVv@>;f|K`OguJfDwLW*^M#Y^ z+k+5Ep`a=ZuBp4(Rw9fdS_v6*Nz@iD{RoP%7V>;2&!rs z3#=R#c0tM-UkkwHK{P@Rx>9LKH`>jl2a#|Evb)zlC{fk^rR6?eqoVZelP7hUTLoltQr0LVnlegu4w5TjjK5^_7XQcuC2&+S^yef$s3Zf7`f%+`AKrK*> zgu`6ZKt!H6MCBMY8ODHJe@(O0o{piG@fDYKnA@I{w~GO?a7NdZUnxQchES31C2UCz+8bjf16ZNCs5uIvBt&2q8?_PnTz-g)34?^mju}R<=Y#kQ#j~hr z{9N0xZiKEYx)@P$LhZ1Fbdj$U@lua$UQMofHS@eu5Nqk|f;TqVy@Nm?l3c!gb{RDgA3wy%`wT)ucuD=+4q%eHXv zK=EK~)m((5dr=G+bM=|A?EyxBHvl;BpcX)}GX;oe!su-7=5goExhcRr;{h8jX4rd} zL^}1669RcKV*`7D@O1#=&=%mog}qybuzJwO0J$%2zGqBP^GvZTa`C=)v#JA}k8h#8 z0q6Iyag!q+!oq6+=`kh~CEG2i({{^Zmi(0jDgb866S)J(*(YztfT1~#8(XSzQ@*tZ zX9&nl_D>g;MW&0rTRu)mdQaussDV(J9HJ~qBGU+y+0!RTJe;nRNmEm^k<^4dnno|C zhc+fCC8{b%0p5ohxongM5GHmOQY<~y1PiYg6KMN;kRRlgSXZlLn4$OpP$3syHsG%Z z06JrnS+dkct>IQ0Li^C}D&$>Mk@F3AJ8EIU<^k-TP1pvcgB#m3Pid^CtIFgAh#hiG zV$^hh*Vb$Yb%+&JbO;dzA?C%RZAgC1G&E3(Y@HeP>D4A`W@#$~$VV#B1A`Gn4|ZnW z7UU7OQULpu3kR1L#}U=Wtc&#*)@=)9_FQf&c@3fvA^<%Mz&e&vJZ?bVOiMk*5192& zQ4Q=oq-{kGT=Mr&AA~pxh^Zh_5g!DTjj};YWC8X3TtlDA(;g}ZK!3=V#6|Yo#A1s! z;F_YM!ai+`;=~`I4v=JRj(>Em2jK;fzmJt#$B>q^Ni4o1vpDS$5I)#d5Ied$3L={c z$G7}V2*NQW4WRZ#2)rE+L;&r>+s8UAgT0_%`w*AC3nMjglWSdTYQ2$DXrrTStE~pt zwH}BmWzlXRi8=wFEEGL<7BZ4+*@1++g=N^%&n8vf#2n)r2U>2W)rPq0(dPYRB8AyIB1}zQs|8yo7>Di`v67%{8fOp-Q+tN|jrCu6Z_2wmeibXX|peqS%i@ zhLGd4^YmDL_7^aAafvbg#*%MzNInADN#qYvDQdK<6n1s?HWpyKKbb|8fRM3JHnqsi zj*)jgSsp{yp(vXTn8Z@nwOClm9txZnw>5n6fOR5B2eDZ_?MPPe=58C8Odq73I6A zlmZ73EVNO`R8QYn2UgTwMJcxfY4KI+L*7m2V5&%WsQ83y0l`5C1nNEVUtEw_3vQJs z4He-+s)v0tbQW~bq76J>)6z9CPTHmg860dg?s5IBNL9VoNT*U~bn6;zb+4ifm}#ap zMqoxwpr2+rlxt)KT5bAhg1kR6Zw~gcfMkm2+>AA{E26X1`AaD%N*%^>MY z(RU&4cx>R;x!Do8sTbQ=7k$&_S}>rX;Ol4vaW|Mj)U`M}NMvYM`fv*!B(-%V_&npD z2hx%8V+N_|He)2}G8f~nA#cn$Z^m^q)*E%DSsViA=!!VMoeI1MD&WHE%-mb~@udC0 zF=oAGM*7O7fxdoYq6%_g19p1&gE${d?jCv!OLOOKL+kK}?HC!Kc^!#vG49eQPkHsp zGlUYxj3$Sd4QR`{j7!eqRKTgg_oD(XG|par-pPd^Ju@D>@xtwbkGnPR9skugUjN-) z<7hVGo7wAJRrqFBe8AWFZqE5ZI+gGBxZmvO-|TwdOKl9O^6S6;>$-fIoDF75nSCCC zEBD*(yK!9i+qd(&Q-SwG1-7mq>VN%j{zwDB4QF|GD_}BtKKn2JQeXSR#dmkd&fXrR z3jALjjQMevx1j=oKwy4vVK#Mie{uBNfO|)adF_bI@qrUqWRZAhU(iqe;zWOs?1d=c zV3drGo^PrrZ&@nuLeyB;_n2H2FZntqu$~E>0djQDn%UmWxKE;XFf;HYSgB!%1klJV zf2=9j{U|v)ZJov{Y7e`z5um|B&(881uO7Rq7K#rn#-iAdg#bxV@&wvb`OlzC z8Is`xa{$$VMH1F+)Whd3Dfmh=?B>QO48}~LMe+nO zgsLJ7;GXC}oOA%p$wkqDRvv1Rq2X7wRa6P`VFYR6MpaTvV7*2Vd~Y=Y=`c~|a!Gw( zUp`2#+##wA?4bN6VBO9G2$QvfLc*N~=w_>Z(ECgbf-Sa>g&U;G8idTFdBw?GiCS&N zJSay1_;-pGl^-XY!vFREbsyRR$sSkYD}COX?qMYv+k2+_Z48002M$NklMF4W?FosGimQb^>jXJ5I#S-UnXp~A= znPr=rR%eg{Qymuh`81@-$&$R!g|&Q@T4Tu7pja6dQXW+i)^-z=Rw3TEi_~W+rd~G1Z@RcPj^HKZCu$r!xA%XJ7@kc$g0Z6~;n(S1nHp<>|! z`C@gsejKvu1nre}n1rF4VB=>`GU{ipsc?2#`+q;6^jEH{crBzY+R{R0MN2J+EmxPU z8f^N=$8j^kvW9hId9kh_ZM}f)*&zxt<^Nirik(&Nmr%}ZV_TPhNZX-ZrO5zVnONE? z4Yl_R%h(;dm0RCXu47{d7lTlpsLypZ5fHKAlDdJge2}cJw5<&?bFwI!u9#s*-iAQLjFF z($+JC?>)0K)?RZ$Xc$LsMnd!d`~!1W#rf$NS+biOiztKTB3_XfR(yKom`?>}G6WbP z_)GI3p0;yLP6eC_ydxEuGqrDG%Xe-X-o%RU`YLD6oSEBLnb|2vUus|PAj}O=E|)`M z{tlC4uXhmN<9in_T+na*)^E*k@V>`Qy{jKLwKo7mv53T;-*094%x6BMkAM8*Z+NZE zzRXRp3I8>}->K!qi4*f{VZ4do%wmqqv_0cj?<`IQoC)qI`vk#{NP6h5$0pr-=_a;!mJf_e6 z>uo)IJ)`|?7Dgxa&B<6D2$cXq zDY!zz9aPBR z5-4Q6s8X(!HW3wg2#P1Tz8)h?9@3`6Jrp?^JvUZY>q#+jUynx4Y3mY}R$I0Txn*_9 z?P)#B%>QOuoBj-k4j4XxzyZ>9v)wY}P543r+qGS-jX8e;&PPGi9(Cxa?U)8Z6BG`( z%Iy772aQtq!(?TUwQ~DVxi+dE6cSf&VE;+~;yL8&3Y{mc+D zz&BQPkG!11rUDBYEbmOV2QYs#!m21RI4-}ht19HuVD*Hi1MIIBPBWD-spc2= z6hVNpjL8g$}nuAPSnIivDZS9M}@M()Z9?O&WJ)y6K5%pn_v&(w=G7B+S+EZKIB z4-{FUUZJ$Q*l-Y3*t9q76P2!om1t01{f0n4W`89BMI1hRtB1(yxx6XSdHkg z-cg;p+D2js;W7#G{dNSgME26y51~b$cGEAu_zlKSE6aER5r*n*A$VOs{IQuH|K#5X zk6oC%Ai1yyL|ZifUOU64(O?D7xv;JmsX&NHV1?}-W+C>7Vy`Mh}_ z9eg?GgN(si?ZQ<1jfr+@NCI2jCXqlm;yWyO5prXgZG!JoC~OJ|uNL`xXnu!$F1#F# zm+iL!+6Nb>eNS8)=OCR5I2CwzD_{a#j~zSq?(X#ayf<@0cdwhe@AF~3E4xppnd!&R zgS0FzEue0_eNhQKk(k00daxBvUk@rC}C306n9?B9=b zHnskZpZK3&-u0MpZD(;R;8fs2ssJD)Kz@WE_;VjvmAe?mBFe28GxR(D2+9;f=Y5a@ z82Pv$Ry@q|2i^qyc5CBX1dwAf)+79U2qMyM5PN|F^5!3wH&txkYBmTCaJyMV`ym`9t1zD^Si?qSkar_lf;#lDT)8C=0M zi2DFm_ccSM65#X6DVZW|X0}5PMH49v7svn#@3J2V49JJ+hD)_?0p^C|I!GTVQ~;1g zy^VOC{_xq#1;yJQHsHl(7`)ZUd zj6`3(aao;b$=a|=c*H@Zkh<Z+=e(hRA!s0z>aROMCjZxg70`gGHq8oyzqC@gQdg%npB6i&zX>b`O zl?##wHI|Ki*f`(R43et=;WoxTtB3k300?cPXqbjw=!Q`15F(!(k|Q*LC?Qv9)CAD> zqU=cxR6Ys8h3X&`MU^#(sPcy!C=W6!L*`8I(+iSCV}nnnb795YJvFO<{Mh+fzAAY$ zaa2~QTCm1)b4;EQqz=lS_P&|4h2jV@F;B)#y=bH2f~>>Ju6wDg&L3S=AmrCUWJsnE zlu!&SH_xt?B2m?M$=E?T5l5Xi!g{d3xT@{po?=+T1t1nYSd{q(D9y0zN(55sHf!pi zg;W9T@8_`|+uu<6c_szAVzl!-Z4-;P6y(mqKuh^mNEV3G4!J!9*Sk@6O|V02kA~Vh z>|&{fy5_1|VH;&qHAR+C31v@QrFT%g^a@Txu7L0z<_tAD!#c@g(w9;IKWr+m67(H{f9x2e8S%)~OfO+HzY1DOg6nnnhp*oQTRDC!c48!vFqU!HsJr-Poa2xB|%Cm~Cbmd7V<;SMZ^Yx?} z(@S4Ejuu>fK|Yd2va=h-!IFYq7vCl?GEkM;!o!kw`rBMRai&14@MHC_M{zlZ+(x;cT_jeTy zt_79CBFclsh$}GZg){yv>B(Q=#|k#ADhS`2`` zh7JD7vkE^SA{!{8Dt{BZR!jLj;qPP|d5m=(WK+Z+R-62iQK+pb!S;RfOa_&ivYw2B z8`QiEv4Dlyfb1jx>Vn3_TS`!;Xdl3+u&mT(PU8bIb7CAnipv=R^??;^>Bx`i_bUX# zV}D0YjEX7{h6q9#QENApwF(MU0n;nsP}r9Bu!);Q;_60ks}<>y-*ZehO02cjHIy3= zV@xQvTmbLdR&oiOGuo<~{G=f5(8Kj>jLMKu9R-ppwOeGhK&1uA5pv%Ob9|78tYo7o z^IM$Irp0c|zU8Cjd`bmAZuW_)h z)bX$av}+wev|tAofV8RhP*~9xLXa*y0Xaw><-g!V1;&K26|Cy)D>Bx1Zf}&0g-$%n$I zaClPgmr#H}fXq;V6sH!pWgS(Px3rw{sXCyYpHD*0q!hZ^#^MmWzybL_kdS_C5B(WG zWW9A%Tk+HGo8Yd+-5r7#DemrW!Hauwf|cUIic=`=?heJJP~0hA++8le_ni0M_uTXE z&R%OLYvudwnP+A`!)J&7fqiEw7j&VFfrsEs3O2sS*;&@eqFD?-SVl3IPRmnfz`N4F z%tR|8v>d84J#jNF$Fhj!;4P6vcAGBV^N^kPH_XA}N@EI$hm>o1Xs>75P&rVFKEtCA zXSk(WFrsi1JLY-On2yLSrIK*tvwdw$B|7p3i-%^Hs$_NK5_Cltl0PV+aI?3tNxuWj zvFxi1t}M#;%vrB~)i_K3vypw-*@S$1yg=n)MN2Csp&k(mo_glv^1ZuvhRz&&$r)e9 z-ueMgz;hqN&qF-3@+-bZq=!~G4cj6yQxIt${iBEbSM_t}M$c(@Y`Ts(ljvoKPNA(QKtl4iK2bG3m-I&5bsA~uB0@9TOwI5kSX2%sJI4-X;BPc_zOt5sXgE#Z zqXDCzLV9s6=d#Rnx=u9eCt9JfGd4ei;JDsBgqidJ)@i_kW6wzqrk_uH*`Z|f9Q&FY zYrO=t)zm&eids`Hf~;>6R>1h85ihU<9cf*y1^zr1J#9&b0&g^}A`w}~N(8Xc^RWc} zIMF|WzTks^zz#goO+TOz;)ks*4FnL3Rl^?V_PsVlu~>HGe)OTz)+KPWs#R4{E2c7C zt)7*4IBvrdXVh*B`^~Uqg1|cyX`&llTlB1-49ob_8VvFOoktwMI&0@$V2)M@Zx{2S zm23c4X+}BLla*f!{;8;s*+-a>yyKZQb2}7di$TdRv4gQ&GjJ&OJx_ztg$$-YCe^s$g^_T%SpZqE13Iq(a>Y4td%XOYeiViT^uWk#)qTAiqou-Bx)JPzPO zzH57}jD+exnq(`TH(uH!Xx7@O1riC7i39DqO@V3OxgvmXQkVuG9Q{LCaKYrVZ-pk6yX6x88gGUFCI@{H&zH`0EQ{@9*{d4e{(YFB zrG?EE5weKFcOa>mS&?UMm~TN+qU$j0rMFt!xvU{3KKzXnB|Um)Axi|vsdZBJX7UV~VZ`4eGeLq_5?5#BkEA--F=A}D-#+xfqEIfoxhPgb#^eGkTiE; zph`0LR7#=gCttgR6+up_eTwKkiA2{$2!QszX4h*< z^Jk1<`Sg3oKW3f&K9F5Or~Y6@IEza_;H-Iap#A3sC%yEKTn?aSuI3fsr27Z zYFGEddi{CcHI$f#eB96ddNg@@NWAH6zmFf0qM%ed_9q|lRq_L#<8bPjORz9%U6(J) zrr#Mt?gu}a<#}rK+u!+hTWNzk*4`gQM0dtMWcMRIRTm-p@i#S#iY3g1Jrf#S{?!!4 zh@DeO-hbd9+*y|;Y;SL-<0l%}T`@j!HS)`8``#!1;H*6Cm^oa>;y@ye?D@r_es)bJ zK@+V6R((clH}?e_-=rjxa?wb=E@0L0@H?~Jw&PxCn(N6=HzteJ#_*qZ(0PawE~;B$ z_<;5q*FqfNJ)r&~1Kur^`P6eLR#ZBO1+Q-Re(HEtV0n=aNld4r+mLvJJBx#Xuj;zW z_GIwRyq0TwA>>n}fMSy3Veel0vbONLD3A{-pdC>ik1*keGseEdsxBjfc7e6*Ctcs@NXHcb=tm zCEUc7PP@EwwOC>=9cWSic)%oVWw0{)Bn8?@3bRW!xK644JpNk2T5c5fv5;eByUDJV z1jVO@S!(S1La`~%)Wa3cbxvJpX^b8I05{g2R~wyZ_>qhRKH4);9oAC|+Jt{RQ!G=~ z`lZ&)qQ?x4NWud_xhUS*G{2D8v8>q2*&vYXvLg)Nhdse3jJl}F!5%@J$L_aQCy!dh zGh6<>z1Vr>Ttr>-DDmu2)MYv{e#qRk=QojCAwJ#_m+-q?RTGH;$?o_c^MRF>&*Wvj z`;M3249aqy+`xJB`SG4d*Nr0EK%z~yGyK15ybgN@)1matte2@ZfAcA0JQn3HVbLvQ zI{a80tR4@&9k^vO8Yvt9H4h?>(9U@{u->b!rwNnn#6HIzj4+V2J+eMIb4*d-;~^U@ zfN$tt4t~FWkiyhgSR|zG1P4@*Q$fbBIDf^bJDOH6?0^3&GOO@~;~k#zg_nG4$ojH> zx{o&UZs#)81>Qyli-4tsQc4A`h70A~ z9}2iOnvBfyrkrC(A*`tKg(5q_jxR@fvbsqEHfu#L%@^>u^@d2Z!mSK(Zq%~OT!WHX z<0zLn^{RXTuP=*ru7XjpT`KCgmhX&urC~LadJM|436Vi8E^MyP)_QfV0E=l-M#0|0 zZ#8ZtsI9GZpSVvYWn9JPm9YS;@eZE}!{o%##Tu~e=m1_#xRf@udQzp5_)&PY4Aus) zyMpAbR=~2d`L;+-+ltp^V5FX$x!YP+nx|u2jn#{a&J=R7EZ!zQOzM zs5dEXq^^Yw_zPuZZ;ovgwL_E3V@hXsZx8zLAy8FOfCJyn2nln@0d#!N%Ir+Gi-_`V z6EJ{D#04ZMizi&j;=>6Bx#k^ku7q&yWJrE+A){HGS8g3-PiAJHr8;#%&!}V&LX0Gk zT7zrlhBQR&*3KB@2RJ@au}4H*t*tJ^F-ejq1g(a36nt}7KYM~Idr)(ATL zIO&Nl83M*7fL+B@lcYe$Oo@%pAU%^BLA_*Ji4w0=9Z3U$ws7MK~lm zRZ%a9SaO*~i8PXw)Zdom5s-*JCL)H=Oth+elF17rM&xo;GHwrMuGak=6euSjm-?E8 z0**(*-nl@;lac3@5!i|xu>I1YTGjs{WU778ra6zdMD|C(c#UrT*r(kPb-F=lUxOw` zE0_4UKa^qFLEp77q~kH|g;DV)L5qD+Snz}bibTtnzm9adaloH)^5c;A)Vd0(bPSN; z)r!#ltk`IWUoM5YrzOLChZTWXFRH%<(+drNHE&R_0ic9 za&T~K@$FNW?7Lx!0S{61tvIWss4no$SXpLUF-LZ+#?xBWZ^iBKslLDHq}C#$O8llT z0QsnGvpzB9`O>gNJrYt+E}CR`IUqQ5H1eHr$~VO$(oNbEMD+MLN@wl=w`25faQl@4 z_-&S-K9xS(tYWz^yf|@KZw+p8@u!OZV#R&Gy?N~H_&-#R|DXKyv>OAt7Zzw238CJg z9vt+al=yvZL#BOg!+PaIvogG#wEOfSqts}hvBLb*lmX%H>hK07YLu25SOPxZa_K2Q z!wGYusEyG206awY4{Kk@zbjb|)x-vqP$q4#4~Of4g5mWLe&)$RKPtfWO>tYc#TbsO ziz0lk>x+5yOoHp_Sr0^y zCp(t}q(xM44hd?-=3Y%9E)}b4d_nBq^0^^4>QQ z@Lu765EN!(q0r>*&X)>G^>V{FDuvlW{cf_KY1uPHpYhHzbtbl4@=5g(`Lc1xc2_aZ zJV%|PmB=>o-O7QrhLgC>F+y2vhKHxWnTVeLYuZ5?)!vMQ_!l^=aV+r}?3o?_{xu-D z7w&6Qj6*ZqSe=$eik)el+wbu zbHay4>{9sb^co@_LqxE}O&sK3aS50F0PYaxDT0M^}@n;M<<4K18?xZb5Cd zEnwus->jlf$mnR?hwq)ZcR34y4SH2SV#=^UdtWlj1az}1=f}T1Cam`&?H3ufjcu1- z|D{bpU|hw7AT{f@^2*CouDM@34AuUkR1{CDLy&lGsr5Z6y1(+{Y|7mL%uv-oYvPx1 zdd2@s%|frHdAg3v8vZj-O?`o|Id|s+6imF|=Gn0&&GBYzrIAm8Ub;IfQ(buKq2^eO z`ko{DV$JK?8E)e}n;#+)!7@EE)k463b3d)p-tlUukQC{46ZG1Tyd&*{ZYT@I5L}9d z!yMFn<_QX#&Va@~j?iZGm%- z@aDpI$oo79zq$VRGakk0h}U}6^({6$Vd^J_>;Xvwu^sqin-Cbl40B7VHXyu%|+ zR^SHOL<+bzz_If)?Dch&?umln1>fnx@#Xlbs0QqDKN*xg1)c7DJlh0Xo5nwk{&-1O z3A%`W@>SBjqo|6db9{E~`giuWR!V(mgBy3dCXnfg&jObeH~jYy}j-I)7v5;f4+Sf5s$Fnq== zu}+dMS;7m2h=n#+kXD@^tlqIoqaXdRIjNv%+K43afR_~seLKlAKQ)u|&)YBtRdu+3 z(gew$1O()*K)JkFXkU6&m5=_OshhnMO+~A@LFe|2uj>nKovuZAJA2G73w2T{yPNDf z%qyWx3{q>eTV$57yz%%52Ws-MW_)X^zo@0{Pk3DR^ zUaAFags<3_+F1j$b)Uaby~s$2;Dlj|Emb)x;Z$Fk%UPvyS_!)jdcVIB}cK&M7Dd>xjkGyV9XB>EXx? z#2(eCfKnMyPkLaPep~<*sj8cDbepkts*`n?5JB8?Ve(1p_ggP2PB58Wg> z1CS4VN{eeG#B@Rm-5+`uLJ5Jw9+BwU`E2Lo$kdX&xY|L!2K_8)e-^;Q=j}3`g(hUs z$grSH+GY|pRb5+(oGszG8h8$nS4wBk^ycv{Vd`W z_e6+wwwLveTI;wh5^wdl<>6Y?VH-m8)M2p<6`e~%XidsPI#%v*8hn%{TqNzeYntWS zB63744pq>+WQNauzojH#{TiYR_gKh_VP31UtL_nzn5-CXeW6P{23dBrLYv&(?O2OF zPsC)eY!dw1kJTO5%6)sPD;za14zdQz0ft94Hly{|c>YdWnuvfQ_+?%a#EuMZOTU5oO5_`pb zbYSJlFHhbBEs?43ED7l`;rA&%0J+0{0qUkUg{qj*iyDmLZ+JOe#TZw_69hhDke;o&v9%l6jLXS!U>Pe@~w@5(w`6 zX9Q`+N^ws>;4YNv=oU;lJ(THv4tK8Y=0Ky~!u@A}636G3?y=Z#(oLp6HN>vJYI)?B zN2{;8<{I6=dr|A-G8;oZ5=d{^$Uyx#H(ngu%tR4nMg zIpG1TQW;jtRhyT0Z$zHVxija&-#dI4R`yl8pRh!SkNF`MJtU*)yNge;ZO0tU9>vqk zzhCrg&0n$H8@=wDM+7ELlJz;v9d+O;ko2%yu!FyBoy7>;cfD2CzD};%avz1`0skX< z|M}GW3LC_wTos(igfkyo?`;9ALz%}1iR3&-yq+q?zmcO61)9fT#-`4#15e5N#JlN!C^ux_};&^hhe6@X1 zoRT^pmFl0$&|x`r<_ZS}Dhgp8t+~vF(7SB9C1D9ZrYa{y0gi&f<*uT{C7;+#fCM*4 z(X62XoF+vIUnn=a5#(ZQuUL$iUH+L_QlkTw8%Awp!0wUL%>|wCV|aL(7lvgc1o+r% zMMyTR)(CcLfO1|^NAKAs6;vncy)U|VF3SHH_;C_8P>!fxFs}9K&{Yi1c%F4OUk{&N zjDZ;w4Tj)2lip2tr8J8fQF6y7p)Es5)eVn{XKR+2PdlBNntMUp`U1MlI@#PSalp~< zX7;w!YNbc1PUc&a-x#hv03g;t9nQD`gvmX&$*bU+;{geX#{y1R9qgm(7?>p;St&6i zOrsG?D+Tw-sCjoO$xp9QM3`CJ*qrS%1Z_q!Qudo00+8yzm}jJ^vKR}RY5Y0Nx4=8t zf(@_2+NnpF|%voZuwMJ!CGSm1dQ013@VXk}L8+m;V0Iklq~7}1|= z*kcHvJsVoeM!6s}>a40Wy%#azX+h)9;skG^yJ@T`dntnkpB+7Q(lR;G+}}>Q`cn`t(Lq%ha_gyp&n&? zW!eflugfBtp}n~{Zl&O$^|uXC98TF?Y4~&r4&|x96w@BG>i@3$W~&n0N|O=Q2}qlp z^58FZA~Z&)v8B&mIPBMDdaqG;!7sCpazf8Y z`nDw2vDnyC5AL?%3-2XP8@@J)kHEdMD0H)@_S^D23xOSe^P#x-#^fY{ze%po=WeqY2OGQ?bthu=9V28Febq1Vuj zN-v;h6HT&u^fg4?DytW*g-ptB8ou7iLC^UXDZv+5G-Y**Uh?nr)EmSPg_ABo5k;^W zV25@^KSDbA(cB>h07d&bb4HUN0hc|{^KR`_-2HEzIg{G_%^2l#ynjoFar^u33gQ=M z)sy*Bhnb#ff@jXHpUj~y8vmXsDUb20j9G%E|-($mfo%_NK z^Y!-4{mWI@S+9FK{O6|t)jRrf`H&w{0hOKz`nhMex0Fs8X+81s7_vVx{MG!KJ)W28 znbs_7)5*^J<2zD|QLkt-X45M@!=u>?6-Od2=ogc+Kk z`j?D})adbVa<4G*TMmkGJoYaZgju4b>U0ZJ<9Ck=J+v)oin8{wY|p8}ILi0hH4=-; zF!)z!J%vRXvY_bdzX_pQTJ>5z<*=Io`BI=m$mgA^!BodG6G|!y)H2dZrqEu$2belr z7W%&#>e)Lr8iAGm&Wd^V3v&20Gg5ua5G^v2iZCVd7hw}T&Sz^GZ9r`nPBxBMOf3s0 zBcfWPPZ^^S8X-vzS-9U)a~#@g{Sj@YklVJlrZ;uTRTlSiAF~tRRjg9c- zqhDv!ufo}+&CUT6(@xJ#5izSR1@mq?pLXU3*K>T=73C&+E9xlBCVnV$a|47(jGnsR zC$Uj2Lg(IYB7R;PA253p*P#A@GK*!$SvPpq<=rpM$*=9&F^Tpx`zO6>k4esS#h z=4EzP5;gt-*@yPmYCQy`oa%cdH*4H~Oy-i8W;;v}Rqo}h=&qX(lnK9jf3D|9s2EBR zX@^17b3upxd4mcKw?EIeYTLa&Mvk&aMJPEGj9-8W`==%0*nZPSqlzUpVlEkjF{W7g z)U_v86Tq=w&4{FygeipQCGGjJA`pHlmmZ4_7Eoq_g&Ck zV2VjBo67E=?hkqK=2H`%%BaP4u`L-PI$OJ;U~MrGG#wRif6?%$n1GF1*S314h@pBl zavC?{@P`pb4W)xi{^s4!KnLjE7g%y0=pZgR^F#xzjsg04Rp~Olo6|OH4+_8vv6>}~ zf9^`z!1`NrtmKh9EScO4`#wosHPC6xVpe*RJyF5_#ZOv#;XwAj4-N2pRkEXqGTPxW z0c$+{0%p@-|GA6p!B7qz#$;TI+b)}oS#?8jCG?^B03u)|TZLY8_YeKSJ`g~iN*r0T zMR0`@aDrlCZSVPK&W`&4fBRuxh1xJb_Z< z*sGyuYpe*9>$ZB;mG7}u&41;SJu7j5v694YmzRsC_#5(%5HKFUsyxRVApvc5=eL&f zLT+8vV4}|t%?Y|6hcl0KbrCEcPJO;-@@ZK-oRCX6uWH-X~){)+r_^3=9-#^$sQ!lYWa7$#5pI)=GZ9FI}P<9%_6fh3009+W`R4RIW{%2QtH zE)Z@by_8ViB~8?w)uc~#Ae19KBIW55AWLsBkM)>bcNW$=K<&mb&6__(<3J#s+`-vMfgR}N0;6b*DGO}RCE?>JT6b( z1cl7Vhh)lx_1*O_5DtJY=B6=BVRvIVb!O-gy5I2=e_mHe zQ*VtB<3TL1t#NnQ9EjEB$GTt67)dY6qLK|LYV0>hSQan(-ibGfL}h0bOp$l$xJ)IJ z(*kJ%HO0dM@z7kmPo$|=RH>s47F^aNN5N#yOE87uxE)X9w@+e6FMjEp1NW#(*I0{OALSRT1=N8>V?g|4 zhq3G@9L1>Wx4Vyug4-|X>gtst_X{XP`S&{<8cE+N@-CqAk76Cao5GsvQ{Se%j4}>6 z=rYM0#9dE9o6U4qhg7)4FvE%_RlJaj{&NBVUe>7Ougfa6O{6^(Dg)_0QIWmPz(4C^1&j+ zQhrrbN-REuja^uw+%+!P>>`ebBtACf8$gO+15Issq$gk_M=<6my#>o@&Uc}sx~D|G&)(`-#9xJ|7^i} zZ(Gk=9^%a)&6$|ak{;wt6hvTp=QaFt^%251ptM~jP;Tx;kaX)6_iOA?Z^<(3;1-XV zMM;I3wPvsM&bb-m+zH+y|0hD(Ux1)3r_6_bl8ErsDVhF}PWD8baoJmB4M`uT+E`%J z85n~J&>#%3JputR0yYL)h%+c)LfXIuM2({Pf}ic5Jd&Tb(}fRdR$&_kRSL zyibHp4-S4k^klDTZC$C{p5R=43M8QAe)=KkX$O-*WH$7RDnafbl;Sy89pQM6~g>Qt1^ye4#|ke z=#$g)>S*Le@`GP4nvn!U2y2sC_Filkr*83&V`Ma22{jb5B{QyIFX!aG))RNen2VRW ziS1hJ_d98ZP9U}#6Fe)KF5s#HOrM^~a!#kGE)!VOhR7?L}x zHcFa_XvknFjBBT3h`jS9ljkEa!NH?g7i0G{n@)DT8{HR{VJ(rJ%S&{ZEo1>r=;9}j zSV5mNw3$?2mLaA!25mK}$CFhkyp}c4B)3FDCz!UDB-BHlmqU}#fIkun6)8HEk%*|C zZc9+VKA{3r$5Qa2@p(D?5lsNzCZcnkL2wI!Su9{Y_qf0-kuReuVU`!?n>BR{wxQUZF4MKvQF)d!k)nFIMt3gXUBV-{(WKSsJ*J~=!76IB8|X;h72^JdBNPk#bKPSo@c1z^R0NCs3U2a ztng44e9)t{R086IiRzgrp6|P)fV`wgtJDA>65XYO8Yqu(rN(VAnygivuPWQ#2~Xx} za)!oaPQaZ_UD%9*n@9bQL?ho@inuLRI7axRBJ^4tq^Hpna0gIxnR@JcqO5B7pXQx# z!C%%M@%XMd#CZFC6YZ;&L)eO0L{4;6HqWMFAh`zfDPX;KeJNyZ+ApWY@vDbw<|QB_ znGa$N#Uu630BDE{Bp9+7)qHN5F2DdV^h+NS=ysv?7x9&Q<EyNRyi^4z6iPYvg%jRWdVyheQ^l6-K`vJm5&b)Yb9Azjh zH8@OwmOh0grqWq^ru{q6I*Qw%<}zyqcaF8$CYqMyW!1Eb9SOo>!thIsBQPM!{ac(v+>oi5{VW_vEjjIM3@DnEZYfl*4@iiC znEO*sV;K#}a^G9#97}ACwT8#A)kx<9V8MJ-sSo^O@&8416-cY&u_zT=$JYt&b z>-F)t^~tSJE?*`<(r8IP4Z`^*n+RO)UrnCwMrkkaM9@mW>zSymS817f7El?YD(!!?4&SrqKRF z(&+OnM4fRNzT~s~4s|$+laJ{mJlG*N0otla>g^X>s`ITC<51p>FZewGANqAesD-py#GfDs~w+wJ-UQGaToXA zSr||lLW(1A=C@Gn`@?;+8cg$0ZTk(5!vScj?1}TL(xKx|!UO@}^k<{{098lt{~fEv zJvgRHqzV)NhG~OSH0U-^J3G`{zszFatmTGbyr2@Yrk#CURlLqHX}l0&YB%eJgYrp2 zl#CPaOMYpasm2Hr;SKpT0)A^ugT!FE1(3N5;PPpl7U<<~=4?J~*{J_F3xNN2Q}>$oEVSlte`ZVQ_1(a_3eC$ zg446&t{ObXuRZyEBkT~a2xR-PwTz%fNGYUyMiV=qo^f5^1^ZAB3o&dk?8Q~b1WcU5 z>6L8CN^H2zmX)VxgK= zvo$no2n%q_osMZ=K})_TJjX)TzS_ZV_F&6Cv_KabP$Ts~s7Uje2kUbch{M!^VNt!N z`8mQD4nSZS!?BN6_vM${N~tDdfiP?1H4j>frekdPk~;aIs+li2pr~x-%|}_YN!mx} zpDe@!3{Yq2k?z+?+~}`O$g;0>Zr9NIen&>~`suZysZ3xlTc#Ce8uTOK1L{^L?))G# zDz52QWuCLSD2{4Wj@=IhFW>ores!D>t!^)~Wq}LF%Q%1B^Pi(F&M9W6Q>ll@_^?~< zDM#C#yis;^rn!+3A?^{(WXBDSdDQ!9?q(9`7J(`Ju!8knMHbt%b&i~#Wifb$l9G?X z2|nYp(1(2a_`gf;g)L>IteyC|!zBb7u6kPCQv)>R`K%_I**p$Bdnp4+RJ`moLSCRE zUxtb~ZXtzArO!x^g#t$*GXGe}k1>b7_1u zIUi)e8A3-u|eRkJTP+gcQ!g8BYb@OI;$Qj^v?oZ)j%1F!s2iHFEWHwm7%>fR@M=8vh3jQ!w#NaI zYe`-Lz+76eR2^q?7#EKWMT>iwECD*(a6Axoy!3TXBzSiE)7=)ug|LY5(I_7u6!WV5 zw=+WL&%t{qw2P<%UGQ>4Vp~UR8Nf}+BB{W1%X==2R9EhN-w$QUBC7qo|G-5V6`)<6 zlJZ*zuZ@FM$b`7UUKf8amc%QVWc%KiNC%Ub3`T;7xWHE4>&tw(9iRWDa{XnF^rL$; z;_m%W!sF3!Kb0fCjG#kUR#NAFUq9TYElK3x8p&72uiKy)nd~k;KN1B(cS_oJ!P#EN z(2G!yEJPit@{bziGKwAuI&dPA?n8T8#^Dzpqw;;ev=ro|BGnf=pgI+@xx;|QQMswL zGgzMf{BPUeiOXppBiYMYkB}v83l+pI zd{*tSO+@Y~p&y5jvkEIZ8dg~%M^F>*8WZPgi-cQ!ye--Tnq_1P#J16KEe?N+wH-5& z+(ltU5rZ7A3h2Q#jKQjw1Vvij@j*>KSLo5k$+ydE=U7j~+wc#)cG%|}VFjyP zJw$cxl2~mHK$#CYGMbJ6#mADh_-kF{n!?EIbe576VG*(ZP`N0e{{U=89J%hcMo_#iw<9er%`uo6(XjL-YblEeun@Q0HyXMKoL-z9bv;I zGU4KLYsvX4W!fxl8y%aWVUl8<#Xc3I1;ej)KuswOj0dCICka&ByVjAXV zzzMYfXuDl|@h1nlF+_Y{hI+D^O)ofG0Ur>5F}kyJMf9&Wu55w~6wj$t<_XcUoB-HA zzT&v~To3r8f0pb41Ee`sk1HH#$n-R5(Zm#=kgJJiHYPf(DKjJA(0?~0xYTUAHSoj% zEHhhY(tuQ@^m<>PB`bV>cQ6u&alA_Ae^>4eHJ&JN`H4dFuSv~%9gPXE_|s$Rt|vP% z0}&XIw*Ahry0DOpn!uQu{?)T;ks+PP?~D&|cb9UyTA%vq)VKy!Y8y!P3#$Lp&42a4 zhQa@E;5F2`_UgQM)j8DR^Y%W*(b>Jx{x&hR91v9eboP2WA#(Pq>tSM@YwbSnwu6(@ z+cn?kE-Ik_t!R7oqntYbUn2z#t@SQ0vlgCFgE81`mO zS<#jfeI4BhkoGO2JX%7`sIyLk7gKrcm;kTd^plFi*3jG(n zsRynj;v}u!v3c#iP1T-vThr~WK z{Sl2uewH5J<4}C<2f|zTqjVchAE1y64HJ6G`q&YNE5k(Zis`2Y3K!pcV7?_Mo__L< zhZ)YW8penhaN4K`e*61N5_WI6g#(e5c;Chblzms`)?4g2zWYLvk@{pO9jQs16hS2* z=fr_UAY09Hhl6l@2PO|n)^iSTxTeZU(w>+#Kin&K^95u;Rfs*oD?K75-tv#+(4rqo z|1Jg4c2ScbM3gp%)CD*OcqxgpssEvuN=bI`wE+zKpP~=R;LnMgJZ(oSm7w0=%_?DdTjVT{VOC{F$iERqe|{;6ft^KZ}XXAt6|T zxzdYbU66vAsU9+sxpxsev0KB0k)gk?SFSF8ZL83U3?t!2xIS zlL(w zbWp^n51nWACfVSN4ZexN{w}O40??vOZKGK3+7Ck2B~QmqG_Ykx`jYOLQdvu`c=qdh zyL@nT#_kAFS(FRoliWD^Gf=QZg>5xvXu?y$USy`4jV|Jdl z#Tlwpub=Sn&yJtI#|-Pkv3}!nim;gA=bz>7Qfv?s#ICVJKzXaTa{Rl({bKBr3_G0m z34g9{1Ex-!|ATyQQ$B|4qG;i0vQfQ>qf)l+RWI4V3SGeQqIyq17bWbbWNG-SnIz{a zUH&+UWDhd`$*B)%WQVMz!4v)z+d`nMh`-*8zjS&kaNiv8!vxU&KIZYMM`|?FP*455 zE7+~E0w42<$Mjdf9pWaZ4lLY&A=9F!gCK_}jtjCSZ1bO*p}=|eg^hSmQJk>Op#u&@ zfbT|y>SM1Gb$;Ol#%8=S-E%0y-83RYps=A^m|+J0rR6WTs0EXb$YnX^ru1mv@t_J z^oXD$Q(rUB#xLhMp*M>NSlKUxCIZ$@Br_3DHXkTdn5XM8&QJITWFoCnnVa7vto)jO zT>Otb1w=!Dh%vfx3I84|Hy$gIVfXffUiYURWahWXR%3*hDPE>2{#CyoR_oo*rWxI@ z`Cr^&*!x7)Gqc*{un!!=)28UM%9pqCbr>k&WG ztM<%0zVZ*<7YhtG{M~PCI%XydH(fqIgaY22a-LMi9s^h2XheOwMQ-Zj*BNi$-d{*6 zy1yOPyw3)uK86I}p65jd2|Pdpq;vk9wBb*jSwQ1xs&!A_mfY z+4G_q;}$7$=U8emU{91HW#OS-IxBNI38}!19$2fOYk!0zVP(uOh(F%~v zUG&EEg}Mu(gCIOhytD&mH}_BEiGPPZ!QY%NlU1tvKZ6#5G}55z?#r#QUpWDM&3J;x zh#q>H{DzsNUy#a+QCW(0*I~pU;$lL-dmjI#^5IE%RXuI-K7c0{g=tF?a=3%Gm5Hs* z;rra7xLyEg+nbefWGq1JC-7e4@Pir0-_q?`#GRF*u1^Ic9RT#?nSh>h<=6UVZ=+)+ z+DfD0W*^vN)fE_l5&1sSRGeo=($S9*%)(zZYA2yhrs{jYUhGcJSA+vm z%uHLqVlVB>diVFhiThS;u$H+rmNW#A>x_4_0dO77ZTeRR|J}|+m}R$|ly!Khbjj(| zO2D1>=2xymA7N3FvHnuiV|4f*-jLEs%%kU06Q9_&KSs^A7u_nR;*H6G6Qn=f()@lm zSrtiEZ~+Q20?lKHGexD3y3IU>#hnp!@Dy?*G8<869$=Y?o^_b(5h?>hLdwp@N*-1W z!!v201hIO@-t*zVsY6TY$!!V8Purf#B}$?t$PM+}-u^o%5e_?|qvut7_NUwQJ8g<`Cz| zvy=~FT7C*`dtlUA@)HLaag4ZnzGJd1EvNW$ZM^;*>pFfiSyG7!aPpPTyPDGx8^f@>(OY__$`DsCyO z$twKSHWx!WmF5!1+2ci6Jp#dgy)POG2OlR6*t3b;z~1S0;sA;H$+uuWzK`QI$Q924 z=}*h7jt17svfFvHH{jLt5bbKb4HV_C^_dXF<)?K_uxN#C(=k7{?f zk8gZ0v)6VY75C7IbP=}GRz)x0*4^!Nw!`!VmkIyd)>c;?qnaKYx2EgVlW(tjl-rSF zKG(t(0xMa3UWV=YlNE1$v*kj~bXIc1(qoxV`);R~;afDFm)qjy#m#QJRYCgdn{%uZ zW&6(Ye?`jN;2SvY)MOyIYUy}v;RN)o zn60!LYK&gTpD%ETe(X3W?ce|=V%$|_bJ|z9zod6~-7Hv|3;P@1HlOTJ9(y<}PRng& ziuoC0i#?rf(RfYF%_=a#y@4j+0y&2J!M(QTw$(fSm!Ia(hp+eY_md@lxnoha{n5TR z@SbP6w|i?Z4Sv6Li|%E_JXTKE##}n=yL{!^ud2d$c>;>gO45x5o-6J6<~VS8rx@4P zR`(uHPp#UjY0k!FJHZ!j+uuePMu%;=#MYS0Y93Ra3~`3UX`3|ku>qZ;#pri>fdc^U zJe0`gKf$py-=Enf80kWXiBM%)RqjY9X{;Pt72qm)mEkw$Y{6slQ$6^pM^>7lMk)*O z(plc$2T)NBI!K_o-U`4&ixp0Cd!>mE24Xg`Wk}sv$IPBe0-4YAJav4pr zgf$`0)?TrWwA3O8Gy(Nw-61^%7b9BohVY`P^ZsJ@a*liu5|3lzttCh^K>IrE81+uQ zD&C0MYbgMAG5^}D_X zLJV~Xvivgz&F1%?CIiTOp8^7(00LD>j8I<$Pt-5ja{BR=*YLX3x-!2gbQ<<>I?`PM zD1hId(xH!*#$+=ZUC6)D8Pp2eWk|~`d${1`Og$sC2Cs@AdPYc8Pfda@jG}1B-~H5x znQUIQVjyiYUY*yM3p8LJ6k!Dx0wOv|QU=2J7W=9-D`F;PeI4X7WwWC6p`*Paca60V z;I!BuaQvX;Bi)v;kO8cA3f_7AULWVSGiy$B=k}7p5rK;fjo8LZ#01~1%KGuL50C14 zO5n>4pH7^-{ZDsKe>WR15RAEb0D1s=87P~pJD#(>(vZ<_tSd_V+j9Bh9&RUmqjXBS z$%#gB){+pv&=tNCj8)FW_;l-8Ks4M(km^+kH5FC_fy!XCrCQ=0_ZczG_)Olzgi{n5 zo*_WUP8iZk4q_3hNUL1}X?}d=q)-Cy4Q&5d3as*X_sCk(^tn}XKsD(1=9Cfh`hr|^i@5o@~{){dm<2DZvEqMsK4twV>j$>~V zwILVw@pdmAA2%Bi5~i~?X1`Ttz1#y0;}sjtF0XoJwX~5_p||rVyNy+9EdP@TYeN8K z=RAS!ds_L1cybPFwFEt6NA!uWBpvAw`(>`gF>|LnGxPq`WS zmxOl6jpI}L=%ByR1js^R0JSH`cQF^ci5R;E)?teC;|3sV$eh>oD3()4n1?>Wy#;qf zylxXDm(l6QgYlP81qiLLA^B%#CY~8dCo1#~7@e}Y%s!h|PFKn|Z`#ISK!#%3C%c^D z1TaFz1e6U}>aC~~Q1`GSt*4HQ zftp?a`9x-RzSK3xup0jLaxr538>I;|@q#4$a>~aK7WS<(NHLEGieGo?4;3=(n`Nq< zA`d0g#^j2qU*FZxvi|szK7a*7g4xP!1z_7UM4ZNn^`hh(MT|K>__2&n{mEQ54o!!b zOO%zmG-*Y>8q&ubZqqD> z6n!qBd*{`%yFBo@wM>e5y=St^Z`a+|^5Q9V!rNla^h^fvEu*EMul*c8G@9>WW%YC{ zvRGhT>}6Bz;BA}bu0iDBAn+g4e>D)1V+MTA(Sc%&HM#9hZ*Ya)5SDD-SVGP!l3^! zB70+iJka{3?hKgOVIAWroUqUta}}+Y1!WalhV=1d6dUr8FKMX!9j_chkYXs^Hs_QC z);zr|g~8td*Qcmw<$?#099WC+cd;iDvZy0BTCDO>O z@Kh2b-~)LyQrZU^`OSckd_bc7*+Zs@d-+exHxVBk!9Q(iHE0AMnS#hLZVSG%$Q~y< zlNz8%8;UB7>f0H0RRv$&u=#gdR;1*DdL)P(b>~p&{b#xAzO&UPJ}L)Mf68Gv7>+nT z@dn+{ChJ@|z8IOwG1w!5H31141B0(@7L$~0D|#fdl&|c0sG{Wwvdw&#^P8-`govSN zvn{Xd&GdSoy$@{TS5jbT4MO5^km0+;1Xfg??uh%!k)4se?*Z_6X z?p0#XWJ0R*wL@dk>|j^GrPaYYuxm>g}M5#$2uLd&QOLP{G3OD&a zH;e!tS{d)Xn>G)Vno|iHr1%yn8fRJ_^Z8ueInK<8ocn6>i}cUO0^?o)o$9WtUmkp= z^DMmbtjXMoPArVO~ z;zo}DIJho~{DoIh)&~sq5?EjzBg)DlQOu0OL=xp^$pjj0TB8&8X>>-2=&r zl>LKj1Gec1_FykjQxKK`MsdE!3vAZ-b&W#CDK6 zO2A^`1m4>}k$dmMqHH-!f`7~09~#p-V9$OPfwOls;9H8QKVO6krxr1Qr2=kU+j}S) z{L8PKjPcz$x(PGNtZpTCWp|?k^lS%i$MIGYx~0m;wpnk}$&*~p5A;h>Afgc08-vM~ z3RGVc!(Z*Q=ID`5Wa64jj6Vz>e$_7>{qqiz{g?!+{sQ zGc~a5Vc`D|u-+I0eJCJuPJcjUA2*BijBrtnEG8%$4uY`906kkK(vw4OutxJ^X1od$z}TS;u}6 zuc@hdI13T;-u!-LPq4e(FH}2C z;n5-TNB7S!q52N|WbG%XAsA`KzJorvhGW_bQ@|7S*>B#g$PDlb+qNICfuWw8*Wz?j zT?Y>FX7#Zd#}Q}cR9s;wq}b(pL-LFC3mz^m{t1gyuA5)~WP&enpmkMsf40SuY9A`Y7Vm!4Sue-&+kb(8eX}8XBYGWJg zV>+i3dd)mfd9=9%8?7^x?oC?BgqV@AFW%toSbnMYQJ#pnWmzO^oX=v%s@FJ=iy!zd zl%u$ym9`VkVvu=}z?j@e)ZgcF5*P|f@QO-&ReHz_gI-^>;WLu*X(w0B=JZuOPFu4TCYa|E;ZgUmwQO;M+t0p@m$XQ#GLib|cyVIxbW~ zNm?iye=^biZW^D$)`Pa#%!i_Yv_|^yk!NA%%sd4#{VpHStAC2UCWd+MbPy%I!rU%1 z6G);@d$bkuNxzOs=SoEz=_7p>EkKjCQ|40zFP?#UtJ;Ba-1XLS8yh`=j(q%IdMB0M zmV{hWv+KfGWKB$#GS>BFe#BfjhXUaj8By>+H{tX+jJ|sg`2&*}N4clM@B;+ypDe*8 ztyIW2?Yhjl*&z=**W@p6k@2OZ4t&zl?lu6IF~soS80@A41;1PHKYus#y5`2IxZU#}Wo>!RvH!sjtID zFf5M2V5~cs(-q`fG#6Pc8Z-dr+ay3>j5s|1iZ0972Ts_Bqk=njDKp4aA-gft0mOV?L`g`~*O9Q)q|Q{zAYD?slB{?iUAfYWfUu;DbT3T=$A>FgHuns}fxU{Z^g z4i-5|OAFgEL<0P&F9eCt&3r;s9e^c`QcH>3N*(`OxkgsubFfe)9^*c+5GRZ8NsZvT z#KtCtk$xr5o=&<7FX~OgVlkMlyIfivB;4xRWr$hLC#y_5a;XerP#~}%@Uaa{NV744 zZN{XIq>t@vQ7nu;T9ilkm9vFa12WP{`#k?Y6s6UDlyBv7T7H=t^h=L^bS@Hqyd?y0 zP_!%_QPx|>uSZ|BHr!dm&3wpm_0m#^lnHGe9mXKk&!A z|F3sGjYN5~>sCfHF|!=23vXiO8WM3KHzA5Yvj6k-TQ?RjdVqfE9>oUvcPt{NHk(0p zff(xaxyz-}?uH3#FQzhQ@>H63J{?)&~V940lA$BMeA5k3L(3X_(^88@I|ITvEI#$2E=z z16URkQ5O@-ou9)8upH3|=>#x7`y;*r$Ojv`e(jBKCrX%%8*lYs;1&U3lSrPlK~9)&foO7KDriIlhB0nqRgC)p)%FINf<7qgsFhzPV^XLh7n)ah=%TDkY0)L z4o|*oH3g)TY|`Qdm92kwl|l#B60f7(zmJ<|*{Vwm2ME?0OgJfZ_1OjOa$a!D{~&ei z#J2s5tT{|IjVGxy?~B6*uI>(^R(E=`060pM3KjV!KX6C3&c)h&Tmg^RDDiN?Sbu(a z@1neM9sn5svE@rhnW|P@tQzS#6`2pH%%4ta(qfOJZ!ow>3T*>M!9s(jv_D~PC(CyV zxm2b-T%DGGM_xqhk#q)_UB%)b3UGK(lGfu5QabApwi-X2BdyezyicKR7aonG%K;4> zPQMs-{zP%M+g1g#!;7CmupzzR^L;LAv;LSR1{@IwMn2j^2LAe*`f9hZi&{4z8-P|FE$Pw0uj zkw!;mA1ai}zG#qOza$=3$kxs%m?*GeoZG0?%yv@K%$wFC4i$K3oB1z=6Rx=~dTwh3 zZiq9AlO3A>3+d~Ym{xW(fQ4l31MHXRx;io0&yn3CoGekmr>6V*>Yu-o^3RU;xv=)x zWZEa}9tbuIhzpBEKWowhAydZyN7a1xDgQ#Rw`dP-HGAYLo)=x8VbL5BnZGRvLM2F! z2i+s|gyw9+pWkD0;0nAiZu&;{+#IS%Yc<%W7Yc$ ze}VO}@bXe8*VCCu)hu1*uY>8T5nI4h<17aFcWv*6yDAfxznC##*jB=pe1pz3@( zfglBd#&6y#J{Rm9TGPJhj7(#kS#^)6C=&6+8qa?p1^3Wiq$=$h?#;4jJIThVI2-0u za^JwUh8Fkkon?IHfzfF8()Ca!-$BJ+mun(<8&+ojgttuhn0Q*VhUGfy&gKp{-Gkze zCQ?El;^t19LNCpHw^4%qO?RYo=c}~pHXmzVwzy}-{x=l)KXbMah5t&&ctdl&Zwo!2 z7QxrWlS2!8II;>CiJA)fma#6yQ8;-`f@Dbuy{&d0he`L{`?B^pJ)?xd)*F&G#uiSKTW^5f#7kP>;+dge;%TJk2{M-)* zbQE+F5Y4-kEpdiGFg%lRKbQe^$}%OyaOgN=oo~r~cc0 znY`TlOa!HmG#H&KHDwQQUzYXmX_~VScx&X5|RoUZ-CLCKNr#)BPulQa405uY2`K6F~4ZY1*ojh zg#G;x@GL5E`oYi;FqHlgg!(>eERhmh{Remu7dPG8GHR;FD9_L`@qWD6Tg%ueA(lmQ zJe21g430$(z@4no+KRZ+=*u-zq~RT{yW3-AM-@~xh2g?u#d;zM|DrIUHAeLM@%o8L zpeYwKh|Ef3)|gA&U?1)%Cmaa^$23$5E#PN~TbzL+v*Cc#sIc9H2BlrSiY<+o70tFG z^%#uoa7f@P+*Ddzkw5`8fzQcymY-RL-8E}qr~*9_=bg<>SX$SO+w6v9w3-7#azxR= z0+`0QAVfBLb*r{aqAVtGvZfq8~O>34jk~ z&0=4I1dyJG#02sR!-+F=FZCygps3;^K#RZ1<}wy-Gk2?lQ)Q3DxO4FK20%9hI7Bg& ze(_|YvaaBi9UzbO+`%MdSpSp+>F){V?sYQV`4MuADy|qsit>$IX2&1g1B{+r;90E~$ov8UrzWJnJi3uhv3~g7R5N;rHCq z)nV18grX>f%8k4MXNFw9G9AK)_0=4s|hyb7q5yX^RBvr`+sdNFj_)wI^#~F*4VE-!SIvCpVi)Oiz0tUu-cy7OF5KDrw(Fc7P~oIZ)J3{ ztN0{R8If^|04&hg6*8LD$5_j=`11Zqi%~>e`pNL2vOOaQCiTz<(CGkidS#ZSgblfx zmmnhE*(bn@2Mle?1XrxuF}*t&T4AAiL{@$0IHY1!)&`9=tbWgjQ9RXDdH`b}hoza+ zgg@!UyR6qqT_(k}yL1OiRw-|4^wX_r#o1Js{e=u75QjVJg0k%weKAOjk$UL20I zrpn@xn-Vb217XbsV~ac1m+3g@&NytiN;PGmR`6D+%IKj2Fk$$rKhof|yF?`p$|nON zW!FC3ffyp@3QZL@d3{Vv(C>`Jc~dN5Cca38KqfsT*bR3mVVv7sOy81(>?A7xwl%&K zNQWhtY5q%@E0&J1aEuIjnTZ*9Ez4v$F%(uk=T8d%b^O#C5YqH)&ERD%H$6;ciyo(5@sq<;vRp?9tG zRg;$a-_d3J6#ku;1vp2=h_bQ&&uBh_k}{%CG50!kdYU@M@rNag%ug)JHtL;+s^HV( zvT@$c<`0Kw5R$ZH!_C9{X+5EcCgAh@fM|YC2=-bd?y5-Kz5T7ReZp8@9FP~ore8G` z69ocd3-&PvGmk1=pG01taIB8j2!x!gdTfN!ufDCi3j7`l@QHp1>}JB@=VRpCTWCyF znGRfaVf(6L3!lM~l9TD3$>PI%MM{K}syku)JKv||Vu^Xf&zBY=dor`uU=(W)vkh0F zD&CTm&wH|KPB>c&mf4B1G#*SuHp6b$M@g*Ni_kI422U;-zumRx;p}C|iP@Y&!{V{4Sj*DxO-Sn}W!b--w#^B& zxb-S}*1U`r6H0NRW@rQLD?8#RwEjl05TBaEkJs8=kD3i%@%GaZJnwblz7T3Aw=1Ma zBJ}+gzTg+$dp~9&}ti9+wrk2Xi#H5EYL)_5rNy$wMxcpLtjma zPnq+oXc>K6nFt18i>jnmz2fo+vK48F3h4|P9ncvI+1fbKRa_-x9~#uCKh4y($g^I6 zx?7v(wxxK7O9N$(P&+W$P^Ze#?`gr)WZ*xMvH{_b81dStf{pSJG0TYxuOyLA$XsYt zDn$LXx#-im@=5VLTN%jp!0-_`Cv9%#L(2ZXyH9_Z0d05&^i7gl9zMZc~A)e$~!=@OegV!oi9z<$TekcN>0OwW}rmZ-(;V`XE z{)%H+6eNp|2fY$tTi5;JvjmV+7FG?;5nP?D{SKfrMV7zihJBi_Y-Eh_Yt$l%+d>`% zeb47FDiAQGt)|89oZAqo&E6LS7|1^vt~>ub=YoqVDO}&*yx$D|hx@0R39AXo4@5ge z=)h=(aSQ}LfOoyX8<@T3Cgvd@acg?|_jrJVco$@f8w=_Q$D9`iQV$5BPyAo9E5%9- zaiXaf`S}G0T?JjSfc>>k7sxUfNLUlCJK3YczRLqj#Zf08F9$k0-pMB6mA^ z;d11&A8db>qjajggH&O{e-#&V>#@Cn4@SxuB{i!dP=8=58 z1YS&1GWD+o^Fl_OAy1>4fNTB1DqLByXMFugDcw5oIv9iKg60sQzhA;g6%2j#n=b*@=4d6d zR9D#d&+O%b@;3!)0_IlD#cH0JPX5@lP!jXHsFQ3PE6*Dp*baqHxInB8`ZqfIOSI{s z$T9Xa(05qKl^sY~(F1>d#@pU;lwty+36rdZKV}cX0ASR7I54BIrM}-CED3H<_o^%l zkki*BVb4q%$dLQv#L$#spW9E@K$^{ZFj1Rt#_3_I%;)lK-`)l1XwMz~zu2PxW6iYu z8wI+PcjXs^Jnr%Gi8RnGyJ2*<=^o`|Q=(~T(?Yd;RFvX!MIZslO5yi(jtZ@|!FaS# zFtPuInPNImi-dD`pw&@aR#rCjab}ftpHDCgC|hpWR*e3R6*5TTr?B2P6i@%33c3McoD?rZ49@Z!r8WJ!Ab`24@*i)qKp1dq=0|6@uqB@a+wg}`!KM& z)qO}l;%zx>o1*IX*x*-!Pp_=FaVFE@QL;vQwokft*PplQPExXzIZZYI@HTo}oV%Ko z!d_{tY+req-F;hqRp7GAU-Z#_uK4h>CU(7Sv)Zwm&Z2qTK67lJ`S^!YEI%ZhKY!tU z9Hx9yaC>u|PF=GHPesjy(X`)-%0$h@!;N3X>)7d&LSA_JL@p_G;OSq-vk$u&9uS!^YF&>+TvOTIG4~u2|uK?}licipBNQby-4*)%H>S%Y&Hj=ODWz z<~0*8^XIB;-@AT3qo*;y$>FAB($mweppdP}c(K5h%jRg=`-*GawYQ4H7dgbkxE7npB9A`Yjd_`dgjL3k0T zNz5zEG!qS#Cj}_OdRx&e5#(SthP46n#JY*10Oy0)tP(?yx*a=v-AG? ze{cjC@P3)%onhe(8$8K9IDyNwkJ-HCqq0-xej)=k(*y+MJzLI8D=~E#W@Y}4>HQ%Y zx=k$cy)U*B7(tC&foemEwru)=*pX2e4kGkBryoU6HL zZ+Yp00YEsWO+sM^R;;$}@hfM|aPU=DRT~0ZY*ES7vkPKmTCc3XS4H;6NsabdxrLz~P zP6#3)Fd*j>>p|%e&d!dZiZIVp2V|)H-G}eiN4d>g-SkttrovDtAY*~soT>`@N26NR zK4TU;Cit36U{lKFM__xl8I*v1FeHQY8Cl$Mj~j-L=d#)OD?s4hm=kKTctKfr_#)+s z=#Dcb^`O9RVr#cmu!oKg5EIZ+UApIwpcGGIKKf1fJR}z6fbSd-aEN+I%?WXn#f6~u z6PS-QE7ZEGR4GbGsb=o0&?N{vVL^;CkyyWe?6`zYX_l>och1geOq|up+l6;l_ZNjs>4u)l<_u^2#w`OL$ z%ER&*LqutuF1IE;`>oW{pm#gT`Xmx$w^Qcm5Imb4tgeeHdWe}0o*95VBgVr)}O!Dyv3wC8{DR@X+5@Uxn8&D zkWvBg)|EdI)ah228dUesezmZbttSxrqsS?+X*y9A|J6eHFqJDb`77Q8e^{pC)*${; z9P`ixO(+dvSh!paoWzm%>B@}8Ox>xTZ$l>%X=IrM9Krj!_oN!v2W^ihk86*HZMUx{ zw>~4oe019^%l@P9vgCXLC^4wvKx+v30!S>2mkMR>2L(oISVwNPsr; zAW{CA+!6?&2RE=`w-l6(XBFObWgX;2G5Loi(;7)zM-Bbp)&2|<0NL)JBZ4=b-KR2| zhn1fSn;*A=+Dzfeog#0}$ejmuQ{u{?l@s~s&c56L7E%C9xBD>C;pEiBh<+p6lCK^2 z>5^N|uZ=k5c{mDdM`{y^;XW8^t02aY5ufzfe_ZxT_7K@XX5wVIU0^#_NKzugkwWvB zE8%*W4>4p$UxhqFOy;7@Jcex1{0nacUjOXnecxPoBuOi=Gz7JD?+78X_BYS*#e!Q*`d#v$1>q7RJxb{Zgm z_%E%u!spoL;d$-VhY)Sqw#K`mZ#hErcG-m!&k^a1*KfO~)t3md$xwXyhv%9l(PqQU z9j|HM>5!r?pYZYVTTWhA{)%W@zCE`BLOync{uDv{li$Bkmt^J^4NCj#c1-cB^VbuD z=F6W=OcdV-cBjYyf%h$sEMC{huMZP-!M78M!)IVFe;|t@M^110s+XMKV~5YXIqAzE zepVc%DcH~5>4_lB!&fA5>T>d5zv~IH@5{ldQZLRNOHqn_SC<_xzDlE*`{5n8^CLzV z<8o7x%Csz>I4Yuj?**PW#GYfkmpUU~lArL&(QaPf{y}AHuX9E%CX^47S>e~I#~CN+ z12q~0_D1wKbXJ#-tnn*cOM3FE;DOxd4k5~{>DNm=zp~xe4z6U4wi=e;*sJN+^?|D- z>`s(bwL5w8g#X^#o-8boDO6wio%oL=q9_IWte(Fs>`b*eY440;9x4w2C|c>_n&;Xa zrP%xTZ`k}GU1|x81LIAU)xY-h6!2#PlBP(9>XJgiYL;@~R04;pxSh8vDy3-7m>moQ#GrNyO&dxiu&sQbrll@92bMsZC zwD+IjG^IfMb#+Q9Qpy@Jcg4(IIYkd&s8XYN!Z@ML()vIigIYp)6WMQpuGP>{oLpll z_|l_KbEDD~Ku-`fflE^kd(W;?tQNIhPvB(qC4tv6ODgQpDsGM~CW2M>jC3e|X>5~Y zvro2wDp~B;Vpkvu)5k@WHJa7WTj06*&+MZ6@Qrk2A<3)oWRh9ss6S>iw|tzsc zm?Bzrltf{%IJdK9m|LBifP4u0_1-R4)O%L13}0m?9&b&lSb!)WD~p8|p^uYhpNl)g zt4Inld(gqEk{$ORC8grKdE!1*?SDU{%p;E5erYMl9NS$p&%)Ra9O2sVahVeS!$AxaD6XksuU; zPJV&dgK-I&Y#B&U80&W{s|(Zt=13V3#m9{z{Swf9 zPemmgQPVjgCpn9e@@?AR+ki|452MQa9&9KNAeF1z&Ne^FUMcvNGG7}$Oj}Z@wlxCa z_c~u9Op7?wrsy2z%Hww$oY=gKk7U&T=_VZBedV&^SP7Uc#(m>2N>ETW9-Cz_&)3!S z{|d4^-{_(rSYsMYHPD=%`$OlvhM)8SU_LI@v&Yn<8s>OH0C6TnuZ#nLjde9ZMs42} zPVgwy3q6JX(k|-+dYeoy$Sf|RQu9pd67^Y5o%Y9qJvMl3+FNvVi z@0~^J$zMEY6m-xU)SFWAB}mgt`#)X)j#1ihwOuhAVPlQIk*-cKHY-NH@=X-$jVcs( zX^C>=b-9$Q@S{`vjMTZ!9d54BPqnZeCilB zeS^s>C|_&er&_?`{u@jHDS(02O9EO{u(ekdYE+OW@?Kt9BxISUAb0pHapYrQdXeI7|Y z{FrXZBcRtdum5%*IQ4~=%u?8d{F6hQ@_et?UPYdF*j{6IDtbO~Kt?b+=f(xyPIiCZ zl1&xuCSUzA@=k}V-PPSTp!5=t_SyC@pGy_+O1vnV@IJ#kqf74B2j!ak?QJ(>GF&UX z9`!t6ziy2@ylf`J(`yxZ&V^&QIca7;QHnaoeypwgmuO-QC^3Sp_`RTaR755&&lYQW z`%Fx-p2tzYhAocs*v_1b zW!KGsvW&@amLYXGMu4X#0d76xI=76W4akV=VQwF7M+Y0E2C-@B+$=PYLk+)R$3OfW zH(<<&`npLBTD@=JTxz2|_2>FDU^F@TO`6EtD(zoP(!~Hz>;7j}GzDX9Ds`*)UOv3x zM3FZ^2NO?{@hn)b9qI3CNBPqa4hLjtXGmXW=H~-FP|ofevjQy7=Bt`NaSGR9!$N6I zEiuHRDtGaN_=hL?;?LmHXK-dZ4`Mv~gNxiBLLcy6Y=UXNFGuk58x}uRAAdpnoBOC) zp+u$b%c#=O=ib3(qohN(=viY?{(;+A3|2-^*xqtHY1lhc-4^)J@~Y-)%qMRM%bkn& zIBs^ek@>@Kkm3-}w0bd5w~sx7QHl=FG;gLy7OT=)qzZcQ0WEMNn&SzfUC3^$tKW{q zgG3Bl*l5`I$^2&iOK}ApC)J9kL@=7bzI|$fuPgoyE>$1Sh4p9RQq@l+^-vzOO!adH z+wU5DM>uBPfWc;La{r>5;{DzjP7iQTYc6B9j?~F8^&>aLpPY?Myo=$ya%Ts~`DE?r z-8RgP85GO0|K|HfE2>TLG8o}ZPp_eK3-^U;2{Hbc56WvAL@!jJv$Z>JnG2V&J={nM zyRw|5CLrm;>N&a%E%P-7 z4-jXNVqAh<@Br~&Lqs3DTd~a}FoXx7_syhMF|9~@+9&yvm|)m(%5b7y562h7$!Opy zT&OhEqHOl{L9z5gT%Xu}IVY|LCQsO9e3s?;)>(G{)sXg4QV_GH9^v@+gS4Tj9||Q+ z|0DZ^3Rwr~O{5Kc_6IYp7V~*c*Qfz_$Ht0+__Pq8xi8F>M!yrYG)1*k%?S7HJ0~ur zWs1D)1Pf8Mtv;HK-oUkL5`3hoK%eo()Os9z*1VK8%Mq?|rglF$X5$}?N6Svy*EVHG*b2$F6f%g^4 zq13jtVpvZw#ourHMBXIZZ{valKy~=}p+MQ(c(+TF*j4evvrm8DeSZFhgH}~g^30NI z4M?a1~DxNhjqATL289z9qgU5~?8-+gJ`&aa{hDg8{3Lna>D68{35AjwijO{{Q zbU-o7y!DPJ(xAmUK5NcScmG-<+FB|xEt`+sEN^nx%kRop>-yiyOcZKK9_0Lgru&@p!uvU+>-NpxaQk-+F&Y5`kI;jICFb*$elgrdMMR#Rv9Jgbn`1PUFXF*eChD- z+Ka=g2P)KMC&>KS5TaUc|4gj znxx^1^^tJTZZnH=SN(5d>XZg}Xj!&b=3foQBNDz-4}&1B9*lhNqJt&k^j!9U zDcueGVO9j^HxM0e!jG(@L0#}ovWm;+qSQrSc~GGW#EnQQ_@HQ%Kk6xa)+(9rlMZTUo zd6)9k$2?|34&{iQfU+1enCw5aR?L&W@WCw|ps%+-ffxzzyr|rG7vp(mz>rIrsMY&g zUyAtq`CvGh6YkU3R#&{u%Gysw8O7jDsp-nVy%Fo85nS4Mjk*z|JqC*qT(hoD@|{6l z&N6F=6e_?wdS*h~f6g_k3i14>4r~Q@w&^5uFJ*#}Ll1lXRF4r~mDN!&jEKSv%lZyxaRNN2^!XOIIN* zaQKsSZ1175x8F{lF4mLEiBP%bcLZ;Wo8F5z`-L1h!suWSJnL4Yy4N{ZUW6i0QIQY$}dHD2mw@@*ShaCA6N9P$))?3&uRJ)6oqjybq_o zp7loSda0UWV*gRu0Mt_oIdcu=BPhA~=4GN7G!wT7MV^UW8u>j-hz%u>bYcg<|BjGO z57=$pS!`~tEP+ElJ}AvfpkLR(kgw4c%u@rOn%uo|d%3b3rZ`7@ZV*xG=>F0jUYL#u z7Kv`Hb5K4c9l1NEQsbTd_{j;?qrTXL0w!$s(EPr`#GS?2FyBlkU@SN}f)vRB0*s~* zj(CzI=7pfT>O%n%6Bk_(hh0b!!DNN)K~087T0I(HhN_DZj?o?MP$RjJezf6Rs2cyv zC^fayDJa$*EMxd{ZDot^P{bpyDBS4X9``+xjJZ3ae`ACsjP6_e_`OJ-EbsUXWVokI zM&B|GiZYdiz!`_?rJ8D@eB&D4-xU09f1uIf^AH0whda{!#}x4lOQO6-{@kWwV!54* zsh-=C5S2v2Z%cCdu8$Bbhlo6q64H9i3=T6Q;}vZaYgR(w`qaTc%LGe!CdkcG=y%a4 z_f>Q#JP1i|K+?yjiU;OIiU-Zl!t$~D!aM46K0Xu)57@o%C1(Er<1!KmZsh*rR5{V! zTeO0%2Y)f&zeKhl4-bds=jXd&u7m0arts(@mdQ?tj@Ubg)7PFXd=5Tm9|U}C5v?TE zKhHe%wp^p!LpQqXE`PQdw(`TIgQQLpZF|GCHW z%mA5yt6#xBH=CJ~_AG(s z(zWN&WI2nO$3sv~*WJO>mf!vCNWG45=G5!Mp|#I@t;zV6pcMOSUrMBrKVend3Svlwgh%v0@=PR%8piVSBPfKU1X8 z_nqionm6((^mkQX4A>1~@~s7v3HznMB!x`s7Lo*9JK>^uSKukDI1P1`BlvgQ>6H(UVu8%BojgIR*3#$cALi`O4TF=n$xEaY>A4$O_m`Yn zA*t`_9<;i2%i@C2xDJR5vF`|Eu$GKs_|aFpPdlZs$HLV-i45jaOUOtHq5;+s$kM{Q z);kaLY$iU`zhh@bNiV1?a_r2X2jM|iN-s3QlQJqL?}op+P?pu`@o0(t{KFv@=Sjyw zKA8&rTrThgn+4QDL=fZ;yf~s&I&ZAIW)Fe@XtakUh;j=dWLe~uL)i1vz}`zvWnH;W zM0=rvTI`A#wQPH@pFj5#tCQ$vxBTP&pxz_|sTnuGby5!zmU7U6+;Qh+H9-Q(LYyvg zEv~msF>|^atr#)>1WCUe7{fyvagr9LbxDo$CU3mB+rsumOdEN4F-?0}qmfg2ql~S; zs%M&7wfX@(0ZB*ot{;1L+?)N)(hPPL%==^te+B1};U5XEH0npS3WM)*q5JdLS;&D3 zn_jz8&JKp-WY2yTA76$!1Y|?c_kP%V01^q>C1D_}T`OU2NF%$Z;Gp+RYb|AJ-B&Zi ze_ssM^unGe>F?&s7dQ`&YXF97Vw-h2ZV5#vD(F^6bN@C{xrT@GUemwRFP`4(4LvlhS~%WAo$v+3+R zqao}!4s&j7Eoa2iEVJICipl<$7%!q5CAQzoXLJ~;B#3cQO0gh6i<|H9c$tHaJs(Y3a^ zXbZo>Ur7zKk8j0+SCw4zMwbCh78#y&L_pt7!H`m;aHs7p;>l0mp86vXoUvMsvyTu0 z0YIFPX1UK`-t}1phj`<^l@vZ+Z~KT>r4SBFWZ@`1Coby^I>a1pvnnG>?E|D$Jp?f(KT|GQYvmt8M!Ihh(AjWC4%3o@v2#0c+) z@gp(JD{-vy$=Dys2zy7AF3r!Uh@OY4I7&tCU9hmqC?CJ=f#c3In@9%Dk{q7vJO;UZ z#V3R>6)E`_1g7_9xaWFjDosa4-99UpuAT++?HQbUCbwTCR$LLQ&%yhQ-sX!bb}akc zuD}B<`TQwLFQo|m%fOGCxh|wF@wCgjuQRQy#XcRE1*aVdlRjiJ18!#)Ug?(_5o=ogCtku^*P;9O~%ii1?|Od}{DPu6KJk3u#mY*SP2S83yX;%@`UY6lkClP zu;A`ixLa^{cP|L?v-dgoZ@1l-^}O18m~*T?djGnF=Ot7|hgrHHM~*YYT;&Vb$x6E! zOv|;z*r<>|K&;;^LJqFVHN=Ct?oeJ=ALt-R>q@p})@YU@CjUszb$AB#5b(FDe~6Q% z@$P_5?#B!FV$yzhY3}-!L7z`#V>GJBUt<|ZF&Y7+XZJ-sJbXMExiPBNlqf1=@T<)~ z_Lt0A44uzqEv;G9BC`I0(S7_?a85)ffvCDL1UD1i8ibhd)hzV4K$ZDW7|-8(quc|R zZIf|6giMl?UIP`))r_ItUOvA>W$i15)=x?w6jA(7T@CSgHaGNlZe24;Rj zU7k%Bmkjiggi;!ai8m;pu;T!r_)3qlD8mN&&IXc4^qe-|#8vlVzfE;%_`bI7xYLIN z2l%Zj=w0=mI4Zc&P6pJ5>##Qj)r56nCK$4RBK7mlkP57DCJxsuWU(njXZ{`BBFI7s z$W!}W7PgNNNJ~~Q3==RQ2>=c5Fhr7T*ugZ8c#F@YMB0j1IRmGT;1Wzv(Dwj9oxyTq zJw$wiehaIxMp*V1Fb4jnG6`kD$@rfiZ}JWB;z&Xzda#Dn-;H1kQ1#+|*4aY@8A=YV z+8C8ib03DfcBfjjitTxXEp;m;8H7-`p322I2XAFb zMP78O8!b1RNGymf>?LKQG*eZirf#tO2km~-siYW;lB_V2EnN+i4`Y$I#&>?V4&=ND z0ZW$L4{?lKF$!N)HEj{GEx3HrWN-cO^cq#9w1m|H0BOdP0%W=T;T!><-PT-q03T@% z0(?>K+S!bi_O|fGm2fc4HG8{;ks;=F-g2ijm;;#Rh|Uv&yd^mO_2ChZfh83TlJ%%G zBhg~2+GQwnW;{z8APuvMTn3<$K(end&Kq&Wd+Tq`eRuOu7oskeF2wBW2|yq`XfcfHs@F{h(>#T|0q z^aoDD9}wC(7N&|2ktGPNDC42#OFS68{IhUqmj1ke=Zqn36+oUo3FCXQu7t>QgAxV+ znUDDZT+;h&G0Ui}W5)0iJ5@vngOFe6Fsu9b|9fQ1P;cJ(@`#A6Av$~3Wy`MKy7pL;zJXM1AEZEZqqtR zBquCgI?2rNu>9Floh%{-XNycYlk;c^&or6dE13(|BlO=&q21niOGgm z`FQmGjH=k0$p-1<-Mt4_tc%(LB}|hbjL=|Re6?@INX2rKS+0FD-CuH(7cq*BC-44+ z3;(-+zJszCTINYdTS-u)VcA4`I};K7pu4bQEynGlj{Kx+t%Qi7d3%de|9?@kQ&U}} zgj_5c(R*2R55|{N*Il&njrk){6kRWcG)#^O$gK(jK9*l({;~>8aJ!7mUm056k?0E} zgjly7OyUH&DD6G(4R&dj*pA*~D{@vm5r3>pS(w=nc8TUeFhPG;uK-O3v~Q+V+^Sq{ zZzsN!vO^~+=YOATlGGKwf8X9GH0SmY`2`nn0}yS$B=TC;@?)FYuWpGfcr)kysE~AB zkb_S@rNx$zF-9*Y&_3Eq?P(<(Fpz7e&gjRz&2SWQZo^nT`-=vW^sZ&R-X4OZS_qR$ zZ6is}?kmpJdl*OHdQu$v%_C>r8ZZ_fakuFXq25~FLmLrXo}xobWQg1XSxAK)HEI_x zUGS5W9|6{Pk>Sf6myr_t*xy_1O%~0>rQ+UPEtWA*ZN8FexVLLSD&~mqIc7SFSEcj> zC4P~dYYb<_^(ejYSX8tzyx(q;9$VlXk7!XgziTX+Fmm`>CcSG-LTtr z$h4&iuGEvWJtTBQY)pC&B^*C-ab?c6g-&sgo8}C~aYUB_0Q9#dAHf15??f8D{v}u` zqzV|A%^;Y?{e$Lgn$uXedtkz&aW&I^zdN3D>v{onZ6;V5c$}yOF+6;!v7h{Q2gKAT!pkn90*FVH2O8 zacu6pk>ZpF#Ro@VixcOMp(yquI4_3tSh^&%V!#fgJT)R-|i1V3)c&QsaygN44RZ4}Ug8%_SLEQsWkm=2<7ibWq%4*1ohfpEAI1fJEx@nsI{oKwM4c z0b3IB%rdk=-#z)DER5qYx9bg5jS7S0u$w8z`{BFdpsEoRPsJob!ZKF>?n`*rt^8d? z2Gj_Z6Nr)AzE9lqO;wrNB*Wi8#FLGFsH7+<$dEl>P=xMeDu#En(nqB;q1~4Pvi03J z>Hc)XEG^_L*Tkx`KnC)${uwtEbnD{=npzrIz?d;Bz8P(85zn$D4@B zchhCz>z1@`kfS99`ASRo=FR_T>XagV9&@V)ui~RaLvrqq!}NC%6i-vi4iP18|5blC zuaO8ZduVUGM&md@;bwDb3v0Nro3n8Ziw+!PIK3!7?}itrR_>*S<;!;f$(MJRe$a9% z8&@7UQjs(LG(^tL%}p2(GdfgAl((yZ5WP_PPo~rFv}W*$xTkGt0HE~m;o_ocdi4j1 zDn;+QEq5Bacec4>bu`-QPOR9v7#kwj#A{J<=8FLrG~4F|Oxa7jWK12I`mwh0Qy1Qa zQ-7yG2hh~mnx=A`i}@dMUW5P}O^xT%V__610?4!t5-5=_S~V^-RLm%MG;c+R_-t3j z7!~4UdyT!WF;%9f@f+lNb>{e(SsnZy6|Ksie4owRf!JkoyK~H+E_Q0sJzFRR$XhJO zYebL(povbMmP-?u)(EZ91wR?5PXPR~x%^%lFTS3QR+o?a(x#8YRyiWCm-|{!NzFuo zdkS|m<0fIYXG(RkimDfI+iML^V65DYFg&|@V zr+|!^{T!qyqGwLsS+P7(aIatIg$vdm2LUiIHDLn_`pJ<@EWJD53QX%Je&vIGG>iaF zM$_2vL$RbL&W#yrY$~NG8=M;slb@9tIyYMt0fKO7h%$&Ie9>e^Nv?#3bF|6?i{@t# zlX_$G2`@`<_0$jhBAGOMaDdj=VWwOtPAmNNRoZQx^{?h%V? zhFb!GhT{?pB>|==R~aLJ_|vwrCre2RbRk>HBE2cYgTPw zccVb&T0Ux?lire3gk~P_egpEv;3LiY<%3-t%E^%4%e3;>r*n)##JD z_+NsM8q)AzGsAz}%;EPD?=*`wfpE3xg=QF9yO|Gvp!j@BMPRyxpV#C9e{N+AJqT*O zC`^E$5acUE^=U4z9;M(0i^&f-5Me^&7QoR((}Sieegl+L-L*Oi?2lW3=pp+R^IAWh z8`;B7>Z-+TPW#(PE=B4K*q}u4l^Z(kjtu}r0YX&!arJVO2*juQh7p?8=_6LWalqwR zsjH~SB6SG5u)T#k;d7yuCUtOez_=9pl5-zbg(J?q&7TG_#YIWOgL8n(rS=Oj6V&l3 z=5$V%>8C0tB?;P}93Dx0qQ;pdWkpQfS+*4-I~JGFdP3>-vSx}$?&W0EWBYp*cq)CT2Xuq1D+Dz=|@^=`jA}vuR za(KYj0s<+yiw0ml$YABrvM|0fc^J1)L2cN3x8>-T7XWJ7t-dg^zg8%kb><2^8n^(_ zvgOq|g95pdDE`j6F|rlcBJqgkjT|yp9NSqQ+k5bcvbKv65vlhu##o-0LKF896& z{8~@Mjhx=I|Azvxm;>4eW&4A=(;q1!>rk9(L;ZebGs z=4YAuvbnWU@ylVL%ih}jTgg!+0CSK*;S9%x$*X+|iLx4wwFWr+U{0YcC$*FBYd~yX z&`n=eji9>%T66ekL~ioHvhd!BC3=RXy#HOhrpj!_D~i3EioWbSy%zn4U2Rh9W}WU8 zhwya#5!GZVLXkPp$^)&DSZY(235L#PBR9+qR@N$wq7CSb683q+;{8uy#T*jf)b(=q zRg|mlf`cA`n1gj!>w46y z;|zB_XXUqR#%nX84ao*}xipCSul%ljyke=gc$<2fQ)h|}=?0FWuKZWdN8SeB z9+dQW#h5)t=F!E-?}0IJKrmrf6*b@7*X;SeA38LC7PSrOWtgLX`AxYwoRF(0&!w~q zDanO!$fEznrw}9h>jC0=5#{2OK4d56!&pT0d5d63!g&5D8+Ibza(U8uq70?qpTC@q zGY1(voI9Mbd#RPs_^fLCa97>I+2c|LglR6l?}_mMjnsk6jSQzSkkSv44ixJQf&MDN z)heragm7P;r3noWNV68!@uDZ7JW7H1D|mpcaR2It(_JOLMQeuww41%G&wgaY>o}(N zRAmS^^$Kk)LqlPvr_E{Ho0vA2oJ=@&;N2Ih=-s#gw~Erc1in}&rU+pI?7#{UFbAP@ zW5UR}RUyTp?P2E^9^;|W+6>?`$RoayvQ0Z!Z(pV~rn9!r#0hVjbKq$GXFDFG1RQm7 z8T^g4Ha9$h#!aDT-j#DdgLWd5-3gqeZ~Nyr)Gu7?E7#H%3%T^6-<+w84=<4V%I$g& zXe0B3&*z^xchwNNID%-iq*+TgPhkZkA)aY?K9EqUI@A<@i7-FhVQ#mD#c6GJXvOsF zsf|*7EEA{pj1+vhhOLounnr_^EElvxmy126Tp&9ep|MBkD|hlV(x9*CkJDVM&I?JeE>KR03F9SSK_mgq1j2QdxLU_6yOVgBJCjy0YW)BF3?TUYX5cZ|Toz*qf{ zz{6$2@>R(r&xtNR2&9+G=3AO?A}fGYINnf?(1L9V;DiA~crMY%!j+Ur^L0*_u}{Eu zZb?dVlKjQ(tYo$5T}+366!`=&t<%vVqF|;$B>H{ErK~HPMX*g;<3SX(zZ`CuYc_5F zDPR|Lax4O{l41D`Yr0g^L(OGRK2anHje>8HqKxlcS}Zy|#rjR)4Z~r+OyA&ig+x zmHy}*0|PN1?lGf-*g)(CkmzwW0k2?Q77j@CQEuf#=E7kru~h| z<1_T^$?`wTAdI~j#?5r|6;|CpU5}f&|Eth@V117bIJMvm5<+=!P03UoUaAS{9@N45 zzAq?d@qF2}ysdO;alcG=X5x?-gxknxPu#oP9B*#DV0eV!U_*u=r)yxal3b9wG+%FF zZ7uWea-YPrxjZd@vkv5aH%-O_#`Vh;k55iMSon27iSvf5L&?22zej;7DfAb@;BNPZvMlom#I@eD~;taHMrfJYs=CSDf$Dzod2Jww;D!e`mDL=zT5D)Z**f z{ezI6;L69T#wwfjrnF!F6}3j;6Qny0;u&Wr#$_ruMvPvzCPua|u3PH(Htgn>NyZ`| z3s9bp23U5oK>>AVSK{&456I@jCgPHELHRO*vxM(h&X1Ft9h3QQ7|3*VWU>m-!e&+l zz8%+8%3tz8E!SLWty=c28y1F< z&L&Zb7}<-ef4|1QRJ(vxaqJ1vg#jT&69y^m&md2a2XhyJtYkRrLT`Dtlqan)6T!deO`?RV z1aE|TMm(0j!XowH6PKx|E+v$u7TV!6H{zx&82|2t2rK-wEV_WBWAA@T#o=Ue!{;B4 zzg-ukK34v=W~V3Mv?U{WH&55XHa4S@->K}+Vc^#XUntVM%V6m;Oz#tm6aPZPmi(k{ zS9m1aJa5*JT4JU{+%bCON9c?*i z+(*Jt4B3Yfd=!z^`-kX(BuULNpq13c@Lg^RKGnB;^Crn3`|;Z&%||g|b$&QKG)m zu)fRKyFc_j@zu6|uzdFzs88J$;rw=+@-a3l+AI}7<0qgw1EQd41)?~+5~>|#e!ns#VXdxN}8!cGa?MO`fok|m?6do2~4Nzz^!G`ot8;+SSVbzr{1N1@R!4LqDEp2X_*l_yB@0Eg``*h z1K$P7r5-@H5n;4Qnu_P*5-%VR<5d6yVi5YwAH)Q30(}AfQibgl?UL&9RrDs=Dv@fA zc%O#XHZv(#p??S>U3SmLR+Y*GA_#Mf2++MP=tPZegAY!yAxEF>^e3{Xk7oGlPxcYA87A0oJUhqld@2ryxf%_47@jZ2C znrI{gS+ykU?ItlBA~fxm0~=wQvMYPPJ|0-PJ7cg_`hnNqVWpIGw0phq>gVb=O6$;V8Xzs+OVQ_>SAK z_o-o-cbw9S@rcgl(bDUSu?g_oeYL`k(l?XpGILc*kNMea8I@$VJTSaC!YBMwd2WudbT2d+ z@)Y2njGP^X=(1K4G4i=v?KyHD2^nL~mCacDP;?>Rb{ zncnb{))|3PYZRioI%qU_pgvACzXmpO+48S%oKQ8-84r{sp(U|a%nZV5gm;s}!lV=3k3 z3q>z2qsx+3uavtrrXE6$JHa^XIzA3BN}wUqk|_yp9H^8~OCV=USi!1JVNT&EK&ihi zf28=wnXT@ZxzK$xSRWfq>XPu-A%ui6+5yz*=I21{gO>VQyMl4hn)0@z*s(LGfNd02 zGp8Gahs{`ZMieUD>^%XQwB@1uf0j$)o*DBn70E$tgNroXYe2(Ny@uK>EnGSWl7SIw zFfGlC&E1aQuKY+_+DBVePKv4w8KQmI(ZyMxF`B@2P&g6_{JxuHZXDkg}o`LZ!&Y{Go%~{vKfnz&2+USDZXhUm zD~N+(-p1tebFP}NV-M$DzFu&q*cNtaQZodwvr>nogq)=q1G9QnOSbZ3=ZPptWf(Z% zN&d)h;A!dtl3@Gv2W3YHh_vDHGaLFYEXm?LtkpS2>uUx4znAt+^`&;TR>0o|A1I9$ z;g}eu2o1Q=iHbzi30Dci64OoDTVmd&YJSdO+y0DE5xy~XO1g=WH;jNr2uYf&V;x`h z>e}au0vkP{JZTkdK_(;a-6rdo51AH12l2N2Zvge(35?yFCA@;ItO6lYzobdLZ_9y7 zZ~(c|K98^8^pC=qu1U12t7TU0c!YB_yKZMdqMC>p<7FW%b8O8Q;GqLS^oGeR1lQhJ6TfU_evN9xDvwb845sXHW4PM3yX6GIprf|4Er{CQIiv_GF`~ zvnd%aK1KUVYcYE!CR? zY!FO!jg8lN`0KSEPFXO22Eo4QqQ!ac4#fu|HNkSOShT)$01d$Y8NbS%KKb3BPIm_U zvuux0YB4sl_N#MbNo&{QYrfEM`r6z#2QF)j=1P{*zIsLvrT* z`!T&D_lu}8V$EgCi?va4e@JDMslk6s;7$S2j|S48+!$0iN-YU=h{J8wUSj;7+7a%* z(r~==xHjQkzJpm$BHxsKhbD^oAAf#X6hIeHj!%#L(mYWC1LhCc;^`zzYdnx!3|}|> za*a+HOtOtyw`k{S-+r~Qyn}uyZ<+IZ)lKHoz}`2TcGD$otENv`rQ9(>qWcC!G9M-1 zNdg#@`J2;nvPwbaH?L1AA6o)lqgtY4M=gfOYx1!g5FTE=l|Yo=ZNwfZrrFi#i@Z>n zFJ#~vKaD>oT%q>g>JwKH6(-m0TFfw1i&v zYcgwfPe6EY2aa4CI?Z6%f((gsDULYS5APU`-gT4kxsW*@xIFlxfj?eyD(#N#>>6#3 z1Or$3rPwnckXL_U>5{Gys%yOW6J@Y8QPp_-p%Q!H+9B3xLenThQJcM{);Una$9cF$ z+P?$Q$*18X`x*Gr5N7o1Rm0!>)P@~05V-V39)>Y6C#{1HIV+8;NKwTIp%38*^Mh{< zj3u5v^751@WQTHIVKxlwB&2~>`&s3$hrY!5QPE@Zo-~;5X&!M0)m^T^&OO@aZ z<2Ro+9fxRW;s><2yxag7T>ak-otoJcJO6gih8n|`OH}}9YdCOHF1CvYI>L$+JJK}I zKThA`gws*I>|@)|9?E_#c)83U(Xf4mKM*-4 z5;Y^D_ZgtGgsKcgML~xoLf}TnK#iqdBk937aY^$@k!Xnk{5T}_Xw2rHPZs&BK#{trHSDnJ`B~2 zl;#oLwn>tfycJ!%zwldMud#a71k49&= z>_Zs}#nngSO+>UEV0hO9E9dgcUGpz0utq|wm;YtaU*|HLnF;D*iGmE zU>?Z=$~Z!Zn&b3uVc7re!G+dJo53!FLur16VR7S=Nt0vp5)KD_gPR)YMP@iqh$QSy z@u7@8IHF!?5Uy!_+~vXUHOwWBL0#w}KXAZl;jN4@q5<(Ez z_lT89Lh1-jZORBorte*`BFxN!MDXq9OO0CB!-zh=oIOU2zT8)tOcYL&qY`_l1hx~u zr-dJ{;rx>nyv`pJ#t|w0H~#-0p`%#^ZVYqQLwo6Nf$xfMxW1$YjJ#{pBHyCvYrQbu zvi@@{P5rj_8EPy#v+JALY23*-7S%u!$InF>wQzD)CtB$q()iMhb~6BivCdq3e{_gb zP9b7>24kzCtvCD* z^50ox8*-PYz8u8{v<&*rT7toxOuok(N|8ar8$mSiW&;#Vz|PdmKm zR`F=H$fIRtqoqf7NWQ!8GekI`t{=V|U;!PME3y`}&R67ZJW3IhK2bfYnsXdRCcJst z0@F+8P{OYXr`m?a^o0O)AdEtvvKTf8)AlnBLd>5Bd8_sb&b;B<15)HJl&?I<()VWW zbI`uotIi-e+|0o1x695S*R=WuJb#m+2i%vvM{t?n+OE2(BD3Z9l9gdrq1zc~N~Nja zJAlqf->PiAeKa$@P4n~Nd;2PmuCqrtMmuYrQ3hgU6%R&D;c&~2sSbelanZ|3&)5$cf@?j)HE&cgGa5yC^yGhF$ zJON#9#Mg-Sz~AdXcPJwJR*QB*srSs1hZ7sQyxo&}y%)F}HfmJwZ$y5@6ko(X*1NP8 zNx3PxwG{ldVNJs{fp*`Lr8um3+K}FxaX0QB2PW@%W`J4AG#*sVxhoO9T;!laf z5IJsCcu35}hyxRAX#7})PMP5*IbYsitn*Aaj)obRMcjgaWdQz)D^dRGbOr{#cizA< zali+Oee{xcmqmHK>*8PNdO#&6P{0Vxz%DQ}@Wa9uD9CZtgFvYpe0F1KCml#I79B9upfz|2rkX#>nU5bX6L{%^#h0ZWYQ#8J zExp_3o~_NP1goCVS7Pvz@j zdprHA12ik{8Y;BUIb{cyBErlhYkHm=6=(p5!WLQPPn*SXHEGP zWy(l;jd)EdIeK$a7oZ83fKuWC%JMu@kzY5U*!~ZHtqYM^vxH(*)#XlBgLpc8!op>f znX;xoBP_|J*$X_`FABlC4VC#VI7Lu3Leio>{|!0Q9Ok66=1-+>>D;QT*GoLPq&s$j zZq8Ozzb}7PNH#uBIMHq1nXc#o+Ta##rvPk@&mEddY<)^aq&wIg zLJ}c4xi&X(2V0xXL8I7dF3I61vHL}fHWxk{C%B#i$o5i6DZnovnB9R31+)6AuQUxZbSue5R&Vy z`$^a(hW09X#r)py^7SaHP0Y<*PdP#Ce?D~;9n2WzLFaOej$*OHw3}-AF;pGi&9^s! z;g3Dp-^d;$P8FrJV{d?1Yr&lzv836FN;?-iNgq2Ri`;KLG-<^AcdQ>4KKAc4US|q8 z(~#SY1`B%(rQh*E=&*pPLEC~krqkS${E88QZl$5xRe$I*lPng{m z{yG4vz9@I7Erc$I58@oK6xGvyA8;mUJfua)AAghW0aX0gIN;Ug_<@{+myCyW=`q3t zN2=$0rOT^BqseeXF4~t<)p6{OC3Sjd^r@MiyAWOD?$my=FyQCfc@^xXhW(@_)>@Klc)NFW}u6}?~Y}QA!TPSL^FyulI z0Oukm%&;iU;5i*Z`$llpO7#8XW&tlCo>=}Z+Fu*le9=rKal?JvL4(X7-${-QR;7V2 zK0oS;=prTD1I6|a)^ljwCs^pEP-Jw!cl9QHh_EhWc8|^<1m^+%TCNYkbKY;O^pG^U z#SfX(0!FA6KuRpP#V;v5UHWD4gtD}=5$}+e{XJNzNEXhq6jSM>m%f$AV&ptpWH&q3 z^5bt`%odd$AyVO(r%?$h`e3K0(TRL_GR@j8021l9sRPm(CcX9NIC~A5z%saev?4{K zIC$r3eaOK89u*PhTQI+YFHpRkX8?;_KxO;=W*=Su`?SyG@ac2XX8Tpzt6cBupYCh3 z+w9)o57(P#t-BwK+$KD)tUD0Pr=Wdp}ep z#o!A*yIq>a?N(&%?%=_ovSS7n;RsDtqo(+=v*9n=Yd;TN;`)}v?_rI>5ol*ID-S(h zbvsnOUb_;4?k_r%pj>q2CTl-lLXRCBIdDv+Nv% z%a0{JmK#gx+^kx`(@zTeY{Cz}LFSpz#d<^b3jD}vm^)_?d1!>D9r0%G=W;*j2ZwJA zfEh$R-YM$Y2d2_Ju9v6mb8Ht$6xJ*)jsds&7B&vHXS_vCx1qHyWUIY@cf!WX=^3lH zEvcK~|4AS+RYWiUz&)b6D)57A_0 zWN)9hk=CbVc*kKBC!vdkGBNO-(RkWe{+x4mM)0iSA}JZhS%Xd`aSN)iW1<5v3m;zV z8qLIr-l&;hrL(wrdpEayHZBeb*+94i2Bz!nY<0ArY8`Pxk&l022uu=}TGW&00DD{s^KwPcOD+EOj1F*)jy<`qtN>=Cxd z`O3$~EZ;Z>>OT4Z=>Qw;NTC}vWKW!4t9y!c0qwuVq4zhaK{zi?W3l_J9TxBVJz>(< z5BR+k(D$D9Gb1k1MvUp9-)9?LT|ps@4X59#WU$AeEvJoXt%K=T`#s_}PWl3Y&&?{i zqT>M>MD+`7`v^d7kQ05Vn%@H#Ow` z=e?>9kc97|3GUW&eQ2;rg&)+$9`9y?-Udy#{J-$fP`M;?x;fucds}GRn$V;NB{R7* z-@hED=FS*lUUW2%Ho^M)Ul`C=BFVw`7zbP)P;@p|`rJ4GDi$mvsdsKtFjq@tJH2;n z_XW~k{;hXC3@E0Ey+rS%`Umn*;Hwrs)%wa9PbO^*r>#HKVH)8PW{R@^evgpG8n5p0 zy>46_sRll*5Qt&^4`P8i5`Zj?z2^|6vGkmlVrEueMH7ht{Yx3I8?HQ6L(LpImIl89 z!`ei|=OWOSbJT5x=rhKgZX@N&GI#2aEHi@!aSF8(9qO zH<3v?do0?L>uOJhA%^&=@|86dt*bBTlT0lXCJ8SfbY>f1*s~C#3PXdYr1`U}Bau zH&!Bv3ZR-jdtdrone|PF!ej9!$g(L7+NzfAeraeAcf#O0iZC1j^YZZV^mYP2WXKuE z>+*@-8r5!8YA5R2f6F&g+ccFj!(N47WSompy=TOJqMZ^VEc64EwX0!m_toh2Iu$9q zF6C_T`{}ajHoTGRM$*T*Nv4c@5AurywzSyTCw`Tw2KNbdiYdKz{R0YH&tC>p4Vy$- z?!s(c@2{4!TH~S$;vuq>^4NXj8P(rTpN9GH_cJytf0P5NF-@biu!E^0KN+jfdlLK- zEMbEN>zT0PF*Z#B`e?<-D0ST;XCOp7>&I^4?jO>)6ldZ#gXvwDbZJ{tP`@q4Tu$}aW7-#5OQ#c#k=q6y#z!!#=Y{3{<(k__K|lNY)<@%a_rG9mRyZo# zoxlEB28cxgz#mgJI=t0h-FQJTS)ktl4rl~n6|L8Ll~%ImZC4(@c-+du%rC!(uP>tl z+doc|iEh+-{V5%dPIm++l%HcbuSp5D`7!FYam7(7%>o*KoeP6=9;vUb3-)GM;Q>?M zY-=a2ECD%joQ>foEj4E7Jo;lsfw=Gj@g%>=~DX>?t6s(Vt#18Rcw)R{N` zO`3(Y4|$F70ABP>^?hF?v|%5}<60L!G5ac%Q9?qZaU9ug5=L#w(T$wzH7cdHG=^Vq1;rPc{ z*oBdeYi1pSijwhILh@fG;D1?;5^%;^a8tHgn}2sl%1SS+o!VbyZ>;A79w$%7%U^za zoYA!e^`keja$_5ryd3M?6@CgRnT+EwS(EFq)*k;Q8Q}?EOQ^@z%hD2WPCHx4?RFq@ z3^g&{MSGWwR^3 z(tk`hd5u&|$qln|$=`d|b%wx1rib4tgchA*a6Wwxx;3C!pm;8;I{LRE;#U(HZgs2J zb%oW>pHg97Fw=QQKWQJ}zt-_u@%D7aS^m2!=yf>CfeW(o>17~-C&uSSo6%mo66w}H z;7!5!?XYfR_7l!vh22G)*lXT4jak5J(5oWRV|#`9^3^-z@wFoMWg*$k(izd}KU)lA z54clWQL-^puil)XH=!J=mH_OJmd{iZlaxn^nm>m{c&tN7F2VpxJ@{Nh7ohXFEBk!>f??o1&OxF)|Ja^OmP#))`>15epjFLGsL)$lCg1W4Hzca5Z;=Vz! z%!9FQ=f=mqO*X~z!4nQ$7z>SRES6K~ntIr&p_$Q?y|4{P+xl^1UaL>n0Pd1 z7dXG#7Y*sNdV@onbbZ;jWYJk;d5SOzyV&JAC1b||YUUo>?j(C)6YqP~NESkMPd=jf z;C#vUp1S(hI^f~Vl40_IJ3JzMj~xw-@M9vr<(6EtC%{F}ayGNtjd+IEk>aq&SmK;1 zSC_1L+cNxKqTQCu7Ub>h?QX@xKu|1J3YC+MR65&GN=5o8$cK4$ z)0iE5gRtQ|eJ+*qpwbN5NCz9&R(RxU?8Hoc=w=eYB%yv3ag(4Ns)bIW0gXf4z|z@3 zj9?2_kr)KeS}<@J>>%-*Dz?(#K< zKZ`D)Z%cl4l*1GMMlNfNF!59i2N7~8b5};Q2y)o4DG=R ztdYbDY#`g=`HV8kfjPfOs>k(LuGTvEHv<5U3cGLq5WYjxYoT+$^Wtbjj6|9@6WyH$ zADi+5(b7h1->CE7TT1IgP^TM)IH9_ABzC8CALM#cu|CsOg6EQQSwwH)hn*bR=?Oq? z@NJl@RiHVKJ}%?t9^g(#{BuV@;{nqh5YnIBzfz>FezS-menK)ryOZJlO(uWl`Mm?s zrc_y+8zNWxPx46%9be1xl@9HXvQMRq8Sb=kG0E}F!e_HKI$do;NkY?N5*cjPlj$cM z_y(H=57+vlJ^in)@;4xwY)3}|2BxL64X{SJxz9fF&7-#gRfHQlKbzT8fe)_!+@NF9?gOq16$ z1I!~@Y@JGJ7h2Foc>dTDmq@>0lgm`!;`e(J=Y0}v%U-y{xHoHFjwq+jPX3`L)H}~m!kgXy#)sQ3=KWk z^gKT}GgJn){E}wTVgf`+4(P^BI&_j4XFv0aL_=RUJt zn$o;8okN!*F3>@{NPF?$zw>&Br2Fb`5Xyq-{8D(TR@(?*0%?Jyd^qd&+h%72snJ?c%nNkRbvH^0b$wR!Qtq7Z`8sh>F(~%<@d4ipidKEv6R@tQ~0V6XD74HYh}KZ z>ppt!@lSt(&3=_znv~FSAjQL3d4STyMCCt*1;;Z}Y+EW?!SxE^SLlv~%uIzr(?GyZ z;2`hDFCAl_Fs-UKeO+CCb))sO=Ls(rI8hWV_NiXWfzGE~|8vB-Ve{Z;lb26jzYJ2F z8YV*8hQAVdo3elh#k_tB+(%$`)5Uwd3Necqcm_>(OT81!A?Sy|Fw!y5X;w`_#VzNz1+{`II%EpDQ40%}1oB&CKVq9p7^G z?X34{RzW#C=&0i^y4QmL;y+(k7ta2QOMd{&YUyfMP1aY%UbLCSM6u-{qxBOy0e#^ynn7SaEULz%uMU$ zAChPzS)rPJE=wkfO(!P16)%YAOpVy#$sX{;s6>xJT{BVl$*=>uBA*<_mN`I(@G5R+ zQyq(;Mku3tHQGq$Z~vg~v`b8sF~Ur=BgOjq<1zZ#_}jmw+Ct>(QJqL(huLlxuYHoKrMx;Z-FK+l4M>K zx3k1Bx!;K~do;fhkxIf$AOaT@_3>o579>SAN?Sr+7H**vKcm*ggi3Ec1$3VR*p>S& zMdw22UJQhP(Lh9K`P2>*kHHqw&8M|R0;#ILX0n+sX z_n^Da(zf-|D{yh0EddkX$ODOkSC^LHBgrD+(^qsor61cB)0)yd zJ3urLD(Ks@x+6(qtwDEv_uO?(%HKAjf5UKc3T3w7J~BgU9%!eR=s(3y_MYdht5ip} z&AKXd#s9g3-4W?8lQ+CZ!$9a6$xAybeRwJX+ttlW_?{wFMIMyScc?2DNk;e!J{b|C zXt_@ls_#5IOQUG9Qsb%BPj@Www0&zQQE~AK;!kxO%?pd&xOaiGhJ+kRej)Ya3*7X1 zEE-s|)oRbj-+h1i8t-m!S`fPh#dBFzRN7Ok?T#5!g0{@z?AHq!>=m?iZ1?}LO$qm+) zC9dd8rflXp*am<8oS86!u)tg0R3X?{(*4K`t6G%=NaB|U+(}h!U=FSc5Et0R!83WO zg;dw`9Wnfz%51)D6)~td6XTBkL3%c`A1fU+TyXn`CsADTJbSeE;>U}_h4B%E#@24? zz0V+`My&r%N+o-@;a)M5fv$SFeb>Pir!!7x=N-0|_42W_7!=}E$`Z5*%p{>WCR-o> z54*be$EirBI7)JM zS(PM^w?jc9CaW#ql;e+DXy3eD7agMEOl}rRDFSP{_E%NUY#DaO&+FMlolJjW>KD9M{UGb60gA8)~rwcxOg@O;N zmN+CFj0ODv&I)fP3Zr|t{}5Oy5_(%SDb^r_vM0+UU_xj|TWq=7p$~50=m`h3>Pf*c zIL(WA+t;6!X5c?W)#~>#qMGcL1&c1z^AhH?u1meRPGN;lv$@9o$`GG+X8flN zzqJ2y_7M6Y@{e}H1=U=UPD4>}agqWM_2HP++lZv;!o$A^KnV!xrdq?p$6NtWZ$hFK z;-sT8a!3X_cVl;I)K9oxBtLjuK46-O?EIPJYpTmzPLMn7z_+bl86T+l(?>I&jz3veBNgngM58n0<&1k5j zlCoLbUM#|~IxEd$T52P%=tQ53AdFX+Q}R!W$9ToK5wgNs}GI&rHWD5)j95^1G7C^HhJ zDR&c#X1E8pBuuGViof6`Qn#XIVK8M4W5us@1hHpE>adcfK3p(WTiS(@%6zI!$MZpk zhx+$vo`BXWv)hzfb$^9xd@b%-GSQncvJ9CFYeH8a@8jsx2pHPzFIgVWPuZn?U^s{k%rydi z6RL+%{MCl*%5pD|DI6^_XOdq?5Ca~qYhxyObLqMgEDoTPk2ND#2rsm z7vpA{sr}v)zXjAX>|Kmr1f?HCu|I@-xd(&^^FW&oTK`>P=JJI&@pY#prMU7o;5$rCVK7}Dq^SRT z{}UPibivKm>lOBp5mp5Vu8z=+0%&)?0`6hlmF4Xi+1e`>os|QJ(HGgYBmsY>KAFZ` zvUks$Z|tTdU$O>>>_~PyKs9Kuljc*mNu6$q5`G7Lu132M z6I})drO4^bs#C{@2b3%ryI_JULZvB*N|r2({Zy5!4}*dlV`0h2WI zCywh_kFiJ^-BGItTDFSUW?~4-&ce^CH$ea1bUE9?iabzl8aHxx+8p(u!0q=173U)A zCUkEbyq29$(~x^3?`NpM1B1S&hh}%>vC)QTSOEqoDr8&XMSJeg;ZY;Ol^e0Hr+dPm z?`|J{Y9isUat<{ca zOr+X?fidtPArD^{!ne^2piCV}dP}+dd`8IR<`wJWI z$^?y&4cT+<_D^Ge(46fHoaG9Xx0@!LCGCM2BbpICv9AvO0*^1j8vTF&13-Qajs8EKFT2m|LZ}nQfa%Sism<@_clNiD z;uPCY9m}p#k7plTtB|*Ym^VvgJ!13c`<5twQ^Ut$%^SYXYd$=$E2SrJpK!f{-}AER z#%a~q+9~=!)c+6+x3;$8wr&H3~Vt|x>l4PWOBT>$C1Fr$lmg#`Wt z@#y|aKlMUEL-+pF7Hc_LTk8v)@8f&B(aq|3khI$vkzZ*W=Nn3UgrN8o(U zUdyNPdf7Cl_AjC@;j}b7HLGo!e0{~<=ie_JjP|oj-%)qR@d$Ev0vX&$N;N$1ANO0= zn~E6h9?xHK4GB2H&ML(4w{2Ua87nJRU*{g~TVot-Q}{++I~whxU~gFb-g))k-k4vX z-*;Ika$L{%&5upjpO0mq=KXH;vF}UVGA&-NmB(*Q`G_|IN%_w7?OZy~V;m8`W6?s9 zTEd{7zn`q0Iec6mC;NQ3Z3_Xpm+cG)rthqOZ7&com-(s~V&$$*53oK&QE$gvobSWS%S0BxR?BCJTYD zEOW7MIl#96LbyCh$SeSA=*!tG1u&e zN(Ul(ghzSuAC#d@5~fg$OYTlGo^Sj>s@fwvK%QM?L&u_$qnl))HF5~lkQv^$T#O&o zp~X7-w^uGM`-N)9RQ-t3+ zv+j9!-BrI&$;~(G6)1=fEY(OMwk;WgR3{riG80;-xo|65m#~vd(RVXW!p_HkG z0sRtDQ?CuqfngItjS)QEO7&rFC_|AYf6~7T3WtbAgD4j}bFT7G< zhz*`PI{5M(1XII1xvw(S|BU8&i&prvfUPb4BFh@b8PHP&y&Y}^1fhRI-?Crhv0p-N zitdsk#N3~(F8O#_cJZPlCsF&=mTDbPYb*!w+16~rJCj}rQ6EKR@spg_uB}|UUQo_hcjP4me}K2 zLPBp(zWc1P4j)OsKcDrdX@wq#yoPUAkNL;HE5P^?U_7+1zX*{Y)GbR#zE-~9W<@4k z#|S#=VQ|wCjXkg$yQl^sGnw5scyO zoX+;5pzT&y_Wj@AHf92QFS1_FggPhG-!6{d_x+x17LSW|r|<0#@85ETW)~HitOAb1 zd&QRYSq68;uK3DOeg2qSeZTW8{MmVazA_>Fcl~)xNZdw<^KLCge;f+)X@E@2w^8&R zvhn=+VrTr7bVtwa%&jx)+->FA$FFmnZ=Db0fsC@MrRA#y4QWlc-4BKKXb0qTS3`^I z-)t47>RL!N?Pl?l%DGq+Ox4_QdZer*!-wHXwfyF6F|Plz!cm55Ny_ouiUVa z_oR%eVx{fRG@-3k-oL)la)H;?oZ!PYHPcQ#sj@=Lwn&!{pM=9sjSymkqPPd48-Uqq z;4cUIF3qUZuci|*+z~CM$^U3&7FvOxU#Vv9je=o}KU@S<#*Ad@JLJz)7-PSQD7x{a zAp^vVtY*ze#5+w3y-IkPox}@bAuf&K z>`ziarbm%<>ceByu;?;;6}m!nDj@8Vpi@&OtVi&2vO(Xh0^~I%1|rl6^LI)UgH5Y+rX4Iom+WW;RN;rJ_JqKKf0Ktm4w1Q46|t^EZ{bR zD-&Wo`D}pCQw(8<7ItMe2ByKS4rwQu>2Kgw*BLL^Bk8E_a&MCtQ#>IF$~H(qe7U7a zF~NyT3gb7SdqcLN_)?=kNrdX;5*qq|Jr~zcqV(|+y9GssoJZvx{d{*w;y2mM_NCeI;%jH z%C;2a1visyGYlSULp*@WIO`-Aw_psM=SAe0S2wTxNCN>vL<#Po4z)1j05DWmmlzvv zYcgRv+@oTD7x;hZm09vI2GEs7#JUm393&;-038d48?P;@fS{8P18T|ckPTi1Bf(~? zp8AwRdhipyT!%K^>WB)@7ZehHSthX+Bubw|m9;cYXRSD%CE=fR6r=_;Yuu5DRQzz# zj*nXYqz7@F=IfwraW-vpb3S$xUX}Vo80Jb?+usB|rAQJpsq4y(~O=;dHJ$G~X}KK;jJ?nR^b_tuD=fUc|6_xmEL z;ZD`ioDAWZ2Je-LelQ1Y_Zm_qADfW4MsrN9x%OXnqwB#iUrsA8xP|=wp1z;gbm6I zZ!zs9*+0_WY`Y(T3ZU6o`Q($EDqoVSr^z(b{1aN@7w=QFVs*6Qp#@BHi^~!b4U%bY z9Ax{z3g=ossQk#mhU7f^6T7k9lVi+6p0O87TNIlkdx0lg0b$)~*g|hxl~$~WO`!u_ zS}#Y5!h6rTM3wamXv2}2tAFkyDD95EI8kU)u8sSw=X0b16d1$cXp;om6{JHBJpg}o z$uM1o?WgRFy{iHb@A+~=n!uRH!$ImlI5^?Wfk;XRYQp3LA-mxheO8;Vo{_G5obNZ~ zSz9s3@t+#ta*pe`q`>(<6`V*c1o{ z7^UYEKP`{Z*M-i<{z;uK7}fe!2M|V1Piv7xrUg3fhvUw-qb@9(z4`B&T1FyGRCr+% zN<5)&Op+0e``5vj4ZMg zPqmi?E-}ifx+&_AjCHqZ5BtD69yI7dl%tPrxBq+k`Px$&`F#_ryUHPX5i7k7BwEno z?C*UjUw>kj$X%%t5JsrM+!y&J(3|#sVl(hH@Z|Z&N`p%Af!9ZgS6rz*V+zSfCnQ^# zDNmmi^WGoRH<>*Lr{5+#tLyJ?_w}u;mJ1)!fdH#s}#r^38Atdc%ufu z`J;aDpp!qFdA|(GHDC0R#R!f6)y`Zx`+aiIUsbj4c)gLKMlqzoBlB=Tyw0<%%u|50?b;$h0ISbPxRKhm$dC-C($s8>CCDRuA8U&+*?kb)P2J#dEkl8(p^3?)P?zr-b zw@6M!gBJ!9Mo9sdk5QXYmVI|!9Y8a%7*Q@#_9isfRgZWvYSQfZHn1jMxg;@oK}-N( zglzP4#vuQoV;X>1j%{{vBwZ+fW~CL>3>4^w>w(ma2;gb^cysmMkvvJe3-fOatOgM0 ztsr2oA=Epl?~dgnv!+|<@>2j?0`ydf=W`IbifOK%q_SVB^%sYd#dOlW(U%B{p-5po-?x${1QB&h@7P%Xd*D)K1-FdC(q^8a@s7)Dp)d*$&()obU*Sol&r1gb85^s z2d%s1H|!rQ zrFVM_KHI5n3E8M{tAdB~Ha4Jc z8rgucKlhk!m1Bs1p~)rP7H{4$kMhYgE2+Tc=xu6Eoy2o(azR%JD4Fj}AD zdYznPQn+a72kheY<8uN6jX>nN|6q%v2u!QepdjpA^@ESwe?z&e#yBRAPy zCHXE!aIyIwj8MG)sQSmgpo0XQC{(HAO9<(O?1Nq1XaJ#PPLmS?v0Rcjn;091?Z3vn z?Yz@LtOb@gjXZ4R0<9|BoQqu03sIfd7>4|QNjzMnT5)LEAX@#SDwgstjT@hUW_X1J zApsH|?#2}LQTNYqfSTjA6`H zeW&Pe07$O3m}O`J?E34!wsrq;b~t9iFZc|fK8HQqK9F?ofkrg$f9zj#XrA~lCF6nC zUe3Y(zLIqQa2f|Kh{l=35`Q zVUNEBM7ERaY~u?T-pqZH0UQ8-4nXi~d&vr?Z|`-`iQ#V~eO|VP?nQ-;-RJ)8u5FQA+op zk^GoZ+Eq#+;P-*e8(E7=q)&3mCS2k>iynEVqq8CAAYTgW-0 zFVmPX3cWDZ%taUhfXJRKqTvpnjQkSbe!5V%3OvZT?DrW`yTXc~dgKDz;Vjl!B}JM~ zigE$2hWie!(G6nt1X$xKLO&^FOR)>-D4}F!s5$8@6P4eWp;pEAR2$u^ay|d%N|D|% z+$m)qb2N~}!ZJ0)p;h6A$S>eo++>g#5mRbskg3>uCmHFT_rQ4DrQFeNtA8qG&=X^i zZV8qH#R+m`>!)P?_ASaD#PpT_j#9TcXW(5VXC*^IwPal^->jlr&?w$? z5EClfkltf7Gls8VJQ%o+__6l`WB-z0Sk71~HS5pvLh$U^PdLyD(KjDb!CJwEgyW{4 zq*;Fb2l&-OF!uI5K^|Kd18@xU?Ww!lPA&@a8UJNx`z{F8FSGW%-Xz=Jl`jYgh<`Sx z9~v>|i9N4f@cEX^*RuE?IcL5y>w`xPKPU9`N$PE}g_*4&R6x(~w$yOW;r-5mF~N9u z(*1TT5Ozvqg@4fZPU&4lrbs|b-tS76Q0w-iCNRpuIR=xmm7e=OM~c+v#@~GG47AY2@ZeU3kvowfI6{nfmxV@~JTf-274fs;^8)}( z9)#NptCvV=!|RMMNom*@Jq5UrGFnK?m<`EoF*+*~3882v5J4*AB}i{OHaS8}Z<={DkmPXQJvp7med@e@Jla1GW&ULZ)G$yU<|Cm@#Y5O-?r1407|_18$d=tP6cW-kfyw~ zNpLCDCX7@Z+f06@XioTFg`fqeM=J)He1QPWJjXfxGY3?oam+w_^i2`ELf*E=v8Y(v z3jqx`Z`m7VCqoMvB$i*xS!gp!x5C36`?*IKo?FwXFxMTQ1}jVv&0eH}8~9BA*QBZB z)l8zxIm$+iyEH2ncd?m9`mK2d}ddd5Uc=aieF4l z!gWcU*Lx)0j$-izdMt`FNv2{B5aNxH84i>x0dsT=@gyb(B&zbqGCnc9v9rzTVk|HZ z0-eWv)=QcTrW%^-iX14$h|0pUNY&sRX(RV@k8NdE+xvtn1Q6fR3918|-) ziwr3gzj#48v}5(x2wMW-ZMDksIcbB{W)8#W75@NOP z$eRwc?1L}`ibzHwyx$i>Hbbel4bnSsCZJHe86qT$#B?f}{eKl!*t9f@d0V@aR~_`4MB=QcF0B~xEcO;%{%_Q3)VK=i8nnY-~yQ*JMLJ<^66 z;NdR|K8-(e=Ez*$Iom|^-S+)M6@{!DVTkxlRS+C+NZwy$dgLlI{LSOa#%+sppG zgv`*3HlmfkKz{%~?M*G*PL5s<{`;FukO0FnXQt&zu}Nl?*VCsdOYImFJXpJ8<|7P< z_WPFlg2qdNCa2&r55Mpl>W`STVQ66R&*7!t;eVqlp}p2tJTPa38?nDM5bV?S9bH^g zWo zgVou}J&p_}XsA^Ok^KBw!xRA6RCZOG(M=9ZBMp0$OU_GSLv{2wrWRzvyu;^ zyK4H&XhBt>tTe|qXx*M4vlP`Rs`&6_JA>z5x`K}QQTuq3elq|`QsOb@t(mfQ998PE z)FU@}gjJS2E%(W-_{#a|cLs5O>Vr9NA2Lz@0=_29EENZF;UgSOGivUXC@{7RtL3Ht zR~Ntt;!EiEQDUrLi_Bh?*mN5g^fE;sV<<8a@$Pt#S3gi)NsQt%f0Uo%w+h+MW@QDuzG*=nQXY6=2gj)X9xQOv_$g$Y3#9w%B!9{sRJlgK`ip7LwSQzs-4INL0YQ=}cha$#||S)gG2Mt$hSD4X1Q z;L>xgKWN=geBkmde2Yho7hf~Q9@Aw^RrBFnWc^!T0zuh8;`z1L-ad_(dt-lhy9d`(@g>ea;B~oq`Q+J;R4jU$6V2nQ^~RR2Ks%aB;AR-fE{ez?4N{Z?A} zbnNsMqHBp)5JQ6nphdC<)Xlp0x7{rjybN|VTg|(EDK-m#Fa(?w5zmmk@}cBX>q=B`g9Rud-7112d~r>8`LB5u#OA%E|GNLnp{XH(dIMfZUrGb zDRIMM3t|XnSHllb5=n7Ty;4?i07QopR~VVW@}`Qivf*{`?T*k$8;{aH1BAks!NE~< zy;azour`~8vw%4jmNr}6qrDNTPEN?g`|50eogU8wsO4aQXJ#bN3K!>520%X~zXe1{ z0=QzG0Zz&w(-$J0emt-$Ln0>|+a+|;u5pyF1u)(7yKK}rwi5GO6W)6SnNBmxd{dp_ zGhtruDGo=Hbtn|Jl1e=78%Ew0X555k8Z<$XmDUGMvb)oi%mBxm*b6a zG0jFd)0$jk9Q#j{OT7&v2=dO9J@l77zn;@iLz2(04fpctL8c3aKvjB32;ih^hCH=9 zFjqyCytyFn9Z#3ySVLRG1kR%*&E4A8{dY-5h%$SzBnlU1?YRFlEg%Ct7ts zlEupU1bDzG6b--tCNBQ#)E+Nfpc@`aApg*0O;+$CRUT!8PIENVEY)pyU|w_gZT0lJ zaKc>`!}^SL=&nY6(?VeIjH=^@opdc#X^TuQy@p{{G0yhZ#ySN19iXG{ZNE~*ufr#S z(o!W-pkTQUJs7y6w*Y5U3!PRR+bi3b*Qd3ZbxI#=%NVHkn~`0`*!NqlChd++pa(>> z$sQHKe5aB2NSuR#68}7s$ixtJ zqG68-9t*vfbNn`UY!9Ys8^SWaH8Q&x%ng@_UuF&3DJj-Hk9oBbW#gCpNvW@UX-)p8 zcfR=V8G}zfJKPL8IEVzf;z2q`Ty=`*gkXValSz2!2$=a9I zLr?`e2r7ArzXAkKJ)Y5wRfax+PL{17pML*~n00SSVnq2-8qU!p4d0_@@t#NR8kEKD;HRx6NK(Uz6!8tpjI1d%~a*=x$Lh{s(B|-(hK-14HIMhZeXx zKeEH?FaXCG^!XF})tV6r@I)5sA6K07NzWRRB3UrJRy`76IYkj#wA`8j9Hcv(Phgu2 z@F`1xLhd&$j*`>+gfIl3t%a9TBj}Vd4?76W7z=`R?II25wX=*rJFf>=^t9(>U&+keobR<>0vsJIfbU@6 zT#@yHcMIzuck9peBsX-cFJ0~|=3s>lu(0zJb|T>)VNXMqIlM10Q#N4)QO14H664>B zA4}{>UUJyuzGEY0K(~if^t!yRB!!eN@!_rcDpz(d2oH~mg@`?2p@ z@EA6?kBw2X-5tNXyTe7B!qf~O*%K|sBxp^po43G?UA9fj8`hBb9l2^TDD2$Cc5RzgL~+KFeP)^QwJYU@bk8f4e6E#`6{tja#iI((=0k zG>A!frBGZc09a%(nx#1hXpT}-iiT8=V)7?N-6xQ>v<(#-X47bBQ$|OS#4HG6zhkic zHE^^zar%LU(|Ze*DT1%{^s-MWl7;epP5^?G7euuviWy5&SzA1R`>@mbuUgfKAQ4Dm z)D#p;Pzowp@{L^RYuHJHkea(n;?D;}2Y($luP8zUU+<}-Ma(v@8R`F^+WkBD+q_1b zwW1VE?taWT z#K!Uz;!WXbaDW_f7nEC7V-@Tep|_3f{}wudwFivF>Ik**$i(_u zlGmWSu_sn%Spi>S5s&1^3x+m-H&E~l2vWP4<$mr=$w8yw!GYtCNbt@QMXZp|YKEaMdb9pFryl<^vI|tj|^>-kUD@!5hlJlxyAXE0N&xL9b&q2A7otA%i zU`^$Y!%CnUjDTd@xPfd$Dwki=TCCDm_P{U4eV*AiAn@(8b3J-@AXag+7F!;U(H>8w z0hG8b-4Q|;r$|yna?@qI)su0Vqur@Yn;V7A*RkhZo(iaL=UXN8_e|6i{$%aj;1X-3 z(qEE*+OO^+C<<1%|GuR=6~?c4IJ&o77@{O86Dnr>G&3wd$)j-%O}$B<&Xork^lvE`>G&ZfCyW8< z$ngs%D^|4I43qslHNC&l0JjU4zhW~U7wd^DIvb}aj&b~YGdrlmEp9huE%#oQzTV~J zh#@k(`CS05-)Bse>EC=U>Z=J??(-6W`a8HjiJ5G(5kIs(*hbSvBJhjR=_l~Fdz|^; z6EdG!=vqh4eoFfUA(ER3DO|}VqmvjI_~-$xcwRCnO7ubaVwt>K8t&UizsAb)Bd+}K znf;*$Uz|R9_$8}Sn(i#5BikEKT-Fo3sqSEYSh`2Npd5d3YE-*Ol;3fOwX4JLz!S@b zaMR|gu6Ts-`EnD%lD)(2N~y};r5QFan6^z)hpM>!o<2+Z?cj^n>lXO+_uT26dZ5n? z30N9+QeY>DWHj~c3v+0`t}$4>DEAV65UV6mmC)!)kl>ikMPP{=2kuSjY5zB(&=8Dw zB;4!0KNQJn-nhnpeb!zmM+#e}5Kj1oC7*Ix-vhusvqC0)-Cl(NzfWS9B6CCW4@u%Y zM%!m;fB7bi*R|u<)|i0~$av7oC+1|}(=2HtIs{6}k)F86Wg-HUHIH<(t?#Y=wb!R- zXVJThXK;fH_qU!t$atd@6P=Zw+HIpF9~m#c^VNClORq_vGr|7WSKqf6kMhdO7#`kX zk1}QynCC#Dhrl01>!%CncNxS322#9*!~+e?pAet!8aoB<)*q{$hFa$qAICqUX#QF4 z@W^q7B2#_;C%WLy2bFY7aUblRNQ#z}Ppxr4S&Dr+!H6Q8y%j?zv(+BD*but14A1fS zndz6zPs<3JsG#>Dn2_ag1#Ayy9!zbvzPLN9ZfQ0f`wvaEH_m-uNSFw%;}Z$yi=c3l zxGU~NM)nq%Lpi};^lCITM)J4W6T1OUW&)+z@7Q^hM31}#Q|hk>KQxYVBgErfblJ_x zqj|c+1b!8c-%!VQ1qYRYDNm)>G1rcRXdI}2G-c=LAnDCP%dg(T(t<4@kSmO_(*(` z!S@<_7zyWnjf`Nm`;zxIMaPuH4*)Ua4`b?TQRYaE$IXVy2hD}E#k{!3JuI*^#&%D@ zQF=P3BR=fO1xL6?+yIxgE*0BMY)vyIE8tJyUyLNXnRA$9?LJ@q%Wkis112D6td6cz|LRj0nP?B!7+UJinM$Qh+gpQT(W4}9pg0jZ_haok>GpcPi!yRQw%)|K2Oso#=Bqw;n9UEn$)H`Fx-3!42LEAD! z9(nN#kDWocKP8BRn#f>A&Vf`o=*c5~=R1(jxDi>qt`SXmt^yhnvVg#eZ!-wj0_E#b zJnzl_cc9Z4N~XEdsFR0eAV;#|*{NSW8hG2%7~M%|Ij0z> zJ6~Rwh=($G@RjTtjRuJgZlT=LIV~dF*8BuYYX8k&G?0%mw@?q0w^9qY46qBBYWig- z%me8`6;AX+ee94U=qChom;C{(QU_!uxtT>6t?OC=$Z~E#5d%nMoYPcBa`2txEFHQ6 z3x+0d_^yU~Iv0aK&i#cTf})7%bOcP$WJq+7-Qbko+m4yqEokU3t%*o29rv0gb((X> zn)u_O6})lDP#(@m6X$P~(5s~j+;>qxUYrwBdgNrCefBGheHW9hb&H>=8^@%<24^cB z({05WM_FA>9;&wrDNYR{qhA_N14s(oBE42hNkRvD<;q)gG#pOvj8lY9b$na;#vPE; zSphRnslVRE>5M1zV&&^F=DiEQsa6Gw5k)Ans^Hd~ zhb>t_;GlL~k#GBUNI4c>L}AJ~O0m?43UGt$ouh&NA;$zcK>QcvR|+52zad~I`$Is` zDyvWp)62L)_XtJ4^B0Eq%s;RqU=i$^0evurkmTB?V7z)+x)ggUtWI18!cq2DVTwcT zT^3ih_0AmiHhE7l<7GEO-)A|xHHeq#tQuj$MHg%L-=FN3*E37h#p^*`s$&Tka4<)$ zGIZZ%lLws)Bat;3eY5kw81Q@iFRI?Mt*$Ow+T6Ia3Bg^1ySqzphv4q+?(PuW-Q5Z9 z8z;ECYjB6=Io)q}pFc3KwZ7CEvsR6}w#yXdIF<~K&jar2P~I%T+uJRU`7n83Rc^}8?cal6QotuwhIgK)zMM7GmC+XTD;d6vO?q_ZdJXy6wd-vis5!2oi!KVpe z>6EdcV&G?0SP5WIzxupBZ8LZFBcutZIsE2l!d)C7%~+))(r=po0syN0#%#Hds{LDS(5ywXvj(9F7LGn50ShY}N zhjgft*7vI4GxFiO7z`^*NR10#+MKvT%AgE(^!79c5c*)sg1U63>@o?K)UFpx*&PO{ zOPGR|zE8X~3xzch3(G)=C!=rOrhc*q2ze)-77{9gUQicZdAs!)#Tsqkr$~(&?%&qZ?18XJG zth$`AoDq)-(DAk4X^qazMg7z=#5cQIcFbcay{q}P3x!pEbVa*)@2JxiesFbR7t$>2)|8=NW&ReA)+lw)Q36PVG-Q43Qr{G z6X<$QbO7DP0Zt2bFH{nnk@c?MbMdqq9I#D=uWfBP-V0Q9VSGjW;E$tv5&!kt zMeV~k$`xOsoZu0#BY6)3M@)mI?-1AO}xJVhSkB( zO|;h;vu^Mr@PxVt1^C7&%m442(Fc|Yg5X9Z-%?A0U8j1^ZU7+5&_`$K;WHWe)Gqp9 zY#1%K0|11uJ%_@$H5$sPg)#CEkz$4&u{3qFHp^Abps8ri>vI5$YWG8A3H^CTP`t@M zV|snIYUiCQ0FEz+i@<(#h~-K!ovo7Vb?%3Y)ez?9y8XHKnTD|;k?${soTk8(eR>B3 zIK7RD=Ndp!_#OXmKtX3MELP_Jo(k==Uq-UR@b*`bgmTFCBRc1*ZHb1#NtxPy<<|2FUFg{XxCV`(yz!)2!*%I9S+ z_ag#Al5miXbL2l<&i@;t=U@G1pMY}a++tv-JyY6^H|y;p_l&+@W?KS4IArt(f}-@q zQ&q2NAAi`f2Z|BvSQ7h)f-^}s_y7d=gj_-1IM9sN!x6GKR`%GE1r7Ca2d6#{7oZc+H>BKP#e$j1pQHap|1tvsg)Tqd`0H?DA2Ak}y(DaEU0<@v(O-u%5k#Iv0X?g9FWBBF>CvnaG2J{_%(H4( z@5z`1UgQtOMAUv7ir;&XQ6T@lz508jt!(zd8aNl@Rb8AjrlX8d3;8p@@SiDpxdxcu z!M!Nu5XIDkEs4-r{_m{GBDz)(B_k;%`d-f0SPmW+8enP6Lebk`$p!mtxj2-#79e#y zeP}%*aYk2nWLPBJv=M12wenJkGk?6-3_9ZPDY~;Ym<(AfQ2wDUf6ge$hbZFRf+oRU z`_3xNmw^eF`;RC;Kjr}NNAY77q*2g?Ltz$gGs=+RtLhvw+5f^Vf-cCvNCr=q+{ylY zF4V=FCb*=GHr?&(dh~|HkW>zF-adrb5JLVUYXDUx?Z2Q-_Yw%<$i5g7!UPQ(r zI-uLD*%70LOpF^#j!s%7ots&-VS1&p+G$^mzS|FJnArMPe36(L^AfG#dP_1OjbSZr zo>D3@w-!|%nTD+D0>ycZ{^bM4L2F}RM3AbvCOr(H&7HO`G37X>yxZ;jg)FRqZz-7K z8P#A`o@y>tgo=65gvxO2aB}h?M)=i9x{G+DURU0tw!LxgVZM<~nlKp>!`{j9+qZtJ zrF;GkbE?ahl4vOaH|@F#P5ihL0FAe{v{6IZ#&-~W{}guzBMkk)(x$hx9XUgpix1Lg zUg`B!grc8H@sr&=)hT429^i0oFv3PQ%aNuXVmTs9HxF0`hP8MN;W+$44Fw2*M)H*i zwXdsfPt@CSL?v=7yD`@C;$g5PPFB``M7&rkMS_=l%$z`AQ!SS_gT|O=scWq84+hZr z4BG}@`B3^hL%Ty907Mh!l+7hZ5(35@bT&dbtEk0?ofT@IYbfo>YBWSaHGv-2r;k06+=EVJthN5T8ao!=J)FrXuiH+%bY&!Bu(@ zf#J*}NWs|GC=Oj#iCzEf_=G1LL|V%I(&*V$rIIJU|2g)Q#An@@#)dvl zY#~(tvbND}Fu2`xUDtf)f$E>XV@=W<#;suxMp0zKZ<;!pUJgiTJ2B;Jd z7hO}{N4k$MD-RwFuN!9?g!^WT-ZQE^X8=_{c$}!vGQST}%_ZQ?pKK$p|Dk~WKeFZ~ zvAxb^{B0)a*wEA?$q@1Tt>-TtorM9Qz}t5iL_{){mboxhUC)!^dfJr{uuiUMp}2+U zt(V2tyZ?5AC^iYgT&EoJC{nWVuKaZP~3&NKCOuq%GS{ z1CF78nvpuT;Un3*0^WGY$Pzdmf${nkB%=#>7M4u;UEX?rS`<5)ZWb*Bi?#x_t4eTi z45_FdZ*=i`k=avJTO{cOgF%OEw{3luFTZV7<@&Xk3Cf&fjJ;__?{_L8IQLKb_W#u- z3hbHO3!wJXpdW1B(ZK2}o5!QYg7FY5vIqZEwlYEUgB&d|)TM!`Gim{^m^b*b4Mg=a zEbBV{gOj-yY1h9_B!YMHM}H)K2AQ=s|~gaWhBi zl5nl7lA3NrT;o)YK1BF8VKLtpq|Id|!;m7*n5`S5`OTO;Cx}*JWwqC9GX2RKPd{aq zKPUrE#_IQu(%Dp4F!|i?LE6k0_!=^mty^E+%+k^K?1Gp#s&VKCT(NL(a*8kdYX*271n-^z!`oUm%zYCXeR3+6D~z7|CeP9I z3Q8fVi>f#>;QH&vOVCTu+i0`eaZG2)31`H>THfW&C^?HBh*Kil zU{@64zp1O{KI4to+Cni; zA3N$$7>*lrSN?UeQZH+egN@Bxkg? z(f&~UU`ZQJW2YA>OPk;N={aH48{_k7E4jGV%xwJXD#THns$T!Whf*;jNalyuYvB?l z+152oh{gQ{^30y{c^vZX^zA{S_DHjqu1;OB-U|HSkj3+3#UQM;a;AWO?gHEWY8NWh=-4w3yMqy4n~>e9p5AB=Oq$P84Bb!p;G%@XE;tBB3+j6K zUfA>maE^@bVE6y5C-#}KaXkr@L+HyI13u?f$K zW8zCWSM*qdX-01<*-8*F9-6|yrH3Y<6xli+fUq$z(t3~Z`xXBA-@17(h$wwac9*W7 z`i@8!Z5xTK@@Jb;Zorw~b-Bg!Xxve$75CPL8c|@t3)%KJxW@nvdSHWOS`KA^-5_Jz z$k;u4F~P=S|F0yMH!`aZ1sjd}D=?yKaPfQndM_g=EGiKH&fecJpWhX`--9}rLjX~w zl~{k|x5Z?YmaNVTz?LFMq|qYkWn$6a@9AW7$%wn%zr|M}dWDH{MU6`6?jrP}RLSny zFsmS4rFudd-M`S0w;B`?VXIHHd)^Oe9+W-VgHOx8WKdO^dS&>O$0ao+HwsCIpNf66Fo9>xy{_1AWc!#$2 zG5%{<&bEvJ<9Gm{uc$<%Y_xv}Etw`D@)7rr*S_=@y$2tJZjmpFEJeu?aM8ePwpTte zT0*B&15?!g!`5Db;8jO-nEKCe^qM!&E(T1*<}F%(VK7nTv_p#4_V{TFfm#apLD)Tc zDd@CU3BJLnE@~^LHKubDY6^)I46fD}O8(}sDDpdxXBQkqNv7IenmSykFnIPn7A01K zH{tWGzw9ex2fU^`A{E_g?^}vDqqezW`{~aRFeL7p3h3WDUk>W8mwAM3^qS$(IEp*r zO8{X;-l4vjJ5Ac^oZmzt1#YOrpm00CFTaRj`7yI~t)586I0OL7i7KXLnKC$01ww#0 zO|)HHQ_HF2CX2q1qJ_eZUqlCHHR~(2#=Xhw1oyWXWJQ5yM_eg!$qhb(?MxbmDQ-c< zH=FLKpp3eO)%pN>4o!Xl%x){s!zBYK^gD<~j|9X%HZ*J*z1A6f#vF2W2YDZ3;8}e6eJUW$)jH z{Mb|?TNfniX=7D1uRz!23)}M0B}F&|8aU7~k0kR)pe2++Z1I$GX@M|AE{Xi?QQ9lA zp-mTHX14fUx%$^`=pbHV{QGBa7Y9<}`JdW1xy#p_U&+l3U2YJ^&_XCgaET~fsB}{E z<|dLQXp5BniyTyFAI4P1VYFw3Bt_H69;_^y!%076V)u!u;K3zP$b`TLXU$nXYkg|h z9~XN3*fY#o{{(>l&4c>a6?M3HekXey|U6!Tz!$1?J7!Hgb@5tB)oQLp9c(x0$@**$KDz?iT=UDJPfO8$g7BZNU|mq;?yx60rSJY;=+a5u0lqi z)m(JAQ))BX_4DOZ#>R-^i%>tKHT{utG>aXxU4OA)=gpB|s(wF3e*QNexa;6{t7cVA zg0OJ}#awKHLWhRhm?Se^;Opuzu-fRz>^|%7%DmPN@uMAcSE(etb-)RD6jUKyF zhR+H!;%ZKfM{4hTc?3d7G{SY*3q7NYd#HVdQwthTW#~DY8j)-k&SxaaEh*9X>Jz^_ z`EYq;Ep_?t6i#$|>TQ+nE>$oHtRRCT@By)|w{m< zSTA4*UB-s2@A_VFg8CS+_jLf8owm71Y-~tMxCn!1s)uP?(ijwbFf`oFm64ZGsO__e zcIPemL=G^JZkIOXJfh_yrb6-&THVqZ8xd^*6TUV1xT9^0!n zLPCg+G8u1)YZdLZ2=9lKf>0E+<@W`=Ty4F8j-FrA8! z80O&0PH1HZOb7f@sR8)3tgc!9cPal5));bxccaaPz%Qy!h|ugsbPC7)!IroXYqq^gFKVz&6-!P&f;d*S>4nYfjwgOA<%y-t zl8M6gHhZyEYkK5mS80JU>&5CHGzSRxA=PcAPnL1!4#8Wa9;hJ)l0&rvxMc{@rO2Zj zR6qv`hEGkwy?NgxMwRgs#f;hAsmNCmZmzyL$MNZ+x% z^e3rQ%M|l+#1aCjOXG_5-7>2Rf+O!r`*c;OyE_X;tFw0JO93l8R_aOPF_q8Eq7Yni z>AP9FKjbO+LQHVktuAii#1xHHuc}2f<1gm8E2b_^c!sl=knHRBRbIdqXc zp>#cgng`vmb-Qr(;wpD*bCHPg{WHUZ< z9Y~s(h7*+-dg3ow_&dcq5W$qXu&KoCjv}Xayf_x>p5>jTCd>vR#y$%QfY3iSHp#0m zA%1Rze)6&WBgh7YI+r*1?a2-lATi~G!M*D>-zh%EfVorDydmR3>&ZS{Kj9|3ySB9t z(-?d{ePH*8#{&YGe|S zdU>1`v*pD8f2-dAqgNyK;BmY+;s33mC%_*O9oa!njg3Wq>=1qk^<3ljTz4z({72d@ zw3p}*@T^Tx65ss~)%~)P`~HjkcNLz?|2nO=yjQ2f|3J8PZ8@%;;cQ}nQc4aSx*#!J zwZ0#RD5`JR94V@TyYdQY{VKQx-3L@Gk}FX40SS-TVD8-&SVBTj+_~SFmw{CvjP1XL zR1f2L&0|j>NUqkN@;W4HRU1*vv!RM=7} zRUrfG5y9xWZUWHfV-bNGEA#e$EWnOqhO?d|()cqXyzFI=ugYC&;H#Z8^xD(`X`n3J zsuY&i8#xx#KaB8C2l(0?a+=rETDgx%2H9c(wt5;yR3A+U>^s#(6E(Pu8sL(|nBwD1 z6{bquzQ(^-%ynk@eF`a`r%Pe)or_3-7v+Ob2%ipSnNh=DCr_=XHK%BaE_X*nr=a`< zsx)^;Pa9&lAnZgn5rLiI4l*oB4$K1gwv)|QkYZa%i?(8PiF4IOo|_5~W_6|Z|c#V5eC19!e$Zz`s&YMd_X>v$0PC!o-w6de%-7Vz+yVW%#y4Z*}SM2)Bsvy5o>k8Nx$wDu9Gin4f~xl{^^&=&ETCVqH{dboJkUCdwH} z!z|6=T^a5iNNhmt_)n_GIo+U=5T4Jdll&ZFp=efx(cZij$#bAnpd0+7Mo}BN;a@|C znUv*d0ah%T)QLqHK%7${;XqrvA62(UB*!jatBSc9p z^Dg%gxd>p%cxG1@vRr21lv*&SPv~lln%STtn6ED%QA0Isjj0PuKCeZ|%i9P!ECMfD z+P)NOefDaBa4CNI5AMZLTzyRA{ldw69^2RYq$0}+I#UCMT+D#GJ1StUnKIY`};sL>{oJda~TX@2uhj{CZeHq;@mn2%0 z-|x;inGIg$pKT9yB~Hna@QS3scQ5nw6H3KMPBj}{Ypd%!#AYhW*kUb0t43GcwPvhf z`gUHvdHsm(HtK|o;Ra)c1mL{u?;bha)c~(idA{O<=7K=V8sQD-T9dbUlljB1yWPU# zP4PH)qC8FF;3D0+8a+2OaZ9NTFD+2Rw?ZlhJ)Oy*Ay@nEL=ah+O62V)sCMCvIN6N& zs3zgQVQl$Izg%44tQ}R`ZaB6lKim9Qmxd6_FW5E^bWs!9fa1h-+xQQ~YABGXa5hG^ zsa$0$+X$ZG>T(eV-Kr=uaBzKbT$a3*s487=HQq1*FSRzLi}2_#nL5?}BsIE3dJt2V zJb4@3Fw@>&tT?S!usvJX&eD4MKTVl~IElVj9IA09>QIco3v~z_`(EZpq(e0T$$B|5 zMb3?Z+^}8(!?mdsH5#s3#UIL%?id>8?Er^hLY+9S?**tCaZKP4fxDx49Oq8E)m)rk z6X9Fk1bCUxEDs{5ROC6cT`=j)qR`!UTclFgOswXru5{BJwJIN#Qh|9zl6^*=cp z{ctVDz{tL@{hX;^Htcm*5e>UND{7N2D&Hl57N@YBI8xc}nG3go{O@r6{kc@9*z(!D z$hn68_Y4rN=Wab!@BCti{@;(2GW&a^k;*dg%CN#*Q_$6knf)?VSAKtK0G{Q%ul(MMHF84G# zjtoEcJ6cO#Ac+{s#Gj7Y@ZVW2ziU_GROMVf76{fDN4iJ-adXYYOOMhpM@oV-B8F*4 zy?d3&YsTd%yiU(+@Ni@f1QY@ul=UNOSht<$D;@RK1NJg2RCwWekCjZn^)@4?Z49|0 zn*6j=SbRspJ?m@!dtJZ<&;mueuTNXmnGP({Akw-u1 z!y~%F8bjaxfk8AayqrMJj4d{*wjz6Zx_ph`XqPYP0qa<1EBviUmNwGONOplZ6O>8w zwWa36Z1JF-IaWl>P9&QV@}tE?JvlAhGI0Ba-V%Y(GM#Dum7wPFAAwB1xgAzrXO^Do zIjIPpj7Ur5M^gseDn1 zsjI(%z5ja6bd;M*_1nNmliU*+<{N#+=% zbgPMk2eLG>KagEL@nOYfb5r9Uiox}_%dFOwB@~7`Y1K=sM)BC)o=c!Ze8d2sM{9E$ zAaXYU@T#^4H2z&>f#*QO{jtHrBL$Ia!5m?JA`51O0eUtN{tx-kTR2%(tV*F8pb;^( zNiAcFw<>xG2$H057^>dBf+xS+R3hXTn$&W7NI#1H<2(^nu1H_ty|xK-Gb$vCvGtJr zn!;~<0^DQ6rwqsF5QkMQ|FVAvCG!kb1#lAejl>TaSOkPH>A zu_)-qq58|?z@d=o20$x3>~hGM>tL>7=^~jpg8X8Nkk6oNE|p-ElbUD{VH>#%@Y&g; zts2`{*5jrcjVn})&`AOeCbWw@W?BLi(r+vGDkUfv(+o;W&sK2>)vnk!X=a|b+JO*v z6}p2nQO3WY-sj$XMo06GcdIYNsl{JJ9mM^PBNr7eN>u)elGkcWiU9$&z~E6>aejWr zloWWUM1H)4M2kbS4Dq8)oZv7Ddfz7Z_QB}y@ejSSaSeRtQf4Uy_sN31AkLU9VsIGY z)K0?R*KIN$Fd@cmJ>|GI(qz%MSSNwvJzGy#y^wO;QZs5yf%3&3Z3%t@zA=N?7ru8} zlY^6!0-06EY`cf1v%@$B49z1lo~#+qdhZ)ZR$t}4K@%4-eSA!xP2QViHY+$?4-0C` zmz!p|$vcy?SJ-9^TE-|)n`TExS+W1;cKqL*Xg>pw^?Xww=OgnK1zML3aExDCnba%% zJEQkDq-XBx>Y7w|TS&xDdv&nE8JnQa!^2}|wUvT>XKUBmG1@)H)ZyNpnRwavtjH86HEgpBm zl5mnW78((gK#L@j3hs3zPF0$`;9^tFw?$-t-njNWRp6SH31Ab>f5K4bXM=jnuY7`u zLG%q+^F_WOpCoCk{6@_K-qZbLV`5e{IKs!8W>x^~{cjB*d7)5uz=pDlnNAc=_xYTG zJanJ9s>6Br*ae^3SJMpjqDs(=J>75w?aA@?v#1Jd(ftf-3vzcM8a=Uc06yd9@M*ZK z8wZ#NSPjH-vrGN6CE??VB~HNs^R{J9@@IB_!|$-BC^mINcB#rkS1;8{lC>uOm8r0;L^XD{PA=RUU4JSuzwRN&Uk%RyVoEA|1W zdPupVyL=D|9J_I_N^>RnqI%;FcDv#--Ud$%JHN|9L^!=zJ>9D#%q-MQ_jhGup2|LI zF52x@k=3tjtc9zLW+0=ZPfx{m!a$^<(NVTQ)vzssl35G>VF! zgXX}1YPGQ3xeo-og11(q|BLK-`Keaf7hrjwyd)8gu7#r|#a`9`+XV;w*ehv<)ib*8NR4GSfh25K z*fjd4sCbN5muG!*RA2yqD`P$pyAw+vHqx=Q$ZGT68aU^OEo~IF2@*Jbv%DLel08Yj zQdcEH942~L5qCR(jmGzjp&!_iF0}K^Ot5&8J>^w3IX9=X?MOQLdL5t=IN2BrzfZi1 zVv%KkA&^gRL+;CINYG2~vj-Ht2&GX;=5xf5cGCyw>r1^(DTQ*fXP)v~a*%QsitU7N!V&4JAZg0NTwV1Ya4nLUWgEPS z(hq}PbltwbWPOQ7#=lI8NH6nnC>u+x%$yx!Ix8&r{e-EZDC!YKk&^6W;?IISDO%vK zF&9I6w&tpiI9r^!YP5vfO{^bQE#{qR1~m-=K;CzVWLQERp7sthklObrAn)!f0et|Rb0u7EY2T1_pdd`WN;eV*M|%0ho8=5 zPls-aA7EBuG#LP+aKD3G@+R|YDdf(-@q*t6aIUCPdgUCa)^|ox$GmIC_^^|vi7yhT zC^E3uao`~&R^tAIKSStco z`C|DuUtQos>zRD(=j3#QSlusz+OaqhO-Q}9(Mka*cNUPCK)JXX)CuPAf8pdEAFCX^ z&%MC)*=>lPOF4NwokO1YYgq!nYJ3RZrxysagmOLAWdZpZ-K~U8V~VNV|6?BZe#v6M zqX86w@6%2~!Qt*u)VjUn=N-h)yKMPITSx|-KSctcw*pI7Z&O#G8+GKHKRj30lb^G~ zFQ3z&Z__X>o?f?IT@OnH7~f0p2#SzVja+s{k5H>S6-;V^+Ub26l>AIt6No7gYmn|&^|SLJ!_p~wBDCc%AT z2v^w3$M|a&ZLw?s)py&8GQ%g+u!Tny_~bzO50#{a_b@b9F}BbHB^<|!Zd}t4exa+K zXb^{bu>CW#s2H?#t8WVn2}LJTgE*%x=08636!ll#B&v9;ctL_2kM#{KYznxL%H_HP zr81ZlMG`@@^V=;=(G5#ED%$bTAdJVdrfP(ICkH(T|9d%o2sVE+(IRKJeq&J4f=J&s zo#8uca8rbnyjI_7HRl{K;%j|f5b#q}NTqyHSL*&5qt^?qcogfE*xh%0vRxt>UY1%2 zS}FI$BwS0urz6jNzOY^c2izP{tE`0mgf2lX{!E_n9fLZx9J!s8R)!*zT!DPe1R(^$ zcz_Wm4POvFuwWR8OMO$=22z0#7?W=ZMrym#zCX{au40L^JIp4>FAc%NC$NN*DOlqH zG*M*?ttcD1-vrVqj8|yW8T?&T_x4xCfk)T#6WU?+xjv1b$YEx8)P^vR(anzq4}L4% z@B#Jlo@OG(djfn$1Yda|sz4yjRV1q6JssFmWLJ}XXvp0~#b%CC?2w{6io^Q5Ohejy z&0n~dKm^X7IK(0pSAVg~dp`X&O1C$f-^<^H!x@ov7JfX-E&~dn&yq_=D})Y2Mv#*^ zbqQTkX)2R-rozs$CiDEkXMm6id8!JFRYpM?G1Ni#TPXd_OF^(!^cB9{<>f|?U6#K= zE&*xP)-ESzbIT91hOg`q@CVe3A!Qmw4yPUQd}85fk~1kfUZ4d1Fl+qP&c=-tj&A=+ zT{U;0FtecMx!{B~&dFc3P6v&(pq521Bki7|h69ffVp{EQ)}vTUA}?iO*P5&L<8jOs zBEA!-OJ%shjD5CDz5&)avAD5v7OB49ET#-zkCZNoTVhQyw^iWdNhvq9*DNs+a)h|yCbZDf!0iB zSku#0G9tc-pWS|1Gzd%njSO-s(X~=ukQ#ltyvqkAlC1%orC{%Vq~*Qa!K*o0@+8`Z zXW44AEtP}c5W{Kl5;u5UXiXUZUqDj}VnV40udnbT!B@#2wg%5_k9TvM9dF)k`2T<8 z{b!^Ac02H%p8K4x*b2jUx{ore7zr)b! zVT`8sxIYA;@O3&Uo}5f_g~BMpr-ND?w+37 z(i~5zxw*12MK!K9uLf{$_(pl)Ktk!O*9~HpIM3JY{cle#;BV*sp6jfD+>uo}L$P?m z%oPpyhxyO%5^Bk=Ux;v-llB|BvX0E|tUMnlTLNCk0h`gXmF_Ayw)WU9XP zv31`IkoQIbZ>i@k6rhtT$A^^!R9I}BJ-COuu^_P&8=w@-h?KQQRNKRZ5lW;=VRK;^ zp}V4fK%b{Gc0rt5(?}8$MpGEg^EA&3g$)_w7JKq^`3^OMBl!ALg^1#1Ooy_(qlH0_ ztR|y}Dz}GRy`u8pNkIw?{sIPEjeLu9aA)enl13kp_L!K(6h*>jV6>xd`)2QCe#FpX z7o{Qrv1r~_XhA^-A?|RWj+VwAj)Wq*VL+LPj9~t|75%if7K7o*qImWmmAcD0#fzm* zUd<9w5-lz?LL~~BG9hh494hsGe-d0}aR^KSC6nvIMh)dV(GoC=r>+5*AR-Q*=Zu2V zhWjHo^gM%JDi@!bhx;UwxlyDEeGbPPJ+p-$Lqns1d{-lR!D|1_ehBciR-F@@&0BC` zuQLQrT^Lbv`HI3NzHfq@`dIHy>QvHQ0rp_bw>pnkc}A`RGq8s*mbsSkLiwO1AO8-~ zcW~exl(1Z8*93xbG!Q|j0Py2KTH+-4Ehe)eRr2A#+bbJEu6M9MvPBzqKy%H+8p=x? zN)O6!j@c{A-gqs}+L&Da)Xxl^T)9NOBXRw;gXJLt1xo@8bz|dgL&=vmFf{j_78Tb# zxhj>l#ZKZ(xK%;bJanSC8tgR|qEz0BPRpMKjAE)Fqd()JJ>5PQY8-t{> zX2)G;M6wYaBdE;r-v3&#?A8#s2r=?{@l=kNdK0kpt8UFLZ$~XjpU6hdsuIofia^W~elAWQI|Z6}go}Oy)nN{_aTpick*6muG*(J&ZOSG? z6jbz2{zZSCdn^Px!W6$p{J&7E%I)w!Gjx|Ca>bDzNsj*bh=mOgR4golGBw4~hwODZ ztDI`ks|j)y$KMnAKYD*&ym7=rDVpr4Y~HcWi>r$p8TGa?cx+@uKC^o87B!EfTQ8h) zznRNlY$i4^%*xlZA~Ip74XF9G(SDNI^r6-g$d?aq9mY-4fML&dv=zzC4mc29Cq`pi zURnLZK*lik&E^02%avXD15}u#xjer!=e&=}J})lIkwT!{uAxdcgFfXJpJru`_G+1; zbzU0Qr60~U1!~{JF^WAkKwlwR8$0`@&WobN9`FK7)8}(a7)*9AA}FF4IMVaYg@e@( zw*0X0ovy~Gb1krwL<^oDIaOS0&^?^-h{^4ac&0>QHxT75Oc;8m%$Ii+>jy< zr?Daa!s{neG)(z69&0d1`@_bbsax#M7`xpQ4V(n2F5=B_b^~IFu9}H<-}AMvMnb{4 zVN=9%gz=V+cE&k1j|Z4VWF85cx9l|on`591w;2BVll#r#fkCqfiMxR4f?0i{R#VUN zT-JY{ZUA8e_@t{uYP&<7)|AM1Y_+=Oq7!R5s7)hu#>AdCEJ90Hi>J)a+Cf5ngAIqA zy-v5zk(z%28L#E?K2lq6haC4^S3YrGsX^uT)+4@`%(;Fa9`DzLpY^_Ht-jJFhwWPX zeY3NP-7gEZr{j7bHbZ9@cHTiiJPr($u6vql_S~mI3g_dQ`~SX$UYdU zo%N<;%cBic@9I+(3c|gD4+`(*dOv^kIgIZmgjyrN#>gd9CmBR3a@(mH`7_G-rAld` zgPP&iw9yVo;e zhzH;-6f+s>F}utP+W%0MHqSGk&w8rGg}U*lt+ZyCSxTQNl9ELslYO#5ZRy379;k1JDvQw63lU+KG?~nndfhUUz&Qp zvZ`UbKhkQ;sl;rVUqhrm=91fj#%0W(e2ZTcx(hz^&BK84(nZBxYlw;0eI8^BsGq+B zzTz`|dyQ3yk(&d>BYQvMAkhaN-!wpMsdXNtK_hM|2`pvC!)cjo{BjLJ`LlHF$@f;FK;}CpXE~HkhC_ZUuarmJ7 zc@BOo0BdM)pI@h@-LVf{O@;G7nafkK$+w*!kC?*33h7N)=LaP60Jw;-)Dth|;}=(s z!!JZF`yM2Z=Bg8@4kSP^o1(BnGHaW^EZRHhH6my%<`19Dlb$YwLq^mdgGQ5L^W>=K z;;eqbc2!{RLK0 zqn3ZKa2D6LUF)&*|7DA|B=Bl|--x8nmIaNW6ro%G_ENZx)*>W_ft}5R+DX~QX;mCb zs&|cwO?SaG)>|u`FOdHWcav`~DJd(stW-!(R$U392x>bkeS`PLN=7_IajVZ81tns{ z?I#Iwu~;)b%%LEc{YIVhb@UF+5QRI;5V>bnRfom>1E-=cVfvuxpz{}R(UPFXDEkbz zm!MuK7ypS~L@K0tX<5~;P>2_lcsR@gzZFCZ`AgcNChE<_;gB@Y9p#@n3$sG(M46YI z;Wq3uuNPXj%1yyAa=z_=I6aQ24;$Bhr?d)D0j%)^s;Esph8pSc$fK}DKF+~&@WVT507+^@5SR6;aU8Te+FNY&VO~mW_m}FcKxEU zedM730nsMQ(?YXVq^4HL(Xuy81EVoaE<&h6?FkHujx9USsMS0q8;A^IP3)%kq6p2Pi| zpvb($o{6T_?`_0yzP0Y1;)N26Fq_O z06{~Cc}x9gG@)$44+#gWgoPuQNr1PS=iXNV$^f^Y4R{?Z$VqVl(21*p4h#LI84dtx z{42LRW*Mmf&LBWu9ZXcy4}dwLHg)gqg-G}c(h7+=e^TB)7*jU=87vsXfwTg-s-Owr zFHz-cjJf$Ms3^UxGBbB3l%tXj;>bwC`NHd0^R!D+;0$ctT^GXgMnL$ngg5uisF#bc zNer8nM!!%6Vg+`xE_V^ugH`X-a!2|-?igNRuTDH`HYc_K194r! z_Ir4m_b4+9qqMqP>NcI#@jatIPj?76I>nP!1-_EQ96@OHGV-p|x!gJ0It_A8ee9v?V7Vu_oqvK3GqElvu*v=0{O^_c(7e zq)?%qrt-Fw0%I1Q;&+g{Mq<=?_;ue1+R#yJz)(LBV)htrxWO!l)SI$AVkDbwZev!z ziFcwT2Q*)FdlwzIPUreB4Wy1~j@y8Ox-=Tje{-PEo;G664|dZnldTh&2!miL!=o+1 zCmtsX=;v^~@L|I>lVuXA?$t{6YsD0`pv)7>6^Vj~koow+i;oKybHj`S(bj_)uYL9* zjn|86c#%(LqealZv{)!$M2ColkL)q5b07Ku?DpLf25if*6-2H4^{et~8H-xxG9i0`rRe}QFO-8SK648Svc5E@VBfc3m18gL zRFvq++p>QOlH?3=qwh0a@v4Ngn|{8!N(NeX$?DIlV|6;QV?f`+5&IEjYmXPO}4mmTjeYWNi4bfOK-Q*W^UU5tbZGh z`-W$uLJdZHL8RVA=ub=cySgz(758ZWWCYymyyUv=O#b}SVr-q~+Hs8%rk;4Vx#0a{kum3Qb`$uz3UDH|m6>!4$9f}j_5`V& zWh*xte;ssebd9rIM&u2GmXuo3=MK8kY6QJKh`YFD0_n7yq8r0?aJ+q$ zx|;^=NsnKcY~TF?EwO;X<43;zc=h%%a>$LT&7|w~3zuJh5)!6{Odu5tLR1ir3kA_n zBGoL=kwRq6m_C1oD1d1*GjM!38a2vbav*_*1PWK?85je$qn=Jr^^GznJ|@^2ggdSy zTR#Z=|JBz9M0)F}Vnn<6Z+(>phe5EXUzbul&_OY;}zgm@DLz}jZtvqV88|gdk8&O#!n^x%V z+W|0l>C@igeve<6fcHP3aEo^T{<}JFkhRL@{;v;atLgB{buIh-Kj-E@asQu?@#hP*es5cVN6SWA zDih=M<&JpXv#f0Qwc9pV$c6`-8?3Wm$oX{)oCm0I8L_sq%4#h7z*)dDr39vfm0$ht zNx{LcwQxY+kdV=__i7f);2=%hf{>AC{zPOI#UAKrUL?rFWet?mkogUcSeebSCpxpR^Vw=B{*%cF5WEy9x`D;;PpfdxbaeCyQ`Oj0G|Jo zCvMfup`&}vUBs$QP?U$7%=!{Ct7$(7YoTqV z0{I4~QPY#)H6u@ki)5tvQE#-#{rF#f%Q-;6i-LW9g2rdKN{JvTaN}*&QX-scTZc(SbssR; zAhmvl^KEtJ$W!Cy`CYZvJt5-BM&zJ`5#PF7JaLUiL-u&TQLmYeRSt znx%f}T=m%P1-_Sek(umovo?XBzpz<$VOuJaJ5>CiK zHYOYmns|H#I+_{rz(}VP*uNHjdAeRDx@&Jiqi!2yO`c4W_Oj{$IkA_K0K_TNjT9(3 z$(`Ao+|)h+T7Oox=+E|KfFq-Qg(d`9&5#F`IH=^@by}K%N}Po{3pIYq#bMrtW(Tlp0-_gITWG^L3lvNcu-VS z`;-vupC#6JkIB0||I@PCUEOsaYm=-Tp6)1cC4i!SjK?YUJOevh?!zm>^eA)z4mA=6jwS3WP9m&BZwfe0}q*ZWLCCRE*}+ro&r<+hNZT0r}T8ru7K%!VmsK zB@8|$4;E>}-#HqzI5b_Ze5YzRDRwZ6gYlRsZIM=NJa?bVu@ei@_a z4<*3GZJPZhycr_5qLZ44=%6M$^i0IF@i04`qfdW8J%y6+N@~PQN+P8!?GN&x(8pN4 zPPv7DzihP)VH1D;!0kcK4*GC2oKxj359(wOR5S&RBUtJM;u=$J?#krI>_2R0${Y>mE(W($<#RcPxpoG#Z z&-RY_v${6l9s%8iw&E9e+2>-T?`?^Iv|m?s8@A9Uldecqnr<3`b~RjK1-%~I+RuzL zJNuTWfEkjJnFinRuP8?+Y~g+~M^m`|{R7k-jgoFjj)^^{`UhM;9G{k>Ft9N8tmhW9 z_Eh@itm%@a&U2yeztMO*k?bIRf(pC>MWBnoA{-PMFPE2I^W1(Wd_{6U&7j^wJD)qROIZqipOaNv8GT&V;cqP@9J>}($cVtRLTgwL;5RcMbu4XawaC^?Hn9pyS9e6>N2F)rZ$$( zDIVN1_&*_q({O$C*}dK|XA%jzs1@-AA>8!Rxu2u-MQ@q4oE_9HR}KvV+< z_?Z|0)^jE)%nYy%_T2t8Er=}a>wmBhzd~LY;nr&;YHmAU3+W6J-b@@qgD1%K+XSTE zvc0)x^fG(ZtngRMYaG9k3BSmE@1S>a`ZY!^txK7AegXfjiUr`HpP`-)h<>4#GK@bm z!rCK&kPo9-^1~76p6A1PDFoPHCIq+^72O>zx?Y~AQ!JVmI6e{p!Hf(ZJoMqFc^1VX zSP-;w)-mxp60^Uaknu@C$g_mkyTaJUxX1pHf*&x84pxaSh zC1sP584It?Ib14{8n#2wy!^@YY3#m&a9&ogeSS`KRh|F&>yg>nuh~Zi)5L#DSdGNP zl}N69rXqrbdF9BvV0p92JC3(8&oJVDR@(Il$ifx zLUVsLkghybS+x)uAcT_Ze{7s~aAu&2QoF{vqipUh3L#Y_Mp^S)Mtj2(MV5xHceu#f z)CN)m@ui<#7)>e28_vSfkS5smrc!cjtG)c$K2-e9?5_|gX!A4)2L$jdR?culnh zc)>dJl9!6qxhxTMnrWV4|KP_scZ$paX5-D_~hOoDZQ&I(I;;8?NXw zacr)Yb0Seg0@#{h-6IaKStiwcS?=YxNSY#{D2{@8t?kh6Z?P91{s2}RU^fp>cdr8)G{Th`OA36k+{AJyZ2MKzh7 z1=|sc4lQqb>KWedAW#>zse0*HIS=NYFC2Jodvykj)q1GEg~g+x|jvMMUX9 z`0jwrByorZ;sl2FSG%4+T`*1b;^pyfLv3wcOCHEs(fp;`QdC5q#p`Z=e=R&YwJIne zAfSTrL3KW7-?&scE%&3T-3Ft};ltkasO`UZnn1D4jfwP4tAx9a|NaO5Z;RY72Mr?+ z5065!<~JNtm-DWg87nG+*l!8-8)d^n(;Mg8rg@SZCV&Y=y4>K*CTR(kx0l9y-RV7! zLo01zG`Kw_*60VMlfQa=$l4Pz8{|LiMqP+92%e zv#&PNCp;#B^WaebzZW8eDj`WP>?{Jc(75!E944TkC2KGh?XXTNw*>+Kyh(c0N&-50!4G3W1ECp=7ZU#yRF4{p35p5T9jxRn(@mXa1rS6p85lcZj)!t zsN(`s$DlpU8AQJvib`NT@Ce;MWY)0FWW{tCXqA1lKeh2!L+iASpY zDcqWtJln+MRrCqyEDk^2{jq2SqFxiXh(e~FA{U1t)QL&11oe;rC33-o_~uE}rq~Pg zpZLUT0v3SYxU%tIEoixw)soyhoD1U0r-E-+4Txnc|6meqEa6q(-)njJ)*p(u=s_ZJ}DeJmuQAyLGKE2nQK z*zcP@+J05q7HTzCU(8dCy*90wV`3W>I)xg;`4hV@4pPSz8(|8JJ%&XS%1j{Stq@}^ zB}p5i2KvmLcM!p?Qc1S?Kf40=fd!Mfpzr+G6E=d8)A0&j3roG8^9 z=6Ly=(864y)k;z2CaU`KQ}En~&CAF(4A7ATg<-J*bw{RZjks+r>&i90Qs%c|tD8(@ zKRjf$PSgItbEDV^kBDzs>3&Hf%4&71%k2FQoGMi=);(qSudi7(!(`yVW-CayYt7 zXyhJ7zluy!V6J@A$ol)**u<^$#ufo3+)1%XK52IlqgGtd7}_dJD~ZDOBx$gYYD{#= z86kD;HE!HqjW2lG3VFB;`*++>!W_ZfxB!_P+Ag$e^GqfO9`&NZRt+_d9d_w&l&Tex z5HWqQA>eDePU&c%SWzPn5{rXE zsZwE!5rkHS=%L8+3(+H_90x~=CQVX&bo#`bTlORNN^`r+cGTnW3Is8I2O6IFoIEZH z7aCWde>~?^pRohaY&2oe=67c58JbkLTpsJHRZvQ1n!CD(O98}VRzpZHCvJ=K=hTFs z$v`0C826J^zTXC6rs4l;?s{-(k&UQ__`mw}|D9n{bnN^lC>(QZ*|EKPgO!t)KXLz_ zB|Mb)y_OWnq4Vwp#X+^uM*VhL|#^fd=pSZ{M6)0wahN${Y`&qIUJ{wa{2ZeMrJ?Bn7~zf{|k zQD*W2D(GS_{|RpXhviC!s);fR770M)1kN#2&s7v{e!}J7cRUl6Y2>qoMsL=5p!nc_E6wsAf zF*Z@|DOC*EZlX`D9^9odBf(CZ;7n3z-Xsn-I|V)L(`Vq$r1o3PT%vrQmOMi0nYU({M^I zVk@{VRmVdhw9r)ObT!ay%E(+<%!N{#;Q>4R$kHwjLi~jc~l***oH^TPP->km~ zA?a|k@VQwvxH~Zp{cAO>j!91&$`R442-7tM!vNLn!S4U%OiUR_n{vsK%-S_aL-F z@#6ZnUH~ib=Yud;u?2zJ0iWewInc>X?qxBbM1EL$7!(soX+q2$A03ErWSC4hro0ha#QXqRJb63cb(tPXq3)4r8>w2XKgJQYa^QnMaeJ%NUlCso$K-a9Uu5 zI}39VF;p##%*Zj^#w4bL1jn|7#VvzseU6HWE>1sBI9Th8$K+m3V_ir=Q=t-r%_uXA zXf|m^;PxY(Xn_Nl4J~lIZmC5V8jk>v#lliPZ!Q2FX(oZ#s$;$w-^xYbPR6XuAM0#3 znS)zwv$vVR=eYjT(6&q`!lvPd`=uWOx)1$znZQo;1)T&e%m%m5WD?=Wr3C>Sdx8%K z2g=Z)o35F)OZSTX8lPX#!mp-0_aj`yv;ur=YZC{uX6z+PY%coqe^KpU%C=dX0%Rz+ zf0wEPgV8UlrZFg%31{5+Q^H1iEE;FvpH>6fJ39%r`3-na*WN}%rphOpA0vL1V2tT( zP@BdNiGhozga;3^!P@X7^w^V^!8;5qQ}ng8?=HNK^epRqdi*l=+#vVzn)v8#sM_Fs z&Dj|5=ptlVG*-U&B|+Eb!P>sIhV(d9CrMD~&ebEF;~ti>^=Mpi;P1}FYsvf6UZ>wJ z(Lp;KwjsBERcPX72fQznDJb%JohR73h!!07y*v54JHzAymqzc9-D1!Zlsy(L;98L9 zb86fW@1yNgiQuq&9-Enpe>YLRf@|<}3f4RYNl^Z_0Lf{g(yEu71H*|IEoAFbFt8lX zvZL$wW;}JKFx2(p#M{jQI5a5AtH5oi(Xc(~d$>TgBm!h!bm|Ah*AHrVaAl|loS}1h z+!p$NJ^A^G?P^g(+g%;vxqOsfy?@!a@al-a+H^nKybgT3WM(E#tGucjBBpK~5ZhMP z9XQ(wzn+Ku%pR>dTP{#@o`bt?q8*~_8y$S#6$IBlW)~_nA8yAO&+@_uJlCES-B)Yw z{{DaR#La4dYP<8U!OIi)`GyNfZPQ1d$G;yNJzcndEd#UiY7pv%VzK<)`43n2);y5U zzs!>HLY;ihbUmt!4i=p9M6i)TCnLOLw@RS3akuQ79mlYZ7Umb9*7lkH_92r&L)9XI z6+<*a?6gdc2z43wN-P14Moa;*LzCmQD&;m%y^R%!*p963Q8$f1C z_*B|dPyb}01`&ALP8IAeJ`6hyxA^E{zc5qBG`!n5<_|p$R#!Png+6LZiSB@|F0iDw zt3yBnxfrn84l)~t%p`slL-VA@j*X*wT*MVT!+@a!GvG#{>;tGZMOqL>-?wD(l~x03oybSS;_I0 zU;a!}?j76_M*{d9C_P0*uSS;%&_vt>Cy2xpP2(m57NvapG1P|v2r|3nzZe!JOzjl3YEx2xoLB^Do zKh6+B068Oo=TV#38@#hvEa<1BXa_q{)GOelIMca=INpSE-qTr9n69O7zv)@dM^y1t z%l{*8JP86?RgPtJYCK*)7_^l0H_s?ACe=u&IGPXwyOk#ZabFXu2(PAMD7rRNl(^qR zK4<=O^eM^10%rkbDGiUZ`xD^}N;NR}81$XchpDpY=mj6Xxea;x^iNnN*`N5Hq|i*p zpMlY^)goA+Xk(&V**MrS;#;vBE_!POiR@cMqCm@RC#0RoU2+iY8GrBfka1~mvQ3u^{y$JE0J^DYMG;Mm-mO|ecvu*glb*FkpwjF(xnk200pAj;h1 z#j6MylbwR9xz%|~(9Y_mD*H!&zj~d47&x{U^qbnv)z^-!MT15jo04EPUfmpILsn&R6ulF#b2Gl&p4Mhg z(HafC2nHw33OTX(d1HP+flD+Q`s20ctL@*@`*pwBd9-_-GYN4%%DgVp%D(y;bd)De z@HgRfq|JJ)x(VEyFz$!t6fy|*cv0cakNl1j@cbnbn=Md267_;W5JkEU_U|i$(r}s_ zYwPRfNU++2?AJQ(`}CSYYcZqG5nbK`FHR)*eMM~M%ubrqxw$*G6a9 z{mq=@CC-d-wEgwqV@~(y`LVa}Wzf(=-X7ffSCi=$7c;5D=ZBz=WR2~`SqdRv9+V=( zW|AA<%{RpNAVijjm9uP0z#G=>DJ!V6f|vZ`0d@mTVc50U!0_oYL?&0FG$(1ILh$eXt?cVpOKb9ruy z?=!0YeC#m&;e*AX=KUXRLAS@Q_Ml)_dQ0P4s%y?v0TMyl3{>pI*6kASm(HGN%@z8? zzdOu_^V#OfE9Ws#;RVY|EEoHaNzBJHXj*!Ko`~O)3iMVSIp*toex9m19d|zvA5$1i z-4gD+5Bu1CUe@ak^i0P|=n1B$^o9+gii$rE{cr`BCo?U%|D!?AF7L?`4ZDZ(yM}sg z5PWO+v19BKIU)Fk!+Cedp4+R&(*2UrU8Y*1un}*|?e$nWF7og2At*EU!rjS9c_^09 zPxlJfy+WZxF^6C!Prudqn`_XLzISmYVaETsY+B&ik@eKpzF=V~_}^oq{}IM)!mblJ z**9JvdPU+2#tOLHf~!~$8#5ul3*3Iom4O7)SX_kPM_++l!!igDgQ7`Js|<$3(J~ z6YxmXu*jDDnXj>6<3Mt|#u^H)b7Nf7bc^;0B7H|#UPq`yFo`3RMQ!c zZ^AS1CRoaTR1QNQIe{7ak5zKf8>rklLLSmwXSNmzR!oZGk7nhml=TziWa&tKvhk_`-@$ zb6?0MB|&Sj?NK^J;1%&;3&oS(SFCcGCLfv7V+O9{q@qCR){|g(fN5$ty?XO^lqD&O zC5HbQNmvaWCo6#|`V;FkqT+$ZXdZ$LGC#b7^XRTb;DKfdPX;W#^&ZEJv+O+(XyOgk3LRP}TM}!Ri>N-qzG)(X=|4cG8 z%K|!9fxA^u3Ej9~qSn@8F?J3S)kuH2pf=9si-K$&I`0jM9kY#H-&_Zeo0irh+{~Qq zMCM?>#OF>7jl_A*sTNJ#?ZBd&K<3E3?b>hIHLx-*zc>>pmSX?a&aZy@1>%SH#%7BB zv2YMr5=MNp2j;ogYi~r=o-ljZX?{U8jcOX$4OP97Cx#!uViF!x)Ni23R(XgbSovqJ!LSkOj*}8|}HZl*pDk zGXTaJMZ@3k;8GrnEE!Hx2wOFCcwEFxot7_K0A(4K)z7C-j3*~|w670}0=cbt4*3qs zVZ2R#P%Ot^@1t|CPqF-w;L9~%C#p}hmS+9*cE8@&{}A|jXiNSv=6Aj_#`SWyVvMAv5M(Xv^5r4jtMg$d;*(44#`c zqc#bx(qGu3UEjgRt|q@>O!u`f!P50Bp4#U#-s}FxE4ELCFwxP~x-&(XtjJ(o z!0@_pBm{2n41M1C97>lccbA${&oK5Z*vFTIp))y-%*AH5eBZ=<4pzo!b`{rx=uVtf zIRYdtk~vv1m;MH`z0DqWB`-bQGg{W1GXCWtX$X53?(m z@jH=~RPi2{>~@2@k9RF{BXMFz|)4=2YhP-Dx?>vn`v()X&RD{Sk8y!k7P z(D#}C$*W|kdv2&;nS1#rx`+GNg7aXC?=EU_aZzG_PI&4e_su=~=zqtA-|)gOT0jdx zYF#sPJ=V##n1itzr7ep{ux~LbCA@{0q;rlGoIsaK2#PT^OFKw>q%93}*f)*t&)=;g zHlatjN+4s<5b_o?iL7m1QNXT6H(RjSb%KL&z%3Zvv?sn)fwagjF##Vf^R2lFFmDw* z_t7!_WV&y+T+vOOQD7dJlo>IB{{ZJ-*S>#^ruAY_*`I7g3m!*PSxVPHp$!uswySFQ zfet~$I?NB1yQR_+l^~JB*s%Aud$-oBUK_{S@ss5s6rc8zOl#K4D z+*EiX&l4es+0@lh!kmw-BWvYZj$W1YH1f3b;QyrB*(g)(%FfY0S`b`rr>7E>E=hXs zUJ-1k3o8N-NVm;F-j9yuL*PAnQMW0&8YsNt)?PV7-Nkq7W z*Kh=ZPJ%TP)@s+)vW(|fbH_xd&gEMMyo;|Gm7@pQw|DE zS;sBm&=g7amqaeemI8p7+I z`1{V^xvNFjRHP1IRBQ<=@2Njf+xBR1IdDbuC$c|03j|N`EaB=|`h)f=2`;X2EV?~A zfYnFd(Tj3j7~yN=?0Z{Ru6?MOS_GyAgb5MErjLB%Bwk;G|k0y*>rv4oX$TpZg~tyZU$IRWt-o-qdQj7Ks0>$ zwnHkUeeFlCqKx?tJd4VI-;l0) zh4=<;Xb17->raJJ(BOy5)O!&%;k?OL-c8@c@ixKrqCdShxg>cL)F*jnqj9m*AXjei zJi|2;3Gxv4%u!)DEe9kK0Tr^4Z0?ypV{5!Lh2mWI}j*kF{$dB4G?gqq!JF(|5@z%aGC$%j}#>_YJhobP9MV=WT6 z$Ra_+5SlnaOItlUkeW}>J79+DVi5RG%W7*NFF~F=0~Rej#W-E?N_zB$-l3`20y-Y^ zs=;E^aBTi^xJU)9=j%{b7qA*v#aXi*Nl(}Gir96e>BZCmJ%pN(XXZJWZHXLOO0N(~ z^Wu@R7|xwBHIN_edq!5xK8kT0LFHr!HV{OWxj5PB(Gg{{f zwK5b=K{%aoxJMNdmN`Ctgp0HDoXvB(iZfOqJXY@7HMU>ODl=h3Bnrsi(FZUuCGp&O zJ%ymbWDwqfdA>Iy-JAuu4TH3vDs(gf@da&sC3^ul;|G+&KUrH<7r*Rk4h9oEJwEbP zW+ZF1biBt%J*`aR+8{dThPzeHj~Q5y&L=dkzg{qNru{s3#W%s%d6?rDziwTgPIgcu zzX-jqK1#YjjdQkMcw-W zVEvqX1QzMpz5XS2B^QG$SVx6)vgGPz&YgG;licGDTPoPn3`ymMG#Sm4@%Eih_FR@Z zUz>01UQ4Ss^aI4E-cq)$UQ)mAL!FtIB?X}OYi&HY@AE$~SaxNHQts951)Y|RKTdg- z=c8f`Ft|9tjiP-LpL?8)bNmc*Dqig9vz7=y{c`5~UI(fBmIGhEF3f^R+JZg4 zFC~E!ob`Imn~SBs{|*;>!_Qfo(9c=f(BJB$LkD#HE47!=3xAwC1B7* z_+wVrL4A1)_s7&!F2P#@qrfCoQh@JgHEyEN$s9S>#fomM&I7&zzQ3AB9la`D!L^5; z-|dQI;*Pux1NH*aX1%5ZA6o_3ovP?U0`YwTrsvuxM#wsEx>Pbzu;`P6MF(Q9(}Gjau z(kV|$O4{$HUrh<0XT0iQ;6+{-%AHIceA#g~DeHUOxn5U&U^>|KpZV>-IHC4GAL(5q z4W~0^ALHZW-Zo7ONga!xG3p={p#QnC7J4m>k-Cuuub za|^J)xc;c4A%4*Z+Hj<#fi0b8ZTEm~kP!r4GcnpG;iMxl$%Zz5@XbT;+NZo2M>jV$ zlI^t+Ah{VXgdk}Uxw+~}b77ZYt{yTIZ>EYMQY(vABCkLN+Y1LyC5^V!s6K4P5``sB zWHU&QFT#Ojl5P40S&uWgxrn_;wEB70WHLIfNd=@bv(%-Ko*77P7GT~5jizj3q5Myh zHiqk!iiJh&>fyWWwuJhv4YXtIPo?QxHXN?nDv^n49Ogwkz-P1id3^q;w?}|2)+4?{ z=~(%j!E#ZSk->+j*2yoS7dz&2y?{qKsj)4kOn^8}U-wqsg<= z{cAN-+eG58D90u3_b<(sg#475OZ1NR{>Du zXdnGRIcH7m+u!fVNLZG0FtrL@QeMGEo=8UC&`Bt%`92fX_bZ7wXK%zcwSOWU&&mEq zjl7>|G;&E?PTfe85Br@!u{wu51wnx@i4JquZr=qJaRc76CYXsR=UD=3BUq_8c9*Y( zAqO**7YM@0w1|TVBI%$WpR>}?ZQC88142L#4%A5-c%QhZ^fNku6>c-Qf0v*MI%~j~p5$?stU-(#s-KygH8X9hFrH`e$NksoF5^`Vp5Gf6vM(aL- zp{`L=kNB<*(q-ZdvPdG0+S26_5QeO0N*$cl&Oo@31ZB&A=qCvcV84$G@FjLgCwZ?9 z)`t*hue_1^oU6x3UaD#o;~vL}CAD?+V?(#$MN3Uk5 zYqfbfIxPlobCD2wN1iu^>%P)=(z(*wo}50IE~wDjz>N7B)xQ@)I{!-C^EyoGoO;WE z_BgX<(ai;Z6|vOw_^Jqjr6YP&*B?!1Jx!4L4K9@>B8bjy0{PL0%_c2O8pmHC%Nngf z)xI$S;y_;XY}tzrGg0+LP@Qo)(QzY(ur|pH?W9_vyM!0h^U+(XzKDYly(uEB);}{O zpI*f0Xkj@CrS1~1af^IQMlG3~ba_8og?E|oqCsOn(ld$Phzh`dyIy4M>k-Y48c2zT z-@o`!5oah0!xBQy;T_OK@QlGDKob_EyO>B?hiA~q5Z>vpcuRUeKH_QQ%~do6zW>ex z7S8{Qf~y*_^l-|31RXFA|1nPr&+zGS_;@a=|GW`LX<^gbR*msV+O0oagth5G|CzU0 zjE|YfkE!E!vca-LR1z`Kz4zF{H_(BQ#z`us`Y1gB=5ADX|M9-gnaPy0ITYfxrnkOxIbWw}6ATFVNx1KNPZde@MVSH=RqW=orjg&=`^Okt@VQ!Y;wi%rN zxyJUxgZJMQ{m=U*5c4rJ_xCqNZ~3dQ*@S(!U-y@scr#N%{&HeBo#4>Ed3wluD(s++ zd>Ij^SuKRKgubsJKKq}0uRSR-h)|C;TTc}7%rJ(>5B;imh#6xKD|fIr9fC`&5Fe9a z0wuBDdxaK*1)f*DSF>w%NRitszsl^OA)S=}R^zsFp2lKsR78ScW z&wTfO-Ou1IT@}2KawnEsjtyN%k)6o2lpVFlF|txQD)Djl#7tL&TQ2RNk2`ywTbkL^ zIU-$rB7p7g*PZqU41+23D~K`Rs~abV`PX|FC!%G}$zf4d)aRaNj#B1z&6`r#1O@6; zT*uT#^a%qJ;WFD!xC=HdC*^H(Ky_^x+d-K!gDQC>0d{=)?gXibsfTZ{2f7euk^zN8u3o}`h^g( z#?@!sX?y~lA-zXGVdfiJ@^oC?emQ$ws%&Vul60~YMyNqyO6TzsNWF(Km{Z#?RTOooV) zL7wg6SP1r+_i{~=6L*$~KsS$dOhOA)n=4Om5lq%hxdcXeb5 z40VNv;}K;*uYWbNQUR1m8WZqn*EMa+t5m#1p&Yb(HcHAAEFu$~G`in(OId5#f`YA$ zcJ>4Dj;q8E#$ONmh{-Y=&&u#PG>d)CTe|1K<|(`|7#s6vu!C#QA`X&LGv*a86N^#x z9~55pr!Ws<8BA3}48vF{m-GyJ^^s{IZvANDIL->s0YqMhZ#s<*q+vZt#fFKjlH0GV zmEI4CtzFAC(cAyx|EUMN<_gfQee9&acS*;9?1+%+<+1lTt1+UIlMj{|=J|_|7A`_I z%W9oGmT)bl1t!~+up4g`fSd+^oQ6qZw>LJ!Iad`f+9EI%lupy_oUbh_ha4@Cwv;$j zlpj2ago*-bzqBO#m=72q)0Jps^#h`n7VA1zIqDKO%kLvKv#q?Of{9c z1S+BO^qd?G=pxC^U@4GyDtQhks3aLS@9e1L682$cin=vmjRf}2a>Yil`4ae~$^m_J zQ;8X^Ke>GyI*`cx#11(FEELZma6F=piThu^{x>j#zpG~c#PU!y&Ly}*L??gv9dU0- zl&MqJ8l#=lrnIWI@J#+Z&hoDD(4x1>3t=VOq}9(@%p6Ti-wRTg&sp~!f*g|wX(S;n zTYLIc=C`&a9gItE%tB<)T#r5tB_Akf zyWh?1&ZQ?x@)sf#2kVQ+c%b2k-17ER%br5=YEC9w1Zp}948a@rU7R9V%}ONf@No5k zJV>{+94%!oz3NrfS*mnt%7SMau0H~Y%tRlOkHcJ?73R&tpd&6^X zUnJt~4!mVgqp{a|lksNk=5?d&ZcBA4&Tb`6ot^QyJbizkU`&g-s$9^CVKsXqCjJED zeNjQylCOp+YvpEN;!Rh)oH-e%z$6Dotk!TC^dYjy2s)H&_SV<^jy<5PJNf&d(X9oS@q=&?Jza>WRv zZOd40o009M#A4KVz0d!S*g1lx0qvuyK7p2jlJzwVG6Mp%-T3mSp^h3_n(=LzyPOW%G=W~5Vb14t~$s|~_!{Hs)if4R# zZkqN0GX?Q9ftzrXyw2dK*19^!!}U@T@rDF~r-wsl?`osP?(>H;rTfqoet73)`-=-4 zr}}=J!L6$<%%rDNOPp&61eIO)g9J9mCH?F_o#~QD3|9T|fnAQ@Zlb{T0j2RFzUNh^ z`!VIEZ<0h9h81I%q3Gmu9UW`SmiH0vPcG~w2cP@1*NPhaxjr?StF9vrH8)LQz{Bp4 z*CT6kOT+6&thY8{R}SZ%npXEq?By))QGw)aLK`eQqB;%!DbN zaG=Tiy*D`E{*f{W$F*trZhv~p{gwCD-M4&1Z}$VB2&O3oU!=3RT_D?K-Wzg=ovYDj zjHQwz>m5vCEChbxpp29%+jray8uwf-+=pB51tAG=jfb_)E~RmFT)NiadO{kW*i;YQ z!DG8TZMY-Z&5Va#)2_$~(lIccj!@>z+Zf79?3r&WR-5@Py8KTE_WcOz0h&4x@YTUI zpo-Zb75#VMJ%@EvaL9<8Jp`rJP~&0qf8*|qME)XhnAWl;Xxae>p3K24K*b+>i^fl{ z;c)-r=hVre1@v-gYfgQ>gzzN^{5Z5&@HD{?@9ARiIz!P?{2cJlM64<3k@?wfLBzxp zfvvH7GwB8|9O|EjRU1* zgRSjAIzJAzP+z>m^K=&IJpXyOCS1$ zaFR1CFut6#ChMln8SGZ^(RfFVo;Fy1jY{KFKvzoK|BVNmXtItzyvYNCR9qfl1=R~5 zh`wsgNP{G;nWL3Z?1mPYQl^iAJ{xKJ|Kf4mH)w#K@ECgmS+Xj0V@()eGEp$f3DVrJ29dV1F ztn7|D0uc^UO(6CQ#j@Zj`n5BohAsqMW6ahkmn;5&3VjS{MLv^hUeC`Pu1Fm>24g?= zJgY|k^fNa9_b5=}@G=7h>)S-2>as)Kl?bx=!ZONeMrtupn8@~M2-AfS#J)Ba)tN!k zS8dk#ehdYvkNh{Bs6sf-INIWl;gkXxr^N$zgRE@y4ak01sq67Jn{o7LE1%8AXE(Lm z0KCjU{h0%W!M0p?BXWdwS<~5Ymq{>N{zt6g&c2==FdqUTO079xcUf=3$}#XBb@i&v z{>Q+hcfpgo8ZA1QM^zV@xODc=6gHa4V#zWI)`@?|bGy%k842cCP;H*$MJvF^H8Z|8 z=Zu^!M24Zyhc^cGwooB(O#wJ6>DHK0Sq`Jdeij=eREM0>(S~eAe(hgI5jc z#f?svdpX+mgq*>%e_53t&OoY=CQ6K#FtD0uMKYK{n!B%98NaJ}WY?_!s@OQX%kkTB z;FXBFxU{Y^`_$_ld8#K7^cV@UlrfyMxaqI7@;@YW%Q_iOX-hK|?B-8dT?#qkvNA1b z$fKt_=?nPKn}(NlC$H(A7ce%AKT7+4Ekq9ypxjTocpVn0gs&LQV}Hz}3*NS6+_SB4 zeIWrJ3=7nL%^|e^wDQEeelI$|nYH71%I>v4a~FJv@Hy{QO(%Xo@BBKp-|!kj!0@>1 zBX7TqP1P$@@8+PS(Tk#N>*I#= zOups(NOa4Eu`*=~F2!q8h-CToW3HuB!pYg$7b*Wv6bUaS%)@k&^=HWb?Dv@|cYXyV ztWH3UZ+)Fy%}ulyGn83*);(&)>Y_i_w1Qgn{u_wvrd8&_68cDjjKL)tT2AiVL2$sL zaU$@0cf#lQRQrzVu2d84iWQlSBed}HMPU5&xw)~7MR&>ZSV!idcpHf0ka%!evui;> zr#cKe8dws1bJe_kyV)CRs;_5Re@f!pij({;Cere~R1^&VWWQi?vl@iFlmQxLn{JwR z-6qu>FX}pU0{hNnfM)zd-(}|iP5z$0)tbbXp5SIJ8@%aU)5MHsVMZR`_Vqr_+Fv-C zeJIulws1l%f_hlq#CN^>M|#g>;TIRkh5NqiuFr)-7kz$^1I$L`bvyk=FCbgi>_lQ& zOpkk(Fa)vV)C*w9h9Uu|y%zM@q^E^>@z)^!_q9M;2t7+8ky-_3a|p3 znx~aB1|D!Jp%-Ib&s+P8=5jOer;uHv6utsjxoIzWHw7ULHLkY6LCJ`f^n=<1BlVV? zNkA9^dSn`oUF8rcd%aKKC|T}NX$oZfydLdHw*j&CjWDw(PZMKF(9|JwaJsd$mQS@di z`p}i|(DS0%U;er3@9=pilS^?+%34n!JXjl!6h8rgB;u;xI4k!-QC^YgS*SYHMr-cyX*Gr zu6noL|NU=Q&9&AXV|*jahel%zD==+rDqcEJootQ2WdsJKBBq;o`~|?KGXBjGCvk#w zuq9TIRKVqgSg=yZR4()T)MVn}bJPwuxC9j^ILsTbdQ+iivSK|k>X?I#3)%S|y~PUB zW}CRoV(i0UOOZPcTCZ{R&-5^71E!|+LfAlcSu-@^KILOsGYWl&!rx`BP4sadhlKti zJ&T+Ry3>pm{&<*ZJ|^hz-|5s0r^Mwr#nF;G6EVV+Z1d56(daS6_b!Mbf(7^^VPL3r zYWxF_%n*R7++^B=kM=Ou%|!!3WK^gV1PHPz)co~G3|%xOnJs81EgKJMt|N#Ere`p|5-H^}e5O_8lZ-59 zoyn8f;+QQ8wd+0@Yg%uBj)@0U92?8F6Qrvvh@8eJwZ2)x7;QS)iz1}tDLk?-E8teP zPXGWxIbUqu0SY8A0oF&7m>YVix&6(#FGlPwBva?Ynlc-CCGG8jXjChQRPqeA$D8ie zwh7l>7(7M#y9L8g4l-u&cs~vrOidKhtm|HsPKLQoRNRL-V3go-5W$LgBQ9-13xVdJ zo~EDvVkZ8n8L{-bd?kNY^><1f$~l*lYu-sToZS&Jrh8TccIpG?#!&)Q4w~eev1Cqe zh`k9IvLwMt(y8e%7k59rcd7?b;!`;=qbBxOwtX{~5z5~dC1@Y&?FEb5-}dWHy5ITx$8P{XEs+< z<|>C^F855K60&E{|aAhtenhm>kCz`|uNv9&Sz?6P$$Mt5`?<2%&-RrZ zExna%-!s5=ApGl&?=n_EryQH9P=?jUg%BSGqs`w?-};pUyDZue%3R&DEly^sFu z)G$EA`D$g+XZHpbd77!i-%}H<3iOxTbQ!DShCFM>tibbaT^oz7&u{AQn1FE;&_c44 zFq%C&F9P8CkGvQf3qxmIr{+b|Y-Y{`xSAZ#m~ba?No?fz z1TO{^rG7S}rpNVbpl+0sl5_9+&aj0>$7fz-)3nn!O{ykNLZpA-i*0L}!2&EsD9^z4 zW|jQmMV5?s5=KDR#4yNy33A@(Vp)qo3*#<{963nCq^WGfuS|G`uCe}(&{LR)g&o=9 z(2JaCx7G@V9$SOaOv#_z5kDa=pc3LY1tDszZQJ(!iZ)1d%*noPt{rL-H|n-pCnewO zi{QGz7~oHqmW(4ye+g<#T-VBcsVk@~gefo3lL;Mr?-#F-UG-{}e}4O>%k>vd><>${ zYXS(F024+0SC$b^1uZ&+eJNc1H>J28T!~!UI0M54oXZP|60N9<9+pU` zVdQfgOSnm986OF=yKU-Cz!iu($x&MBuTsLHX3E9)m;AsHTfA)YK)p`QBxnCVXK)x< zw40+w*(Y$_ zZjm;zZiN>)N=&Wc=J>sXR-F1{io}RNlx{IE!`^NM1?&u8yaK$b zk|d1~D2UULz%=T0`wN`yB6Z&Z=x>fg00Qz2e0L)mL?VI{r5M_(JFB=~kkd1JeG_Pr zb)>ifO5b5!WQVf?+8IPUnhsl6IL{=~4;TzhM$=@(prindcd*f`btlfED(qM3uQIZA zatB>D-n6%FnSnKjJykY#4NcFr(gGwwP#=A1VN_OzY%2g=3r^mVO~(qcX!fY{F)`dP zPy#$WtEI6_Br)gvI;OWVdKe&6gl>K+rCyN%(}A)dD1fOp_5g0yHiFv`{1O6{%;-ln z`$3VZmjcP5fdnWvqi&tB#d8pO?{)^4g)d6a4Muh~KnHXFDT9?AfnRy6w&3 zP-c+=3Nt=#+#N*cEi^qP8%@dmkL(#L(>5_;>GHX6lQNK2j6b1e>%yJ&tC6W zG1Ex(Ze+jRPP<)+4#{o37K7!W)N%;2Hdb%GgHaAL(VRP*yRB#(PuAm)L%z4p5x-z@ zz~xTwU&8ALFF!Y_W>AC9)aAZL?VTy)?FeWEAGtBo?*|nwikPtsxk!KBk=bXDK_(!4 z>azFfcbxLF*?%mn{>K$QMjax{^eY4mb*-suRLF>JL*lpw!d{DtL_pjRh6J)N((1+< z5s8jbE-7q^cP5HQ)R=h(RJjBR{nO&40=qrX2}L`DNK@ot7oF(B%OR_E{S2$XM+EVr zgK;{kmdQmK{YLQMSZ5)oRU+>;i)>ZXdl@5*cHTU{n&II~OIAAeu6HoTZNuvU9T|lw zUnTH2|3Jeqz@skKsURF*F^2Ki(#o^9tiatll5sq4l_ohFLy(KL!d&n5gZt4 zSBSu;sMiP^^ieI>Va1Vz;ez(kLM6L)GHF8J?)ZkTAL1&)wYXLfNVo( z0}1R0ZCxia>Uj7zc1uuZ9E#DAWVlbBG4iM;r+#&L!`D*9k-0=hGjxJt_>AeC)Gq$1U@wesWlZhe7W&LLv&06 zYF%qTJgB*HQI-OWY^E#-B#H(5sbg7eTUa&b(J?k8s%UPe+GkhwIm=on4DXL$HBz+o zCyZW6geEY24QGbM|5{lky6+8L1<_uqb-{$KXlv|)A7IWoG-!{1Yi|UaPcj46H5}TR zMAUD_GR&WxTAs1(Q?NiKHLt>Pjtr7vmg$&mBR3eQ)_gF^rY2D_CIf|;peAK+g;ckg1)rZmJv?p}#pSc|~TR0=5Cuivlu3#655 zP9$P;=Klr{oM1@=p3H+lC3t^02 z7bhdx!;9-Or5thZzga&qlrwCwy;75RNWzXf;t=@80-1&a$Z((`D)7GYBH$iTRQBgZ zG98g6@Ez%z!;j*cub}Ngy9Rp}^viuTrmMR^03-c-Ow1vlr9W2L#IE`PA&qD_Pw_v3 z5=YXPxIE+q2AR^#xF+4=awdRki0R~vSCHrR8|!q)qS-bPSV|r%uMEvdWh_n+c5R1V z6^i$05cEaWL@! z?}I638U25@PI-h{%F`5yAr^Pk=T?Z`S1p_B24hnmP)U<2cdsulTVf-YqNEApS8zDA zKn;;tkjw+(!z&XYWR&bDbFT__{iFKWE7#HeWsh(UwSp+#XtTN{A7_A2OAA^yF5~s( zrFU96$)~Dngy!Qy0~E}gAP-;kB`C0Bd}i*a)rh6ZR_XkN_QN}Bw5{l}ha4S?9FlU- zjYrS5OWin<37(X2__dy7G^d8uVl8+zP>_MqlfUFyyAVt4RNSyLHsl9slIC!H0O11K z;ehB|dsHB*3<7$K(@TlfYLLvb!N7_E#ST3c@pL=RyLQgr$t%mSTA9hmMZ4>ac@K14{-DBfXBFV#fM)DRu8C4ECp+t(^O$eBWE18eFQ81)>E%R`lh^G`PFtyufc>w z`g2~&KziI}-QaF4F?P(gBG84z#F8Z88HGTV^x|-=-U)cjg4D>O5w5MPuRgX00WJn& zh#{&<*ZhP-V^jD|-Gb~!q_WZXx2(=Rqn+SOX8Ne@#oD^v6_1s;)$$YZD9syR(Io$ z(NK-qjutN-@Nu&#ed(|5a52+;*Ljl)-Cn$b$nlr`%>lDLm%v-mqTHEiBZD-$VJ8(G zMfzsAH$J(;tP?lyDUlBFc{$osV^XSdPt)M(i*@+B`t69^K6LPrveJG0*$&*B(n;&5&KI(+*>`KR!QKP6nlCP6HArJ>RDy>;&r0_XlTQ+Pjj~ z)6oOHO0hbOe9!n|wf(ek+A5IR;!3VxDl0vIJ%IkF*Yv;dub+GBeXCwvnF3nj%+`Nx zxrT}2Ah$4GmCLA!JC$+TnsL@e=R{d#gR+vPFqF3n4+RY^MvA{&lw#5e6nN)`MJnf^ zT0+ohQ113aY(WO@|JJz^eoEJiP9b9~7F93o902RvShF7k-UZ9?*IElfN@eWI1^7U# zA4te-PI3eO$H7@)5E=R5oHx)t&{{E9c}N5E6#-7>fM0>Z+?`J&kd32DtB0zdX41e? zO-Be_yguuhJ$M)w~pb7f8Kh$3jEPVVs$~0sn6d z1h6kjKOoh}7l^oj(-8B!Ku=*k8aVr3#4~GvO^QQc0-dEMp+&bv2^Nqbn_l5S_7KZn zml^EAa#*G^*jTJgdjqFM8NssxV;z@Kkh3Kj5!7XpzbljftzEh&D=p3CR9Sj@B`OH& zmP4RQ(Fs~c%Y>l(JHAlCp=Te16%-G&?2!qH<&ItKeo-vLh; z#yXO`bV4wSw4h93TuqGFJx6h$@+mCNo^4~T;dLtrH07}7w3FannV!gtl#|`bW1Ng+ zLS&Tgda}gf^`ivN4yZ43vf^J6j)&8na7MttN0ty>)klq4xb2dVAYsQ3=%?G0azGWo&c$PJYoTR;~p|HC!W_!ob|F-aW|-5Ne+B6X^99R2S< zaooTQ1(*`fdSc4B5(N>H@sYgMWFqxC{sG>gA_xIi4udRWMxsi{9!&tOBU%T6weW}= zawnrXWaL*h@)*Tl+yT(zPYDK-jiYWz)3G8&)niJlwWDM&mkdYC!Gh=wgop$}T%F%S zSprm;K6(!=rjbY3fSGom;1)NV4B7?y5dM;Y>@3RP{tqLZVnX5OxcC7%;dqa49 zS~9D!cFf`E{x696avXOUj04Q*Db7GsJJ9ymr_qb4_;`AR6t-8)TiAI@xKkdS`!TXW z&ijRy4RTL%W+`h|>>pxka-i)bOhR)795{^ct7Gl+HL`3K${v1l{O#vwjdGWYOvw}#iLdK0uZPEiA&k&S9!zeqnhJ35xY*EQ?a)CZNprTQ5M&V;ttfzE zKj2Q7h~yV8(aq zH5;j~asQ+BI$@1nj7Lmi`YYbOZO6@gwzp5D#j4P%CDd>4D=KDpyJLgPdfI)qZYv}4 zAH4NdA_F;=f2V@Y66#ZZ%#J+0n8S&jg=2HHm%PS>`F!nE?Y)+SyPx#!=i@^xon#EQ z+keYD;4>;p!B?X_UJx1f*p3p z>N40c&*d$=^p><2;4K{FI9NIVS~gblkkXy_y7`OC=VC9BRc6=w?xKTXm8jd}uia6P zHml)(h6Db~qyOJ?^S>-3H*z(75ZH4EYq2T^srP^WD$g#M`}nUx!`63KNK98jiMBvG zvpEw=Z6Fj3AJhfintVTEf7C~&cqp_ z#l;uvDRq53^&YZYI;x&)c$wJd+D6M!F&{AN+s zd7SA_SiP@j6UB@biXky(`7z9^OC?NSC!f3$GOm(Rcx=ZwC_n*G?DiRWQH@9QJRwriBdUWug4d@-~g~#8$|g=&eL#CiK0KWn;-;G!Uj( zle^qEw6vx7)u9k8=5}EA;+vP+TDc`y*1$Q!*-eZg>ay@d>|*y8>6?nq-8IS4_&?if zNQ-ftD}9nM#DrmrWP_~Efg;xiP$pSuwa6$^y)w@bN#Yd-j8de`j>7pS19b>7_O&SG zW4BDO)GV1_ZiMsLi6%+i{%@AkXn~FhuJn>2%5)t+rTr*$dP=EpW*qRh2l}X+#AE)q z{thdD{?RQN#M1!&N*2Bp@iInFh5(TmKFkIo$(Tb=y>=8)L06ZS2F ziIV$q#M8Vi`m4&aOjik91t&C6XWVF@l670!20CDYo`Z&)ID?#w`Z$`-2mZsIGk+6t zqu0iU*9P^A`~I)8I+ox(ZgOZ3Ua?|LP=JizX41sVRc#T;g)GzKhMr@hzF@ z5w+S)R(ZOro{40JrsXM2&uU{bd^k$R->O193Sv6_9sk*!i<1yO&ht@Y3rr+98Z@DvDRH}C6e;IZ^I62S<0kPH;4;uYv_$G zF747ac7e5?$Ksw&%jN4#RMQ^Qxg9TQnU5?WVz5j4J8_|B`F$Y2{O=ZcjDjfgGRkl~ ziHd=-E{G=kTi^Aj+Cdjs56TsUMbr27AZHFJ!ZxBuTPEmsTnAgviB?fGAQ6*bQABnU zmCSTdSmo;+&rY~8JVk7exZMa^p8_B)be{BaXSin`RE~zjKjX#m4`s+AP-P1aOPjhr zC;;YnD+Qy3ZRFPnhMLSx1zYC=)kM2F--5m9gCz&QGrQ+ zLlk`Kf!p9P;Q8+0u@WR_IxCK`rx8dVP5f;b23Kb5%OW|J|0IS)2V>}ia`eNCWcJqi z($T*Y>8ke3;Y%mY<4XN704}beZoNC2AuoX;Kc{R=XrRI^M)!}g&=Fh|96nj3n^t`; z?G3T1^guaRtNx!YI@;$9AyU|rf4#b|{Onp&D_2edC||0UrmVdC)M@`g_0mQz5F+3n zttCPhB5Vqg=;>i*&jPX{nA(zAjRe%46Kf?#LOW@S`%vo2?j)$(<@r495@@cd7-1_L zVAS0ffjjpSx2iidY1^C=$@3tM7wt|cRCc+JIBg7iXd@%;U;62^Gy*S@bKGs4YEZ@E zWDj!RiB>J6l?s~rGsd3?tu!i)*+L*w$Fugl6?>%6kt=8r?#S1cF()$I5r|l-hR(7h zjH6&h_$0Rm#hRh?i_dm*R(C>9PWpV&ttgVT0cU-_m(qd_JHh;g8k(5YQP7c`%9dl; zamtU0sG8v1VI`ZC&u{;N=yPhc;iFP~`d;-pm7E}XLq+(nvF0{SIIn~9P<$Dub(iO7TB=isjzqYpYn+>3-crRwiLCaY#kCbDkwOKKtiz+Hku0U zb-uGjwMB5bVUTNh5v>}3xrL@F&+(tv)tjs=BJCICI9$bsTpg|CcwOxBgzO-cgZeFj zGs8WuL2Ik41R4Tq{fldUp8S3CxABc}3*}!7Y?|u4|5CVj3&J-0tD1*qr$?0fwy&*V z6lxst-$$qRbFt(f&{fxZAfVzg00%%lsC^se%9(JPa5}F#L4Y;wRM7&slR-$^G)b-f z6#<6BW?y}c4uotc2+QHg$JAzXH7?t?(pt@j;_%?YF(=`QBDiDD#;1m+;hrTW201BR z4B?a6-W1mJQsMRZbK4A#*sv9UFh^g|JaIyurr20Ew$}99Qf90R6`&jw6OPWrF_lB` z{mYuV>nGXg8~$jfa>r)K6T>(cMo{yk9N|5;5QOx_8R4%+s9!NrnrUkP6jgG}rBxli zqNhD3y-nVZ;v%&wQjVW0gYk{Malm29>Z^Tt! z5m3LxCw=Pi^|rUf?CS@GCcH$Phv==rX3e(Q}8jN459ybLJ$! zSn*@v?+1Y*6~*hG?o$F6hctpJao%Pa3c6Gd5Bu?K?abHYmEB#|x=1vvtA&3l+Lh0< zMxE&t-jbhA9F?WZ932M`%a(XyXUJXK9d81vkb~G{Kh_h-c@fKaH3ls~Fln{xsB96PQ> zXcxWlD!i#TMRPGt9VpNJ8Xb)FTQPl?5OOf`wG9EM=pkOC~7WRzz!}!hjcf zee~&3sYfkx(SZ@oT^VZ~R$!VL*2H4q%vsezREtjHgm2L9TQyRPyaSv|X9XVxOosnc z8OJ)HK^r1whB-$yEo2l@^vJa{&k$xwzCDsZ^gRQr|DyYAg@2q=oH$UlNGt}0V0Qxt z;${7|BfNgj0(l=MuUCg$E+2Y#hjRj5z=Msty2N?jRjK|oi;&ojv*SB6n4>)#6-Q1x zx~1H{Fd*Aop3Po7XPu=<4(Cg2je@1z7A-E00yLGEa-joSw_xOe0BAdIGTzy)Y@ONS z<0J;n=wlhxq&ifEYC9y#QVp=<@M)QV2VI@S90nOVt^&v%)dq+ZcMbx{)22;vYBV{| z{K5IX4VhrCpTGY|shvV6NY^O~XcCz@!aU{#QBh#$bfw_-O9F`PYy?30KPj`IUr6HI z!&XMsHUjaTbJaS5s$L{h>0JPxcJacpgb0t5b{(-ar+~l?$Ogs<&6Xse3#K6$Ir?xY zGAhI2)f?Lahcd3bp))!%as_1qMPoA4i()xC=LlPw;-i%1*w}Hj0ItA8wdAQ3aZeu5 zdT`bi#fw5D1BDxJeabTDsFi2RAxlvbLY}*Lw+VdIb$oS#se&Ch@QRZhiJLb}{G0h+ zv0PA7g?yPeIh?ttEUY)AZ7Jj(qvIkT*CjR(B|Zl@L2}GhHc!s$xt?Hdr?j;hqw?Lf zx#g^X#0F8xS@Lv3duw$gnt4-{nrXfTc(ur&^;75zkTrWwudaZiU1dv z*p)+MMX7qiZ8yvNk?UxW1zY`OU76X`N~^bh;bNxvftVwB;Z!5s4)xHQaMJRWZ=kI{|C0! z^H3*Z)Hx+v+Iu&8X)RUDH#nVUCq_mpsL%)Cnt2J8IX5uIeG|sP$Max1>-gjck5}B% zX3Jd)(-OTQX8M}3T-wC>G={#?ZtfB`6k0h#^iO&i-lYbB8F*9pq{BR89sgFyf2m_K zDbb=cst@ZXTFA^Wnd8-;<7qd8ISumZ?`SDYr{$bZ+em3t1EMxipHCZdwN#NT3ba-~ zH_uI2m}DuG-BvsnqFEc4w=T|9qU~t{Xd{9#{)7SB{tpYFp=#O@l7LR>A5|E4In)EM zg3wBe$lI0)2_O@lzkb&WsomeHT)w1hDx^h6?)^s;#1DYAUA=z5v2zd`QmKoWsGRxK z56wz{CR|B(#!zSkdBqcet;X;q-vcO=TDmvuw24V4%VN?fxx;C0gc5xYVC8*!d@?K- zTJ!9A8gkaa-}lk^YN7{r92|9_OF7HB+PhV_gMtY;I0JLLcy>cx66JyoT(nIiXRua! z>iykY+#X|o}!EqUr9E%n`9dTaLoc{B6*2=ECN zjJXr=_}D8YOM&lX2n)kObw|EZ4Ec%0z83PQO{EZ#8li%$pJj69yjzQ3pTXhOYTfZq zyRFvd46#t{)BB-$Q#SLN64>X-DD|O-)mPQ;{ZH*_N;}&Y;xFfFrgaw5l~<1k91B3H zZx+vj)@xm<%?1aVbjW7nE}2UNrW4j^O!Z9mRnUJ z17H;oC*CdHOhniLSV%vjuf44^V0c@PDdb_{|1zU%cab3Ap+40o{r_}JUS{;jZZ)?u z9BwRM(m~Hhw<-PASJpLGJ!^sd0x)@&=I{;^7O#6}Ai!(J$fNo;BA2-9b!#eEMM@hD zt4p1D_f<~{#T_*sy4# z&GX=DEWICF(YC6A+~n8zYbtD7>NItEs7}V2-u7Yb13FeQ2bh9nqI0vG#7B#55}l@# z`C}f&dcRRGqDLq(R6MeM4b|yyzwzS?EXZSEy4Ykt8(i7Jao#)wjn$esbYQ7|EGZol zJFvRAk_Nwvh6Gape*BobHxxJ3Ad;>Vv91y)t|nF!6w^TVznsVXHlU)dii*wiLUq!p z8czc_|4k0ol6c{6Qemn^F}nLOQ1!hSSpQ(V4S-np(q5O@{>~Fgq8SH!g#546@Ktt^ zzB>-Cki@nHN$15%Tb8}*4##GY+YDQD59Ab?p;rDS-!3O=c}p>gPcl3d<``FHil^29 zQXSXYo=6?StAVdVICCF7#7T-=hR`3M$>_YDbx;WU$eOTf;I9}~cM24p(+vvMvAxJu zrdlL7n8#o|kI`<{0Z+zl?T65v7u@`5GR#C$4-c|EtWRs?tH;nCn6~2>`J;ChN09hi zxZu!P$SDoYBm^$L;UJ|tjiNB@op21ypy4$*~L}`hV>PkhE;Ud zgmi+|_954Dbfw)!0%biOrh_yVhJQ4w8eW-mR~#+#3f+TN+~s>#6J9dm;@s z+$!mAc=4W~KBn3XepxeS&P#>rW%b}0!^|UM&VwZNGoVik<${BuuYVk6XkSrU`ES}0 z@DL+t{XnKhrNFq4yci7UZ}9vb&)5B_j$_+L%3?c;EiHL}wo)rfTuo1$8@d~O&z54l z$~Lg?bl~#7b1BZyp|_hkB7D;hnr}rQUXbD0PEM?EwWhi!JhY}w3vb_pO)u;f=axg| zICGBulF^*%or$2HAD6n-M#tuOEbXUOesi9tb-eT~!eV=@X5}b!>;53u(q>`vIl{nt zDYkuVn^z=%=Z*I1toJwe{a87*4|rTM8~)#?8#)L3^%*RpRZJ5B*ST2pBWMzB=2Ur| zPYUNPAB}W42;7m46@%u1=?3e|Qg)9#=wu6ifAd*6+9x`YRd!?j&Z^frgi03DBR+Rn z1uOm@^m@xS_TEc?9?~%0QeBD9)mKWOBsDU#Hl-4f16m_5sNUT2B+#%NERNlijnm2b zx|m-+bnJD#^DO`L(?-Ug)P9t*Qn+>bI&U;>1>fVm?3#zA@uwaoM*e4_{(spP{@=ZE z0A9H$`UYL=j?$)#){eJfUa1n4MqwJ?l@84}5(u(^eyJMNSFAoQ?^J*0bGtrSo2m}x zz=5q8K*EyAQWwBVN5a28tYSov>}&k>099<=GSNBRoq|RTkpQ6ZJ)kn)4-2Bj4uSMm z=mMl)CnvPPWE`EmxU1My*);a_*pdQBpS__|mlIFPn1#bq{xJrdlBk+%?dMAi4SJDlbVW_Pw8S>b zZWpRNB~d%C>mov4-2{$ufI|!#`f=|1T+TOzpwTrl0xCOvrXNu9G*EkQ;Q6+74^#~& z!aKM{SwkUdLywrH+sI+{Ve%do&}Z-@@8T};!Y>WTqIwv{L`{_~xVq7;@axC=AlLRW zJw(A^=Cw!IIR0;;@|mu$fGPfS{fje*${)5-8(PX}d6~6^F!jw4>p;qUgI`3LVG5a6 zMyST9hl<_73_;v*oy4Uz`t)kl=ui@@0uWa~#$obOWe4}VKIZ}!%dFk{&hal|TVgzw z{!1G94F&(yGqgp751Qjxr(qytr38y?OjHiaS+0t`Wm+Uw+d~`$Bi3zJC^myS7iP%& zi4mz(U-z71(}GsSmw%W*i-yFyG~=vl+!a7v;9%Zsxozn?P{7qlV6`Iu_B2n6;a{jb zqzOyHkz;3G4{d2Ok*;+<4oWs}Z*nVck|x+n1YX|3)mQ#elT+UOOOtw++;+U1y}yz1k@drdyU zvBF?k#R3nt<`8v?&4(b zP4DPjcEmDa_Q3LL$*dCNah>~PhD5HRY%N6R!i%K(Ne&)K3S12q3E+h$px;Y3U9SR~ zvZubmW9QVfwb8=ST^`jSw><+Q;-5U#%PDT|AeLJd8V}zUME>i(0F^S z9!;=H89Tz0dJ-YWl#$eMbF-`yE68+B{f-QAt+ua%yYskbx$Q4SXZQ7#mmzc@gIG$p za^rOKBu<};9*w%>yGLxLd9o%EXubxW--hv8k}pz9Dh$lJ5b`3#ru^q)Qx#bJ>NDk7 zLAR)C$!Rhcv!Xt?bVck394L@@!w=>0)&8T-3Xeu%bX_l@1VXku#sC)u>O~I{gekh? z23WSF@UNl3X?3I#GnRtnb=+gMxK1V9FB&#mulV2vd>B_f*(5e$bM@aEAuo~5dhRH1 zZMaqqa4THcJQoWgBvc*bW(L3Y2u^p7?X~Cw6H_luk6vH}WKF71x^DLKJ>g<9d)v7i z#@36XNZzb|5d8=;w2Ko9k<4Oj3w}5VHMm=T>yxXOmUuCV0kQkNmN2^>?2WlZ^y)Gn z2|WhR?Bq!9>bZ|SPrm@Z3QqI7%>q+x-tXM*y6<@^aosr@_JrKHG8d+IpDs1}I0h#} zw;Z@wdnb-FxSb#ivRAB~Z;ptOUlH=3tc;AmiMStsS-lKRX?0rPgGxMrx<_!;E(IPh zGBSg6Y_qqg&c~@)DCk^h5U*b61ng!vVlL*kWw&JzqB;tq=Lu5k6|cr?_ee#aTlyT$adbSCV7(rCU4P4Yu^oJgK(iD&T~{;g z3u{MXmlrq~2~(NWo2+?C+1D~)$r^!vq~-`=ogafDOVOe0-;aww_(f;W(AB5#=e$kv zPHZjcyBT{#f64#PwDs?AI73CL?o!5VHuQ`fS7}nDx%vnSB>9S;{`E_=5{X)|4)DyfPx)eW z0AvXsFDb|0Xo1;%R!~MwqJI1&h`tCS7FA@2!e^F=tqI#C^*7s04kiCdQb7OJK;<@D zR(*yQ`Iv_9DM2U^h2f{G{xpYaT?g+(0L292BEN7|H*N()dsPY#Or$;Pt%+1J`!Q7d zUYPgkP>XU;(_yt6uM}2QdChF5+how;>LWut3Fokn#kZVdmuM2?GSo8bFoek0aqLzx zG*O73$3;U1V@c|rG+MuMw<;K$IZD2cO2U!zzy$UWiiHC3wW9d1HQq@tdZy<^Hc+YU zHsLnW#yv9p-EM^i;~;Iv{8_kNTHs#3!H>bFOPmH53}&A(?0p|k4)eZs2O!(rzCa9) zFLH_gLPe(giNx>DGx4QCwIRe78`c08?Rw?8kPlV~tSoaQcpLoc>!fH!rzQm#aWRa` znhr$v?Yon5^6DAjJFK^mkN*=W2XQ*2%w{NhPL-7NR8of4HC-8fKooIUHfoC@t)8SF z$;H%L*Xdl8?4PHc`D#MD9NvMwNunWCSGJfXe}F;EjDXX*G1x{ih=@Yd*Pk85#$#ed zyR^93ja-pqZPgw-V8UH<EC?$em!K>FNU= z@1N57qDnnPw5E*5Tu$$0R+O1e>?!*Y=K8cW_AM0+@EjT2Ar)0!Vj||_5`p`xd&KF3 zz}In{RTXk2DYTEx`$aDD$dg$C)mx$Zs06f)UTDQ(>3Rjhj*#xnnEkT6z;?mZpaLX4 zb59c!@L!w4q)BVRp){!PM2jPwSCe%9K8Engxm~ZjKN`pNwoM-l%~wtKb$e54(D&9g$`t2<67MXRqO2VCO|OQ_#n)Ds zQI|ldDQj8QrU@4~_1^FInIP=+H}SQcr$4+34uRj@uIj6c z#CG3Buj5YC=Sk`H+}_J6z{8|MAe(SW#CNjtVNpZl?>X%inU3pLi#_S>u|OZ8_w~QY>rckQsrMVi-8zNq{f>mA5N;YOx z@W9r8cHRGuDF3fL@PF!W-muU6a?6UV&Z0rf9U3{prQRa>bjTpDB}gk&h`wzW$pTgH zNN#O(t%CXr-(c1*M~&yVexnPB+88sEWaJ@e!|EC6vY8K-F+}(Z47|#jRMir_9GOU>2M9Ru=XIeR+^CIIhiuZ&21(*;)LmV zBLt7`?|2`bR?A`gYXX&2>8pm7iLq0%80;Dhn|%w79diShJZx6$C?;VKB@Pz>D>Q0> znGm8gQ)Uno0L2L$NhI)&po;k({o69}F=^15{|O}a<1K$<`1aL)S3f5=DGR;UMl4r~ zCg4(?8Z|%Ai8?BQUX*NkJn+;=0FRt?sJXOM^^@8o+LW-JvpbHcj%bp>W;T?N(TUgF zpM%EN2x9j7sUzuy1_r9ddU{%n`mtz?SgxX3b%Zoh5OdRoA7Up4b6IyaqPURYfz}H2 z5{$irV0nOu&G656kKX6x|6*4v|8ez;wDYh`|cuyh|CU0pq-lix$R6 zHE1bmK&egwq1!vVeoKPj5T)!0q!-t!B7kz*IONDW)Wj=Pj>^&$LnoZ24#-S~Zk~R{QXIJ`qsTTw;JUc%m^JHW0E@?wihcw?q$1YlhH&03 z(Wq57aj|(sD^0OX3<@9EvA)o2b>bLfM0kX@eHXx&=5h+YKt)K3lFp8hK0QjJ&|_3w zG~<3ebRGhmR=Ha49NSo?_c%!x+%n%`WvbMx#rf2i{@PyxH@jo+d!&AH6QWBGlsIJE zjfAqMq0;|Vlk9(wgX0HrNHAe5^R}0p4iRa@Mx`c|1_+V3dY~uKt&~;J{hEKPot;p% z8#a@!L#28_6d0kI=s@z|BN>9HG-0cWjS^q`qL-~~+}|TraX>eYe=L+_tNu7%&yy`& zErIc{$(-GT$7NuNr>#j;@dNKbQ}fpXWtjs$nYzd~GONy(>c4{g(Xg50xH=+|a7xnS zO=L^>%bvmwX&q&`%Gq2mh{oe5EF2wjVyG^^ARQY?K8#23y(@mz8&wJUvAGwbqHJQw zhNK5JAeT*N*p1O&;rVdk@=MhaNoY+@3!!txwuWFbT__VIYz#lllW&a*34ANj6l?Vx z#ZIG;BQY=ezI$((o`a54kp0PV#u7Sq$l&m5t^4<%c|a5vE>7THD2~7KCGg7gKKyFL`0|q@@^!ekQ!^5jUh6c-7CasK@W9x7z6M2xvZ>%47amQ+VaYFzbF*wX2*_h@S*ic+(K%42`eROIFH6N3t~;6Ph-?EoW% zGXL1Ma|elwu}BxZzjtYPQP!xJ?r9#|S|%y)GFsExSTs8UbQIy4t) zDDhqrpa3s-6|uif8tCT9ek0WO!x$3G?1DDnUA3ghLNxqXBj*%VbG`sc!bf$8W8|>9 zpOfvpxYLsXp0KxrXhw%np?02`6*>JHNbC$M2$NhwQQ0D(2@Zop<;7=h)>R3Ls@{m@89=1>W;ZIE{P| z{)#G`%2T3+mYF>YX2OKi*U4sk7JGi!YhfJ(jW-Yyp}oFt9uquJQPBrAy=&ttn6|ZMv%BG^bQMup$dE=j zhGETV+3Y@mZ4O)EJvuCx($@Hxs3Lz(SZ4TnC=qRrZDGqvvJ(fYZk$J|Ln!jkq7EyO zr)lyf&(4H;zn}VfWaq^Vm24p%aEaZa9_s?P=E$GSRa-@IY ziLqEw)D0~gx*8*pl49SHote;oB)B8E){FE+UJl%!xgQ8OGB!iS{)x z_$#T$rZH2ZKqR6!^Vq{c$G(bYQ~;AIsr1O z!%wa$3Y6lekMq@{ED8w^BZkMa3|-nviLAsjBXG6aiaa5rXe~b9T}^@ex)#ww5Zr?3 zgPLgaV$o6G`R7T4fDp}KNsjOXy8BQ`TuKJYpCh@+e%1mF6INP-Z89=GPURYGXz7+BH>$<|@JU%7tZucuMh z^}U}{Y67K;ZN)vg$X0zF_yhDr6xDu7#oLwt82Jmg3rn?P+fugYBJ(Y}!g*p$Fv4#6 zc+Z>64p8)pt`(h1=B0c-4={8hzeN07@d$%UZ!SH9lZfI!J(LSFo?s;*vmYC!JCquo zt^{dN;97szH45MBp9YHusuXh<;KVzMy1f~9YFe*0tNwG9$u`T__#85M3A9dzIKVg= zG2VepOW;1m;tynL`*p4@2eI|rw!F?|^?OieT+hnWqRxhQw=^M5vF-*L92K~LSnHrE zsn;m!c1r(2#S;NE{T7i8DeNAwbrE%g8j%;!94rb zKX9V^KGm0cf^0gzcH_7mi8R_+kSdYq7JUy0a>&6hBHlR-O~k;1_&0OOe|Lf^Q}lA1 z;y7fRYU~{$X_W;p4wm)1LU6Pw*7gHE4sd-#h}AoxU1PR9nM?O-hHU1qlTz@s@T2zZ zHQn11v8<84l!pDf*4Xu*fBS2RsW$JEKBOcW5ZP7tZe9ZxkEwI4^-6;ylkCHifxZ>( ztLbN(`IO-)L>ovhOTaOhnHNGtQOaQ{PmQrY+7wc(qNzyX8HP)eI8I-YNikb?aM>jS zq(azPOh*UI8&SHDlC%?Nx0TYwBG(Sk+a|C)G+Tnh+lmC%-;rr&1YQI!9W@fusDkpjlq(rP zJFEe-A+MqKHfkoq#U zdz1qUQX@b*0qm5jdI)-&jiOixPvCBh>29me^Db<7+XRoRm@YOLZ9-gVdHsf9^Kel) zrW&U>C)6F}2hbnY`xcc&TUC!l;UC~lUYYwjwTh^osE?r$`1H0MPk1?|Bm_9(a@Das zzAU<>fN~LQFcIT3C-Yf6=#6=Y`dJ)1(3OW3hsJ!AXx6d_bNVBlG{C>sI9WQwSTRl~ z00fC9if47e;gPt?2}oPRh(7RBr8ypJj~co{B4_^_$o%n~+;1d|ITvMLd{$lxJyXCe zCoJr0eoYHdS6;(GS1&r+)RoN|W|29j>>?(XR)28=Gb? z0G<9efKE0oem0P0lP`~^*=n@5->w3|+xp`f?)N1xmu!aR-}(UxdBpylXR_dUQSvhw zD3wBl*EMo)tg*eKmDN^P(w0@x}2UTRfS3-xSdvG%uj$ z>{gt&t>ku_AwW;lE6Z*ogn%}2{vR8iVC_y3b8Ha|RFP;JQg}LHRXdrv9_KioS3$H` zq4}l1T4#%i8%~&Np(2fsa2~+}f=ojT{YB6lsn=kC_alrP1+z zTd){uv+{%Fm=7X1AJ7erGEHUJd`u?PIMkT16Z^E;6GHV5dd+&Z?;e#;Y+^oe0uQsc zDsdVG9`08n<*ri5Ss5^VjDW8_-J-&%M{;IbCmMX{vJc%tHpLz7m+sWWeQ)O*F8I0X(2R3O&W|+s-`E0cGl_x(GQRt3 z_&VSG_KGXNYPdV$!B--rdX)x4HR1f{#QgL_+iLVBa_K?jL0(OoL0@F%z%<$mZtB*3 z5UkB-f=PDytJ0C<2zZHCOpz=gj9Ub&e_3T^WiwZx;;p-B)?1Jtoony zRgY0cPux)DQCZmzJKfG1tVIYhy;u6U`=D6?~EDQB>A zutq#lJ$C(;rus&LX({lJ@t?BPu`*W*-Ugp6I)N?*B|uzd|F(oSIT$5sF6fgN3{i4e zBN*2LC`>+y$}MY+PFA$OtdI>GPRDwdfBCjMY+5C-OeR1=-X|`FW{Y)LY$%D7MJtXT z4I$-avkv_&ED>&C6kQwLEKEa^U*}qM6a_$EEc!9DGa;A;@p~BSO`%DtmMQTiVL)ncJ65&b^=fs2QY@ zWYwNc?gho@OA^?3O0kewm0}Wq0welpoCskvXp|zqB9^C6RiE4I@^{g#>1)$uLw7m- zR9j9G?QvIjSFeYvl7!pel=^_JL^Na76jE0AN7)q)J>`!_G{X$uTy_^#$XFUjmuxl} zm5wGp{OV~oL2t|C%aI58J^=Bu9OI#%Xkc$K8p`x&W90`^w6ILk;ZF3G<^#r;I(RZG z3cOlcr}Bqq(tEow|BZnr1~K6|HK4L&-CmML)qEx=hSieHqAjY=L`>gBu|R4p)Bn!q zC%udPClC$wS=YgCZJ=>Kk_vmp-kZ2IFxf>!>lB*U;DHKKFybc*Oa`X%NNljB z#lSiWW2}N|wKPD^h7*a_w8y?&(UkKcQU-JGDriiU59&&(P$hUPe1J`ML@-GM0epC= z%H_OGBmel_c=(4iRl%-C_QkY@axrUJd!FLEVzzI-+mJn~>-5Mnu_11Zb$9Mk0QP7a zQw)hAT7fcqxaY(?I;Z|xQfbdR{BltC%kLvH7@h=&Tbl`-+3i%&mMt3XEPw=vMTYVZ%~|WklS4}LFH;PjH#Y5$E&^;8?nsD^g@@h)xwqZok=r{n zH{b11VC_1WTm~-g%~NcVTlV{+B`NoL*6$$i4UOk>W})h> z*VnfW&ovogil|nm4$3bMr!0DA@j1C#y4@xv?KF*%vfW33+pRP9%IYO*p3_v_oP)h5 z*5nl}+X@Q18j&pXCv>>B1_L|NOCWFoZ{d;DC5_bB>V4Tb;mcGd!S~faUSWSsT z+_*MJHwk-x`2`*_n0pQmI?Z5m9F%C>v6BDI7F#trF(?`^OPCmZw_D`<-z6^p48Yy!#vq11gGq;Pw9nRInLxbp$Yo=g5q*8g}KB@ zM8;zX_rKIP6P6W@F!&tgJp`=*oO3t}{A3b$V0Zyb5Ls;eTeNNpmOlWZ1e3K+h3=q2 zqKX6&f6B2r(7%*HYD9#=FwUPU1@mOQp&sfaM0yS%!9@@ovnZ}yuNHm#Ac47WgM>|E z)h{FtS@q6n_ws^$3%+=&f1gbq58O0rNEGV29lY3QGKiuGAkJ2k6*^Q zR%eaL3K9GK$e@l+!~0l9;;~b~!Hp&ki*S98;yCzX<0}r%uRf^&-ho6WF8dbyy)7Pq z=(zb|Mh-ffrwr;(a=36K5;SW)_na>Dh5%qun0;>HKG&dHO`Y?xsx-5CX6t!rOAhpk zfDaZG;3q~uN_DOjWak+F7mKd5Er>oTl=(##E;ZscJW5#eX%1U*LLbpY2b19u2=izp zyEfdv6jC%0?b43YRwWgz>Z-(OPXZqHZFHbA>-FV!PGtpN$gB-w2=l=B6qQ|fAFLsq znS+R6S#hzSqk^IOtlo164PSh+d$^46UU_t=X=ULu?ADHgfv!5d_|acB%T3z2vCG=IP-6_&6f%?b7*_<`{WBtB8=3L`=~FrMiJk`z+N zuqQ;TSB93aFKdJu-B2zW_Q0ri>(NGxcRm+kXaa!vFkB4>BoT@lmN0AFD5#*td!Ius}8s zDB7|`fkf}+6O-db32aLP1f5 zW(xk+7k(uGXu=YTjeZRxIpu?=ApqM$@!*$M^`0-b-S$gT|)8Q8C`5Lv2#B7jC8Iit|J|f8_W~HbEM7!opexT z=S^1H-_PM~k4yfglh@25T6Kg80sZ8(8Oi+W3eZ|E8#-{62IR>7iNcCik96<%FD-Whpki%t#s zy1M=4#mv=>BcFKn^<+2i%&HflwBq%pS#bu)$$jW3a6uNRJKqIuv+8OJh>H0wnmb~~ zol@Lvgo@w_KbVb#zmwvn<$l_{HIf>tXpjc1bJks8JGB4l(zFK9`bLCWrCLEt5O;t1 zAZ3D&?AW2L12gURW-92LN{5aHd$&qV;rogV?HQs2qfdm(p|bloTz1xPtR+(cU9RQM z$N9%DTf4x=v102{-<8jXm+2=1br^N`;lHhT?TTS!zrvm+QMNb>Z9jJq8vZwMD2;P( z{E2)=Z{0s{#5JcE-q9N%92D*hPJ2RMNgm1VU6l_A1loTVN6VuVDUPOTnX+=n!v$fj z{>$!C-r{LH){k4V=fU|yG@b$f*{QweC>j4umq>g-{rr1Oa>^o!q!T5??Rd!EER7&Y z;opY^v!(w=i<$NV5nrj&Mv(Gl`#Hgo;Sf;{rdzBo{a?%&s$9Te_0WGLT{U6fA1X!Y zQj?dE+GZY{#eegF&)Fv0D~WE_(K757U6M?8B!*19Fl$MO=lUr)rzShG&(9&O-HR(l z6ocK1Vq*$mx9zal45Gi7siX}vosY@Iy-bg2R7sS2)ye;vEB0eO_kV8c5FewrbLAgX$z6#0^I2%E#fFbUCv52N|)i{G} zh(4>FFWUQ9u9wP&LZHbH-?i>n#~YwW=E;>b`3qssoIjZoH9)xrnb2?}_;g+1AoXNi zV8y~&{H>mF2>nCjOMz33@q%Ws@|X0~VDr&K6=@D0G@0^Hw21F+>V=xl1?Mo7d}rN;fi3JX|-LUuBvvMk5!0#fn686t@o zq8is|ir_~M&?QCn?X-=9v>N`W$FL2I7{l_ArTGRs+?sv{aIVm)O**gA)r%H;FF6W> z@?f?N3&`AM7LW8M8@DA&C!Xke7I=y3(mtvFCQ_?dAJg%pg_w4j$Y5AF zhuWBu@_69e7nNaorF_=sX;Vs-h{&ueJF5>+6Dp%p5H)mx{I&q<9;7OM7Df0)M}2^9 zv4&$HLFc)Q3E^-aYp3F+D z#*VR)+H{8IMd=$^yW*bUR32MQF$o>ZFqd|9?n@H1ha#+eBTf^$d%~Y(8P_Bm98<5lDz)D~i0~Ya-uPs&+933jlq7dB4PzK(+LlL2$-5ADE@aBcJ zL`^-xVhxVyE2r`sZ^{hS2|b731KzyeHG^LMv2JwuDLD09jmIX#`%$;ID=(HR$Rg37 zu5z-zo<&^QuNWPK!K2NvWQQj-OyJ>ubL;WP%Ra+%gMQIW=i-jN)2KCYOnb;R{N>eD z!7&vWo1TiJLZ@NtfI?PvFV3WYG!N`v&aT_4RSMcI5PI7-*>JgY91rR!c_sl~t z(edN0acjPx{S$t^Y+EFEX6kfZjQNk<`SHFYIP-_Y*`F4BcjN-AV8O@pW^*hmPY5;AZFzL%x{E6txrNI2>Mh!U13G0TNmNfXA{fJ8Wt4A1E{<^zZz)6 zPX>k+o-3jC%2;!h#PEGy_Y#qdfZ*Kz3j`zv5f|=p_>q;#%skBB!X#=3k{HjB$^zfoy{l{5p^9mP)(d<&x_Ju{Sr+@M-4GbQL95aiCcJd! z?XT_XTw2J=4m18C;#&%e0AJ7*R6;UISgydC?4J_qbCA7ZHDHsDZIxJkX zX@#$j;xIhVhrt@y&9a`#3C3X0P!Z~x&xjlAbxVTyx(48}%V+U$8H^u$i|{kbAJkk& z9Tfo{9khX5UIWF>wZ;gN+EV_+td==fDg10l6ql(LSKw+`J{UzvIUaL#T}cu`B_wkM9FyNY9Z>a-3GUh@sAmWLt2s`V&TfM{JnHM1S!T-0!QoztA{4VgZ)iBOdNnYK&Z?sm z>`WIj%P9)CQ_E(lY%SbmJE>{YAF?~Lst;no&6V=_8X_@pUAsFe@*Ab{0%7h@o4J@?_q5&n52nyB>XC_czmHR*mxye<}OY`B`kZMutih&HLOe%d!nfxF&*S%Dyz_W zO83cxlE!FS)sK$4I-n4bzR`E68N#dw|$-)e0RDiQYpw-@$Xa&rx7_l z{*OXadrFvGsA@0d@UtupGqK)!9^MIm1f6E2VitF-8ktchEMp$m`7E>D@>^$ooT>ng zo^vcaxZZVl_G@}}PMQH#if(jzf;-#dL$H5^G2)Kk>pC@;6ykTt@AMh-?RKt7U;`Y9 zbvJ)gjNsn(_3y5-4*;Pdp0!+USo@~FM)3BS*Jb_f8609sUb-Y&lHPRg4tzoSDB5}* zfL`UynUB9J#HF&hk1uO;Tpwq-_}G~(ejc^XVtu?mZSxrQ2)+0?N-}#*8aQNH8YoR8 z^o$?#`(W>Q8BEp$P*cNU9>(>^H~)KmP@1l@B^Lfoa+o|c=VD1!e*W$GR*&o@W+4l8 znyGTEIw#3GLpbL#xCep)3&s1cHoI=V{L)X?NLZ+DM(7qOFeo4YlWDCzAO( z_LkaBRv#0>K6%n%$tCZjBVf5VN7oj$YRn~QEY zFY8OsTT@TArx0Y0Y05G4q;oagbrtQ5WyZ`B)L(GK(P_#vuX?o=jG?h$%wY!M=anEz z;FXt3mW7Un9e)6$exfO-;XjN1MDu`R1QHBQD?D*+oyPqcgf=mjiRp+UohKk+6aCt+ z;}ZoLaw8s`iq5@l=vbYY1#x2_vT*NsHj=}>7w*pCvtJ;_joDzqoCuOQ5R+k`?g|;TCAh9i>SEGDN^h{GB?m!l^?CeL#q9+sH_=6HA#u+2Ga2!O%&}k@4~vAzMm9-6uX>0du)UT zti@M3+;|!Z5-G&0DjhxLkxmo0xH#6H8C^auB@rM4on`RNWE>oriOJ2yT*Ai7OZ^~-x>saM z%7h7BgSxI0d&H)BZZSJaYa*$%h2>OZ3=}hnuYerAfc8LhMfUvc+iRPMw#O&s^89Yd z?B_BBfGw8^;U19`R#`g6QAAHI+}Igk-8o&%%gP48pW>^^LQQW*$!(jStVNO6A(}-gXRrN1FfF=_f{_9|XDq z@(tPOo$Fz=2U=4iehc?)gAd`xYiDMOh5kZxWa3gZ-$JN=2Af| zie#N*5^ZW%zEa;n#A`sK=hGt$#VQ)z(N2LcqS(Esi+$5ubAyrZ$SUH-Tw-abzWj!O zd*R{{{mT$d73g9j{bp$=ac4fQl!m=Dk7rwS-!QPJ?=yZI#mKzIvFL+oQNwYKc%Zd6 z6vzyN&pYZOIrhC$JaPyj^EzeD{Bn2pa3{R01?lU}Ap3-ER6#tzFekABWmF^u1MY3& ziGV2k6y>^hj{fAN-iTuTML-Jjv!xb~&BgV1xr1an_3BG|5LFwzc(^Mw$W3v;Tr^k= zM_hLiy%^7L((Uq!<2?tee5LYuc7^%q$J2|3J>DseTi*=iakgB}VSYHkWU{^4B=7mq zTGyQQPZwkAm?qMJ7a^COo#0JZFB-}15^rax0%u*Z9s6@Dw}1Zd?yq#kzYK?5w})s! znl}-!3nssxCp6atSeaBK!&zVW(sNkN$DhJut{U0pAF5$0Kb8f!^%{G49p|{q7#r<# zt9;fW>n|^N?FkP!8*gO`-+S_Udwgcl4fRN;${cQ%fBv$c+p_q0JG6CLt#e_Lt{>rR zP?>))>Q=h!eW!Z@NE=R@_T9A_@m5eQXTNQxlPq;Qb|W4K%l~iE7e8WxekSkE@H79w$QG8o+!;)SXLD&8_53=)k#p3YlO-IVfYH%1QbXg*$p18;M^ zZk=k=8{hV;=Y~J-X;ilM9wDB>wH-K*5>0JJjrRQ42zf*515OWaA9iJsw$LxLudY3}QuV z;x(|Ul}7tn6OkQ%y{&6y*z?dd@-rMFtQJe9z4iA6T3KpZD}B2}6tbaN35`?~HqL_- zSB=c6g#E-NT1XZ*foqEYp=R%R3^w*v;{c6k^e*)_7$c`!R>ZM*UMDT%6 z7iU!0Ce^I1mp;dY90CKYG$7tyqCG_c^KeLG7EhJSV2?=1EvtD7(!m*4_wUg6mUB7G zCAj7yzn5LEj8<~hzJ+}52I<JpF@k($)O$bAZP-l587=BfLWdJc_k+6+}y0qc+Fb>iBPd}w}HMv?|$x)er|oPS9qf9z`dpd#_xuZBud{d%l#ogCCg zAPRn8mk{Tb5g@dUCxg-a_ixITcxJpk)L@?P1mikZ5L;cwp-MtS6`f&Z1#N4=bMX)4ZjG5ZS~HD?7n* z4DzNadkHlB{PVnonydmX+9VXMK^TsKR}RmqUlmiM>7QM>cg{dcq~YeC*}(yBjvdcc zbP>Yy=S1$07>7zELCMHj_FjP-k>0-0n1xX7o2Dh#_MXSDhW zp>C$kOCl@SWI-|V^B0PhFgwJ*guw8S=U2{`re|Ds7BU=zc#IeDgZfxL%vyWzvtLfY zCvAE9TqR)H0=5(4ut!4p1|*YM;1oz}B<2^NBlR$0DzS!>=n;WfHWpF*#yT;t)apQ+ zO8l|LepuB0c3zeTiU`)+vz$`vhERV15)|>*EXdJ!7UeS&P9K~(4j5Mk&mD%Vo`_E! zGHFJTw$ijP2#PzFaBm|tx5(gVU zA6Z>4jw$n0$fr$?{wcW+f%S&$0sX@NlOBY%5 zn_zV#UEd#yM*r?Vxr)v_o-(oa+K11g3bdS@r9)Do+RK2A&`tL#RPDcq30t@v&LOz2 zLoq@@ACNT#x+{4xC!A}M=C%)}6A(c;{{K+8kNVYOeb1JQ-uEWZj-|I;IwRqXhmGuu zC;Z=*2eJZRncr0!(ba|D53;{lxSz5oknCD|9m65F-*$9kny*YA?V<@3x2|_7t^N5S z@8s|8w{}=T>|0PFg`-6W_x@uqTN`qra!bVI)!>{a?fdh|dG3Fd;3!+P z8JIi3@XYL*KMKH-<&XvgA?x!6;#}bftDDqLOC^2AV8*6duCjsnGn6YNonRk5BkU-} zG8DulftFKjnUDrqI}`jbl>!pK`Pe^xY3n}O&FMa++q7%aDEFE3Y*}H+78l7T4TY6z zP%Cmx;LB7D6;#S1L?zMQD^gXry2gx*9n!Le2`iz>LH@&Yu16i+Bxtqk$AyC?rbvl? zjh9yGVSwLbL@`O1@|^O}9)(}rBXpI z4oH#bMdmdQaXo!ifb%2LIq}VOUDjT{NJ_!eFpqLAoS^{F;Qt52E!CLlrQzyVRsmb@ zUR7<+P^8IGV=1_mPkUCE=oQ)oLITe-g_#v0x>D8`5**u7)K~v7L_B4PuI^m9^p{iN zAA}_HIF5u~?qU?-f^9Y&l0%9Gtux>RhGg(z?(`H@X))1`Q`%dF2#K7})xMB1iyT8v zulecmsn3{FAtaKDpg@c2Xv-$XNpKBuF>wS~56NQ185xQQ|zYx}2T; zoyY#ef^dH#y8pXc1UczYmHVx~?ea`p-9<~5o_3~4gVY>dhc76ml$0`&cwZf*S?!RH zt)w33w!J+b@zw&xl|70LCAo-ma}EwiH!eo}xJj!9g?eQ-ZK*n4gM09Mb@gb87X1*i zgnAqSRkNp;$|liU8le`BSLW@z2`@ta_1UqlLoMP8?3YLNWZj{KoD)&|L{f?AagH=I zWUgVf^Cgf*?#+I0Uy~ZmTkPm>0s>KkMFUs54{5@foXkE~=Au<+&01O95vS3Wj^w;1 zHl#$1&m(f*Lieu-52Nqkik46c6AiN3wklA%nf}iE0+ENEOGDhr1f$kq4P-R_izyM!fmFN5r~e&Q2ldS?J8nYioCysvp7+2V#0`1!SD?%099*%JPM)0{i+`{n7nuxTQY&$v~ zAMTsOFqs_YtpRNr*F$$ix+WcVgNqpRqq8Yvbi5S4e4!Jq5%a9~M=5S~n{10c*HR$H z-(h?6&wbPx7@?iN%yYRuqtz+G7j+7idz zc^?Kk%oOY-9^a(EEE1E``BF1-h{=86A)X;1pOwrV z*VOJn__bPT*}i)$(t*S&na47_v3UqyDpQo(K7e`dC~VE!VL%B z&_}7J_SB9YX*Df;K|JExH7zLw^!_VX>lpWa2l8!aBf(Apf40+c<%2PWr(IQ}_hts| zcvMdFve%-{6B#4%o=qlvLXc*++~+1<N$*r`|J<1WQ$E&x9Mcu5F%UV1A49{5k5!o}Bp`f9&A@DbB!VeaO%!xkuv)kd38 z`w!CV$I$0t<*L(h_Ao!wWc~2gNcc|UZ8K`K);(0%mI-{`?qr21`F6aKa5QFyG%5ps zH+Lz;dcDp5T*E9_MEV*V^hfLO<=p#NVY&peM$%Z|{m!rFMrOhOxY5GX)&v_|y3*Kv z^~?u_si0>AucMKVN2UN|4XvcJ98$kShgII>y@a8f)3^2F-p5_8y8z_qonV+A4}wz}SzXH1Z_qZJ&|>db`pq)+!li{0Jr zvBg`zpwe-1&6U><&%M*r& z_!9!cqkaX(nR^h0j2RKVwZ962`pj5W%1>Nh5T7qNGx!y+Oax#Al<%6~I)dkd| ziFPa5|MB` z>qI>IgfETV-x-^Y1wbn3s=(uST2JNV@HCq}AYT&ZHF5!)9P~x9#vf!2jx?F7rr%O` zYN{=~v68EmP{r7i4(3Kb4dziq0x{O=b=7`2%;V~@`vn?6Uu+<{M`=i3p&vf#Lz`E- zgJThMlZCs=w4ub{_9wUyYJ$T83cF|@x^x*QNAoL^nmhtzAI{?P^OGd& zA}C_RYOtXQ*{lgcsR1<@IK3io$6+e*;HFv@%AYi6Dni0h1LbfP?4`;-Sr3FuAsPDZ zwMTsX)-?DyL0mpm{kgoO4U$;Ql8T;D^EHK$qatvL-{yj?Cz0)~Jx(CBAmqqtn(Yf7 z$Kadz!X%dRyBxyjsxKn zCr!V6%=(indTl$ZGcHOnH?v8*Btuw)FR9Pm6;ngh64MPVQkcxs7YZ@G3}4+LKuk}Q z`n8>QQ7xx^+N?t6Tc1W0s_*EoL{BI!n}+m_jb}h`(i~qjCv<`joZh(&HHIGMEz9RN zE<*AQ7!#Bj_z6ySb7l0bS3PxQOkND7i<)H0IJNfGEZoKJ0yVH|Uf zbBeDPkaK{7X4cyZ2|Ez@6nZkpgxPy%jGpbM3Wv(ot9JveFUA8#A9+RGZ#c!7exK=x znaBF`w1OEqWw(-%(;j#$&D?4ZF}SU=xgA_>9BTiqGp%4i%EWc#Lf-Av8)Tk#Ia8(XuxY43>%cZo@9#l1e@&;2ET>S3zmjr5)MlJL(k3`^!v z*Ctn{pg+Rx7aUuU3tj@#GLN*T<2olUW8Rl4r}o8GiQ=9EPH{(ku~7j>6=t>jJe7}( zhvzl?J5=GExu*&0FXs01$QqWr2Z{x%g_Q)H-t92)kmbD}aoi@wtz}Bk%O7Vnml}E5 zJ8O;|Vrt*~IZW`3#{W>_JB0|OZ#_mi9nC$EnnS?dhAeFrfP&OQpH)|VD^8!EoPGFt z86Jw79uG&pAEkdhnY>YXs)Lad*@O`49<~A%Nq>I$xjGBoFGwdwc8oc+!+oVkU2#6{ zPPap`Uzt*@R6Lm+mR^RDv z$LfyCH{GHp*uoP6Ru6Hrbl!dwI)bX;b@K5ym1 z&!K^D@S7!sEtn)DQAed|CTibi52%E4H3`_@DZ2 zTt2*QCWH{GKfl+D(qenoI2(^_-wAq{(sKTuF8w#->iXvLfUG z>@@ozS&nSJHf`w4XV*prxBF)6-)&Ty!fROEKh9O;#hdJCG?=ZSLR`SGY)z-1P-e`d z(s&vhHUP%8Jqk}i>?r~W-g=+Cye&2ZEt4fIJQ?~c&P60H1W1esKP)9&t|hyEl`J=cZtWO6tkNsLFqT< zg*m(St>YMxQ?$JLm%|jrtdnTMREKy` zLc%2Vsr1P^&9RCK6)mN3Lnjj?0}!Dq3p<442|nSs_Yrk@$5H6KCSoW`1_X$CuJ6@5 zuKl010r-RsDowIazq&D0DEb>w)QQLUZ!kKTkp*J??DOAf_cKIPQcey>+XhbQTFi7Q z$lr+UXnPSJ9b)MZh^d!`szS_T2t+j@tbEId z_waZWdw`e&j=Iq12`>m`BQA<7kTQ%|bluA(blR(cU$e9UOGq@}C^s9SPj)f$hV z@)M#%{=?+cwL2!OQH!TA%9j#-nWF?*!PU_b>oGj0i7HId)Wrm%f*epkB+_JfIH|p; z3NacCVvJe4+l+Kt=z;A0#1Ua`kf;3cke6i%>yV{kw4{B4{OHM374=I+wdQOr5eXNRnpfC$KriHvqvpo^F?tWVc;HwQU&ScqdZ0(Irq z40PSG_V6#qk-E``Eo{v{qg2xRamGrgS0Fg??@zJlCg|=C_LutFa2?W}ApTXl!moB` zd%AJUw*+1DtBFMpR)lPnGA#;H^1CC=Yz|ro3tCV`?9EcbY?`ko4CnRyIY<%MVG>_B zm5KxqLoLK%TrYk~N&d8!99}gH64@8@MEDy?zOX^CimGE;S23sZdcMUP4M@7gG(-4ME%sM~~xN1@(ROcAp`Z zDe*j$#f7}ieB^Xe+Pz6JPljmWV36Q^q#=Ss5Sr=)#Kj>ab?kxePcMwfz+gYAg7E;H zma^fusWCrAwl?42DkVqC;{27p*xjD)b@xLm0+I2c-0Ec6>Bn*9;sX_Pg%=(rN4`k2 z!h=ZU)+F&o)*NX0!eB&3#IZmU)Gg`#n`VZuEYQYTsoZFbuWK}PWM6>YOGru~*xJZ0 zW}9~X)%l(FHNBE0w_CfC;y}Ej-F3K^Q!!0@hen$TxHU!PrKdu{!wa(;*03&hSm z<>@T4tcHYJLul=plkJ5KCVr(#XQ<0*52$z8(Jb!P73sl#@1z&&GkAQb#k$7zeAup2 zH`Q{c?Fpzb7s>YRUaw9fy$j(!>b$>P9J%x{ZJcA;^^Ze5^t)_B4J|6# zdVK8_c^4>zKTNyZ+VsqJTpO9nHLK4b=_9B(*X=2hu9tmz>{dFGPjIIAHy3r;jj3wN z%+Q{Rz5Sas=+WW1f9oTs$H!mA>HSXW`u)6PH|Bgbo?v{66!(zH@)c`BLom$rM9oVW z@#-3e6aux|3eMB|&trjVbZRy!qmc>;K^E9UCiw!Ytj`woj6(SQY!kwr#Uw+cqk;ZQH8Y zwv&pTOuGA`=iZt5x_`jlYrku~>#43pr%d>~!jC=Q*YiemF4FrQ>h-b$-J>L7eLU%q zmvR0wVt?gG!TKKV+9gYo>i9bNA$K0?`^B8DrLj!7d^O89+y^3Hbd+A7p&`z|r1}Fi z$LCAvdIssU^`*<#L%iqVX?uo(nAaEdaLLBAm_?FJZif^?CEC70vHbMpJ;LW~{^{&s zmQy4y>FZ$q_pDsk)5E*Jy@kW&t;fy=a|@By|CcxVe;0T5wm3q1d(mzIyial)Y5i55L22g00d&!HdEd!XzqoGW=(G<_O3$%_QE4 zd89Lm=IeF>qO2*(FD5FxfYUbjO=B-VG7p#&S-l2qCi76V(6K&PmpTtk(_vrHCcAvT zG&axSl3VH!0Z1lFO@ReG&)TBtRFTzYwp?WC>t0HiB$;6EImb3dSJ0cz(?KMPr)H z4W?TXI*%lL`!p)D3Ei|pemJh=d77h;d7!mu6QW~S)KTBuDcaGaVJB;MR2A44j_k}v zD;WWYOf9itjPcl6kECWqZ*?PNlNWgxLQrVO7>uM03Nfx0Z1mdl@`V;HGBtD3!l7`2 zam=MOon?$P2K?Aqrfx6k1n2YT2kX!(js19?+p4_1Gd#_Z0x`~mv-qGrWGg7hc{~kZ zwi!%wO_W3QAc?Iij{S`CXL$_NocU@#Uh}0w{AYB|M%mwhSlCCCDH%_eZbD*TqI#2R ze@MbityB~Lpc~Q=+`@goDKDurVESFA55Vu;4ES7r`bp@Y3fL@caw~_rRi~* zjey3yfL(&SH^mKbV#zvO=JM9p)1pXu^mMt$a~HHjrgf}AFnNi%Uq{iy=q9JJ?B@^M5Za7%nPqr9fyFl294{cwxeIP>2Z%C{sXryt^gjIAg_eRIke>jv z=yz5gx5&U6n#ZV9o8@amQ$a!W8x$T;VA;j|uK?DSIV|gEFu%9cHnPo!1u8-y7X!Bb zbC#McsPuN8mb{MJ%fODI)HYlssqNy6;koV^uTqH?Nfhw4S?j*R_XgAZq8fVax5SC1 zZU+izyr9Q(!yw>jx^q>tMd?8!!=PF8VVn?5+9HQB}M5)&u zfS2sHHhwX9v%=ieGaO7ik&EMADU2@cjd3izH_!&ilN zki?F*(BT?;X4doOyw+oLPevnz0DG&q<&j}a6myQ;^Zth@Q)A)U=g8+{nt?Cxy2CxT z`VYRrobNg+CeOEFgALuM=w!SL5w+T#II;ZIHW16*sR8)qi zEbWQESZqaKWpV|@+$-O|gBz}w+b z(Ol~Y$^^be<>0=Z;x>g^;u(?i`beC~q%>uYo116}z&gkpLUeST!~2=|74Fy&S=any zPz-&^Qrb$eeuq#femIy0? zDu*HB5hK)a;F|MHX6;DNNT+_UMMP(oLy$)(TYj}*)-`lAqPcAoGAkaWHC|3K^bV#= zp$^8$aRY(j>1@3>BMN6h z3S6tOdhCNDb3tnb1my`9ia42SKxIYe*IYCsvMyU#?&_IZNfeMR0VZK`rh|CDC33;i zYGNcjOmSEcQw(7?r5cn~VoG0+Q%u^Objkb#Sj>f`WZtb#h<_-o`=E|VAx4>IvT-VjBIDDTakLIOBwW)ZZVr~7MCg}9c~4^6dz_iPWs)(XC(rN4Z<|rEB z{S!W@N`xO2_QAKzCGOePBay90zptzqVr6B)ODG8b$mkHoYRix+%8z!_ErM{d2UlOq zQ(YCA6rh!rqiaj^nl8NGbaWtJ!X%6s?UCej?Ip&Q3Z!GwZmnT?hg4QNpbD->F+uT( z7Au3_UlzMcocQ5dUA%`hjGq#;mFFyz%b#KX`^4!V+CGq5Wkot5BEe&Q=keRI?tijTsVLvNfc)o^X3XLzVpwiV&~ zRRH|*Y(NbOMH)BNQEvt%PR2S6(~e!8`MKTpA=|hc>yvP4E)oX7S?;B^hfUP!L|nwb zFWp5KbI7GOs>#^@jWJDPLrFR)29aif$gMm4!`!hFoAmdjeH}gzQy}^8zE!?3x`(mg zZaQ03_Tk%eZIda-^X|A-#=!wB3!}$}i*~0N_fC=eduA&HT!W?ELYb9UW3Zu+F5j?^ zWrq9MJeFb@$a5mIopiQ0;lD@eEJC5yXq-oN8m~Q*=VrbLy9R$v?wnz;8jz-^$<$x3 zZ#;66cDv~Mhpdfb+|Y$KH$v8)TAH%RY$xA79;ZIlJDPsNhh zN^50|XUj-&-FaCtju>WVTxMntsQ+|X)gaQc>0G(SvAz=9diZ@$sAjWV0^q3}k)=I5 zp-xfq^^7%WI}i>y^2bEZ8)j71hJ=ZR^KK6Y!z!+|-60{PdX-J*2uJ>`QaMEmEn zbH(uQDk8~2vCgNj2o`$-%$CDEFbN6Qd$+IT;UTc3(VL^}m+?e!3TRkVj{ElcVITTk zMX5$irS*y96JYMR#~ww44zRPZ3c0go*eskHSsux&4o|g>h=Sj8NjM+6<(Aky+nvD| zh2TF=+BP1=AmpNRWq9@?ARaM0Tlo2}Lhb|wVr`qh_?-?81D{Esf=QVfzSvN3T;8FP zbHqm6*)^ZTW1H~p;W4B7;%TDojd`Tjo3<*}_j&V``J%o1-wX*M>HXF5*WSd(;suHg z$!HTAvu(SVol6{2I-WKwZ)M9?qZYttp3d83JUFbz@#)SmwyQLC%k2ZR-O^G#$M*uJ za154kp#P%gn!9)B_ZX3WGYC5yK6?e6FTe9M@#Rh5P8ifHmP0{l?kB$RMzzES=Uddh zqbJO{TId-gYWZR`f4&P*kOJ%&gMi$HvlhS805 ztn5@2BhN9a_PcVMSN~bt*}FJkZSW+ABnV*+SS)%ImgT|>xLa^PR`qY=&j z_XYL)@9Ca@HVXc1%-;()3T}#Hh(2*Ra*2@O9Eg;k;FZ{?ta0UTi5w-8?N{PlZ6 zjB^n1JCUZ~k&Jg8mtlVXwNS(!dc-p(@`z|rQ&YP+uI9BiII+PL5+hS3aaCA087B~N9b7gNM6lWbF8k+OZ1X^ zY+j(;Jrd#Qf?t&Gs+Sh#m+Q0Y=p`Kc?5HTtg)t1NEzOk#oBs;OI$ zawaf}B%=_fH8U$jyp_5rOu!a7M}D>W=DXn5lrf>`#d$m2dz+c`X>zTiz5FSfcT?yw zZeTZ#iB17ccojK_=%)abHGeH)-%f_^JtaI^XK$?ms1J(u00<;naVV(_5~tO)licq` zolTYGWQ}AkW8vZME%lGL?aGU?tL&>XBH2WOS6wC=<{!2jo;_bJ#?zeJoMKX0GPjco zj?xMcaTHfI`cKYmrN&4PO8eRQ+%nOwf6IQK;a2V)oqFP30IWPa5J~|-Uf*8mL>nrx z2dAuOwp3Zmtnv}4mNOGf$RHxMN9E$IWE-$=*L2P1 z);?cHh0wb3v97zqB?%zV8eJC`*lQ&S6t3295N-7H-B5YkN!jY7wZ7S*9mIsopJ99m z0&xrENjAW6sH(2A)Tv`9L9$am4Z%+zOrV71qP~t}aH<&M5ZVOs#{?9U*aukhBRJ{F zR%m3NF42fZxDuDHsPX*Hm;RPC%r2%iiHzvOsuz}m9j+62+vn!7?TGE}y*KUsFY)A6 zd0s8sMTnReWrmG}7t!`BLm@WL(nP@$3h|aQ4=%WhVD-={Y9W)TdXT*6%?2hgSuC7F zS!a1$R=+D==p)kmNLNL{!`gqaog=e&(S#=Jsi0c-2*O}n8kY-mTeWwiEq$sHJ`h)? zY1RF09%o2Sh8MaJo7RmZgK2qcoI zj2VnSD@09Mre74C!8$oTYDz9@2g|(urum`|x|-!wQJ9O4WF3tGSK00dtt_Ztg2tBbMO^47x9wkX?hUbuvlud4c0N~CnMx@r z;HDgHucW~q+w-5SvT0iE@b`#$<<<{DvXY$3jInOG6_jpLfjI$KTNN}!%Mkx01*?K+ zLKH-LtrhcR_fcOn&E(#SiIK%dJN3QTiH&obHtx6ON7sk zZ-Urg=RagK6=9|y9N{3=fnmuAz7`{l>bXT+2xYe`Hgabjcj(_UKZtb4!|k(K;nAvk z*~3hdEV|Pl=Vd z%~hY4r7SdH$?>`;J&9va4E?S#gTu;;C`4Vje@-+4)6moy>xDP>ZV;tmZ^yNk??0}N ze+-B4ugUP|qdI(Ds#nfLw>dC7_lelkCki}FT7mw}@;KInOHF#`r2&AP!+iwU#*7;j zpRiQY!f7T|3$i5YRCzLK5V}q zrQT~X@b$@t&BQj@G55@U-7f1c@Vy38JOF*Qx4YE(3@eIt4hoEn9oeiedqNW^wb_Ve z*hu7jK5vU9QHT^qv0Zt0NTgA3fs$zF%fU%yQovW^oc9h?em(cw2%p_E_f65N8#u|# z%a0$QLd7K{8Z5;qW3$Urlss7f!n}P73LPUM+J|0ZDZ@em&MQ2OhF3lOh<7>N((AR& zo}Mk`o08w0>BJWp#t}dnITF()&;H5m1LQDGg3;c!?+vW?>3DJd0>=yP zU9#aj^d;ZR8FnpA>RH7$SRD@hSEWtqcT(1BMJXMJm&BWw>~v01L;%lEN@;X8Sq=o;b) z?SsJiYO#E?bw|CU(p%xD23iBA3)uW51cxITdv(qxcK^F=NI zY(o|SgbdjXuZ$n$re~VMonP!$h<`)TznvcBCwogpdu()?T;QbG35&eG5a_;UxpcasYL!k`}2p6NdQ%Savx8x zvneR;3c_NJfkFsoJRn#uVj4;Qf!5Zq6cuILaNwLpFk{X;2|=Irj>VnS9^3fJ`j#6) ztZW==&r9A_>Bkxml#v8Yh)p73QF_LDkwn9=G=6VX_}y<3*uOC%Wo+_ul*_^hQ*`vB z_199^n{`Hj+v1^7D1p_yB>-}DZ|5a62RmWv{PwXtX^z4e#?cT* zsxU6v%>I4gB6~i)_|pEp1t7n-Xq*p8<%JZAX-YT~*t%r`G6ui5 zaIlF3XoJb*O_BwmUn6xa94$oIkm=Sa+A+!k+HlNoQBx&k?J0qwU4|HU7YG;{V-?2c z#DagYLU1oQ zVk8SnLcQb9U}>txH;o@cLqsI&!D|P^Q17yV?tF`20<4G|=7vDpCt?>t5r=H~x1Usl zQRxflllVtISR2$p;Wg1=mCVT;ke6TJOy;DNZMPbw$V&mEb8(gVu$GPfnZV`ofZ+T} z%>a}be`tKpB`pC1i1YXwlVqeL6|EITW=E+X8(E4pQ7YmkKR>uZp|gZY@t6RTajcM> zu9F*6SQ4nz3BE#EUa)6ceW=v&bE|fm#|p%RjE}oEEJV*LQO2y2u4!5-!38mfkT6nf zbH{6aj4t6m>cmH!714j`7J325qtB#~<77b!5(;wIUSFubNbUca43-9Xmi#xcOaQQ0 z?*u~r;Bu9qXZ^V6M_ynzJQ0-Wt6V-pMSdR0V|={HZO`Mi(n|90?Sjq$o2mpG`?OZkZuW5|}pNuI4nX82t=YJ`k{V7Ua1 z4-zHJZ&+t?fVBIMiN<+ju?F#42Mj%61A2CvZxZXpd=f-8M6hbbCWK&CZhrB%We^U$ zaIU?-7a?*Uz_S`;*f43VUZxjcjoo%Hj*f=Ms%{BntBokq_X0i$p4h<-8wgych3CcyP(ag;B-B1m(xR~hjv5s-VogN ze!Ik$Ty7Yn6fp79ySe1^9!nE8Dsz0_JG~2~#HM1wsa!Ue5QWm#RMbhm0|%aDv^LRY zwe#cPJVn1T5(VfoZdO&NvzR^7U2RK$4)@f;X%)KpW`N8+e}-o;**W^h&7U9>^~--F zR|lyB`l9w6veY8`D;GupP1AQ(`=znD4e%c1OJBusmVcSOd&DQv!M9t#HSs^cH2>}C z`Nymd`nFx9^pAd^Uz1S#8wCoPf5DWK16^wB%URe&jjRO`y4wiWZ0n3>A9q*v=5dcOSz}#?A2QP}H*1oLGevo+{F|H+qBdgov6Pszbi6HX~&`!^s!;6bWCD}INGD!9E2G0!lBuumr+M1*cfg^7Y z;#Gw`6aj^V*0(kfKjsW1B@Q_Q!9XXAxU3cd?>jP_`0$75T`h=AFUH@Tw?jQ=_B#_! z@_QOq-}g}H-t^;=0D>Oj^g@l-Gxir$N20z8ikzV;TKDsgzQagoU?g22UL1|wakz=V zt>GW^0f*Wb&Kf#3K`mqSs3OCQ!>Wh+lq|!LEdWHUxDbd+S@y zvnHX(X`wIzm1UGHw;=hiK%w415=#{L(r841550S}#-Xja!VaY5;^Bd<#aiks0-7p@ z*b2fJ$^0*I5V>l`X&&I|Zw>b+OzMQ{5Z5ob(CGE?Ap_}Ni6-eRs;=?UNxL9coPLJl z#p3>-R)LFAORU`!Z^q%$)B0AJIw}qhn7QfEWpS)`!U@_LG8hcT^(%LBBmp>bL6pEDVlRytQ+FSH;H4PPf&<1{q3bsNHqr~esfkIF4-ufHbR8G|vPYhvU6iknt=xUOQ zStK`al$Rz_mrrrfn+v^wN>XQ|zWUh< z=DaT9s)2l=hw+Au<(Bo17I8V1a@R2LvX~}z$=42zSyY1qF^3o4Y?E?EEH{VNkZz~- zXmhuAJ90SBnQ3Yea1u4X@@6w^e@*{!g@IO7r=f4g4eHDEinDWMON_n6R3SbZ<|*+V z^ny`LwO18MNpo+=!@8^SPu9X?q8R2n_<<~L?8MopGklM?Dv6!;TfJ{;Jq|CVVtqw) zcTSWr*{m`ogM(i{6jC0szE2CKbayNrZ-HtnK;N6YOxIT8p+N&?15MQ;b-|BClJ|yk zDGJ3C`rw)W>053i@LP3-O6-?(p%wlo2iSl7KZeG@ z?gRo}NRnr;srW(9oEJ2rpa(<%JlbF*x}!gDJx<@%^bwg~Kd+ut#0+6F$D-4e0Rp&H z0ww$<-b(e%=5j2&>2>j4mJxH!f%=0$G>V_jKN<&X+*Pw^ciz>d|ul zE*mard*s(<_+IvE&d*z_&!?|8W(4qmh`4mF^Xf1Sb|L?b!r|Lq+}njJg1m49j&|(x;}TDFqjkG21YF&Ql@K@lU~A&a z@*wKNYI;0JELFrKH{g+IdR)ZEP5s7VKy69&0lBvIHMTli0ZnlCjz=40%_C(DgQPXw zWT)|bV;v|TlJm@{eS1vtd0*oD&j2L^J_&$n zM)dj-$p`B1=po=~dsjZi?@>siy0Jg9@pj*kbHADW)@WmJ@vr{9kCWF2@59ZbO76|} z60X3>f6=asLvA^7+QZjsLN2hk){2KCmG5$u@3Je=z5kE@WK_fXPH5tRaiiDLqxW3b z#*LT5m>k!T=jQ+F1M#2N`lqiV=s@fH1sEU(Iazm0i2#FDUdsty2 z5~|c)IYG%}fch)&1qHwOo}tFFlXd2{S`K;@vZ?$2?(E9G!+QY=qUH_JNn~|L$Ydr0 z{qt}2Tfw?|tAIX)2W%7Q#X6@Sc1lKb>sG@BPHc5#O|_)M$C7JTHjPiBDG_ED(TUKCU7XdlDBCYZbUM z{f@7}0ySuT5JH?wc^vbIjmm_ENOo)KKG83GlX7zg7!*RWta$&-bc@)Fc-87WV2a8Z z@QPHwq5#xIcb|;_q}P$BWHu{A($nw#j@HdmxNJ%$8DF0onv$;6%C}JzFdw^eNP$#) z8?XUmPgJaZCfu$bKh@~lQ1bIY(~Jr+53JBekI-*lD&s7dK8+xcNAOVD2;DJXp7_mO z<8vRw2n=(Ek)He9tS%JVtr|q0TfaoVnsV9cTKQ{OM%m4^f42n%-n9K}x{RdfKE0p+EvrZYR}?s)`l6 zosy|dBVH9P`hxDp4%hKPXtpC1XAT)XU zOdXFPBr9klY08@f1!oE^q2DvuRNFUPEp(bB6%j9P%HbV@_tok?g>Z%N4I4>ppE+0! zzneLYz;S-4mBN>)#!?+emX0wAv6~C>2n_dB-VnL?5mNTNqostQsGeglnAdMzF5-p~ zBI*xoLYF?KA4ojNHwY+;>?pZ(2>Z&@K$E_q#@_D_w}c0SOv6QHRODAAM;-U-8lc$HYJ>HCq6Gp{MGP zFSAnBJQ1ndvf=HoG66mNpmcKm+LE#lM4dsVGi&5}Ep)EL0^Dno_jKexvKpS^?!VQDK@3(%nIZ2f9Oh zz7BWUs4+T4^y1$bint`RK7}X1GNt0A_v^LWfjUd2?=fjs?s~}>%)egLer-N&EfRK~ zO7|IG@>WgESTAqrN#_l4LC$xA$$vg+L}BSyM$fqaN&?Q7#%htAmv1zQ%U z82#jzsEZ*>G>Li_0bJdA{gd~db^VI$0c^g_glhPIY*k#>p-kQ5*`v4$<9Im3r08#)#XPcrkA4{o7zXr@PI)eViJ5s? zF6CThQHl8_L%Vn$Bt!5N*TpDM@~6}VQmcYcK6PVMJ0E351S>YZNcm?PDj5dBT-H#{ zm>puUQJ@*LFB(k|Ztv@=n^0g=^_4@`B7%#Bwi#M5O8WBQjBkNmibsJUKgkSe&V9T@ zy#lcqWF?i)m3pAG&}<2%ci^#G1WUYBDd{VU_qU~sbwsd0)hcY3OBs2d0+ z(tHR~#@{=WtLbNVwhFAlFkjJVHWKlE-rz`;sde>S-nE5y(xs=xG`6~jbRjklkWXAc zyC3bA2W3B{-p&rKG^I?nG5_Ld)!Jk8ID)GuN@r@oW>nv~Gs)wafo!K5K!+M^c*n#h zaY)%B{gk+_?Kf4gHyF3TkTqjnw+8JV#Jy7fatG zB&j4B|E$Ej{SR3Om0Oqz&VER{>=KSyEIE!)DaV-@T-D~1WfUWa;f&Cy%A1WdfFkge zX?nej*hGK;T}&B&?VD|cTbi#DSrN&NEk9rdgvC^oY^KK%y7g9*dr zT)*3DXA*`ch0Vc1SJ0{NPq=>Kktd$w1(9Q!TnftacdC7v<4W{AWzc%l*J=Gxl zMqRDdNQDX^z^ax>7bMKgD*QgYt6($p>kLheDl58xJ@c}X4s^Es9(hHq^Zph1H_gt@ zQi1Qb*RWBT3$XRPRw9Y`z6N;(bTq2&_u|aw=3Dg2&sK*u>tPt6dw%awe%HU9a$IF5^GJd9c6CVl%Po&8!h!)6OK_{(jY#u z+Sk%d9wl95D|8FU#^gAIZxKf%M3J1Lg{bBu6M{VS_-R^$ao$_PNJ+E?Jdbj~V{lNe znNphPc9OJfU@N%1kg(=-sLmcaNUgWL3ya4A08H&P{)>Zkx#QIF6kgCzZKXVhd=p8V-F(_(AVBsD21+6 z?cwykFuK{dXi6)Mk#6LlT@*d#%$zBzSYCjG$U~uL1@2bv3BE&M&SQ!kXVPNdX?IFbj8pL1Uw<$j2yU^t4&mXty00Pl19v$jafX}Xpj;1!0AD;r& zDy%KHcD-3OgI-(y*9-UdEa3O=is`-M-g;cnf!A{)mva>2PqpdaCwyOf*f8mO{C{CQ z-v;V4Gu^(n<=kF`j#utNh!dk~nKJ4_UnfIrc0L|C)pnM;ygxqAwPn2KncABM*;dh0 zLTNn1jLq&uj=6AyQU!4!Q9H!;-Duw>Eh|MAR;1-km;lZl4donza4wpobDoUi@?cb@ zEOkIz;Kg6W7=Yqd=qR9a>$hFLr~rwf^0^$8E5x@P z2^P1B6Q{F2R9_Y4jC%}8Vn^<`v_CS}o<%O|(^$kn$QOxIQUCq+?Bh@+fmRc88c78S5s-D^WR$XxvL_(R6OWubJ+AEa<82jU|w z#qFX5UO>_5RnHN%!trMG_RQ#>I46bn9>>~`C)pP{|ZgW(bVR#GC6fdr6R9A z$fX{&IZ@$=qWlBaKA2AJ*vf*nyQ}7q&0AeV@p_cW_c)4_wzF3ddS&j~;CG7{Uk%zI znh0XbIk~)0ZY?GFbxX(DycniWj{JVKhw^G48eDWZS3wzxRZcdJ)KLL!b(ICUCb@n>2tX^( z)>T;;mWd^pfV#dMeIDzqx({{#UlmyxZ#I0bM`&eQcujRf6&Y*Cq?9s8ysk3rkux8T z5^{nK_HA=`d!_KRG)`oH(*oq8s14ox(&L-=(Ae5qRx>dZ(|CSLUuu|-*c1krDyHJq z&QjjrCpL9sd84Mf2%$021SC$y()m5e%ES6sq&wEAz0+0l6vM~^Ou9;Q<;`Rz(p4O1tcnSm9t5Y(f3S!J&AE-J$Z{xYeoiOH6NMY2ok_bJ&C78 zZnD>Y+G7V`Jk$%S)3dXw0J@-F2luFA;*fg3 ztMzXfObGAj^D&smZyAk=dE)QeuhfOHD|73I@h(DDWf z&$y!9mZCNLy`WJ89C#9x=m^PKKe6&oJ5#5Bm%@v8a_IIWm6fSpf{^hmmi^;u?O%?4pXpM#*0SBYSV+93MAOz%KZ`Ce|TTa ztTiM+*(aecFo5*Ug&e?CKEhV#b!!?sKBeblx-4H)U}PC4ioTH#aPpyJ^?>{FhL<(8 z7kZwOjHd_St$1D575Jv`LC5>iB`XPRf^cH0lO%F79MkXcFk<*K9~26YtMd#c^#iRv zu$hXql#zz~$eg04s%_Nc9J4y(9Q7O3`&ca&lAfbZegy_VHKFu+Z7(Z@5ae1*$$eRmc*q#ut)X$W|uk-KF_rMNehat$h!kD1BCAePP6 zVpEiaT;Q)IYA^<)M34_3qgsXv(LOjZ!cdHc{c_IAwZs`5(}pc#yPJU`H}}@3(IW6~VRaUCK^~^H4b3;XfchImC7I&2s*+uHjF)?`c(h59bJL zq6n|(=rWqF1Z4QyiccXn%Mu9issz2kspQnMI%}eZx5f=lX~G}Ee;+wf;)vr%u3xfX zz8a3R$E}Z0N47b^NA|-s06~NL-0+6Q!^a-SRkgKMm2!74fpsGJNgLDXj zN{Hv@KzAuUCPQyr3Qi}0LJc@j^{HJVYOvDd_F4aVvgG*+q_T?P{b|zd3oTyqnJ89s zx^_zq|FY9FZ|*Hf98T``R3wxrnLE)A3I^KyxEVdy0b^8O8$qwD!{5z6{^3LTJAe1V zjkDj}QOW!>&_UaFDUd06P7RG7+XdC5ielRU5?i3z1JJN6CT6b&gz$CPb!Y7%5385U zwaK@jMA)MOu+$CgK?|*76Cuu)~|3@EtPr9QrcU4`c8z^f56`7b;yfS(TJaQq5aubQG}bB zS?_tPFj94KO8~hOTU@Z1<14J+G@&X=m6`JJtCDO)#ZxveFUufjLTd^tvi|%pw3qF_ zmdbq<{I`V+z()zA9J)<5ox;8N$x#ei+7D-WZiP|tDaFad0=$2~*VAa08E8C>Yt!u+ zleVIYpgSwWQQ0K!&xawjEzutc@<;Z_LXCfME4CvxM;2+&f`)@V0}Dk%0!^zB-L5dR z1s@!0ss*#w44W2Za__lf%Ae_%Y$jBqnRRFnYU9(ZEZ60VrK?LnhHPkepfp#9uPl+J zDkK6niW~D!o5^{tH$sfB;y4##8y_|rr0^1>okovNyC{zZH)wND{;_kTu*NBUU|Gih za#7akLLAr?-1pC!0)ZyPnb!0$jxvqchhMfwK%eSWV{Ivd3f8+TGK`LTZZBv)M|;CTRhT zA#qwzW5h4ObGqP+f)^Q>0G*F}W!5@4XI7p^BS{j(J3~)7s!Pa=msFr9YA`8gu?hdO zI~`_60Ck}Kmm`&qwm!jo2cAoi3Jjy2nM3v(=oyIrxU@>kvM6Fp_0yOToUKs#6bYr{ zq|BPzLV&V5oW;Ukc1oZlelp6VtJbP3>xMS};bVyIbDP!L+oldCSL7tkf)gZDxqQs? zXzlG3u?QG19i~Ep4*V&Ob2Ku6mmi%W^@99yZOP|wJgIs=W_eUZ0g|JE5_`eAruqO= z6q~l^9uGDD@Ki_CSfL*5ge7SMh3r;h&Pyy2yyC*__cl`npZgn@6>_VWxmq5zTtYWD$DegIf6CN2{5GIP*8~>``irF(4N3Uo&4rI0@ofiuFM@%`=%l~W zi*N!1V-BZr0|StDtoi{(hUC?MR*QKDnbo27XpNIeFsehG97d1n_CxrrE^NcjrOs(0 zK5$4+NNo4BZq-`BQrsItTfQq-J6~G1z2J-8i@!brUK-Q7>drP-pKyHbPv-yIxWIo7 zFQ+{qSK=?gK?o2=J4f&D9U16PrQ7|=p{xLWDN3K1-fvTdz3no>jt+kFyDNdFeM3kJ zY#@|i#CX+aZhy#z)M@=Mqgtv~9dC1CSM7Ws{fi)1J%|QuPj4MjdF`9393w&6g><2f z;5DDQv42z4$w_S}%~PGl)pC!}O@E(^igoDN@N@Y;lYD zvu50wXeC=%sSPWZ=&6Ei=Hn`3^-HDvJW&=UdQ}ElM&DrcEY1Ir03fs~`|qUiiUc*i zI^fvSND?WE;(58*?7*3n1=Z>nshtnwpc`Q9I@4q<-dRi~QCJkv=EcT}p>}v+YqL0- z&1D1^M`CN0fR}0w1mMh*G!74)Ug}nK;QSRy!56TJ9pK%6E-F-h!jmDhrHj4P1`ERc z@_C6UShSV39;W~gl*Wx4=$+}mtV=Uu{?eaSc(#^@FAer$WUA3yQU2bW=?dq^iCypr2NoU564{N6oeFJ8-b9bX4lKCGl(bLN1T}k zLP&AvHzo7H6*5!H#E#+JmIYT3*>6$W?VJ#+;#KgT0aelw|J@D5X%^X-0Oaz?#`6b% zL8@jY(jjkz1X|#jI?(%p)<}<`^tU6js@zDyryCunga}XO{reN==|dM4tPKcW`W6J) zLc#S8`2V`gF`AXFc;4<`U|h^ms8eKie=Df1_4*;+L_P3GhR6&vr%8{c6)+#y$xVnf zoy_RgC%$IHNkD9uP{89c3 zKmgC!$DOvFo0f|!xsUdzZ+0A~&!vnoCMGYEDtjDzmgk98)Ms9jt`gS4#~A+yWAFT42^ehY?qtWd*-PuLS5<4(yGnbJ^&AEtkwf<%?OR#7 zfd*G3l}|3Z{W99&S7J#?(D@U_Gzd@UKLr{gq*(R8CRMTfC0itjQWmWe`U z6ag9HBVu@?Xt9M-FX-kNq|Ya$Bl;%Kr4aps0-?Uz@YMB_H71xI;~%YY*X85Zdtsl*BsGhu6 z)%o8Mc-F2s|B)!Jx((j{?mTxm+NY~*Lfy{>{+)c`7yiV;OzIuj{{4UV;{M0l@F|C$ zWw=K$Z)?fXRnjQ1rf`Mp84ryDMTcq6SYp&%@d*$e3L#>O3qcq$XZiRG&J5Fj>~YA|~O3?B_`${#GX3AO#gL8uA?0Vz-@X$B518Y|5PTbj|i zFEwHW1sT=xqzskX%4SATi4%_QK)ulY0lZ_L8II+EGeAhikD>1tI#|n4P$Zw|{C5pX zG4ZByfHVS{xqtjVe=O+9KM<|o(AgyZoSJ?=*rci|$&~0eY3JBi2NaB`)Kd1}6EPGL ztX?z$w)RsMZcS=hW-4B4x^#c``-5h|(jZAR0{;}$Mk+x{=)1drP<5ASmTW( zp}f|TIVcNp&+F9?#uPfFjhZMJpNr9*(fDOf#|C#0M@|()lv?uAH#sKdS7AKql~H9dn*LCQxV@A@Yjb z(b41zt749@B2GaHD(T*=tFqaL&oljD6TrR6vBD&@>(ZUt%a-fY3 zOEpgj&fk(Oab&cEfS$A82nQdFR~kb|8$}X*5r`3T=ys1~&uXQc zztzF@1HMISlTSPjlBY$j4X!`Ubg`@BbIO6T>58en8NTW08HFDE+96Bg?H^ZHq4NrL zLqX}_L0+Z*@QrgQv0d9`rG8hF$>1Ju2{R&cTH8+-3OY@%IwPuhC~xQYmy%ZSfN1N?|(3mmb{?DuA=Xs&OQrQ5T9=FP7*trg~vX(M;VUB97mM-V*%zuT_Vdb}z+IWn$o$oW zc7oD@9j@i+%=v?Af6EL{m3Rdwd!)B9*X53I zU0plPXJ;Hy~!2fli@IM}e?4TJC`#ns4t-`ljt}VlFoA>5_yzRO> zNI!XPs#lyvc*Wl<*=-3J^>F+M(-5hvu755XKa=h%nE@4h%}}@gN^zE~@~w zql`F$$_U4xSLS<8rUyV4v5PfdN6?n8O)&A@*?AhN$enRAN0|DlOPy5GoU6wKtc$rB z)>`{N_O>mOdjLhPJ;@X@kvkxmePD&2g%u-GalOC8r-6;E-bgmc&WmVZxCGkcgS$g* zm4G3RU|1%G#3jV}%b4pwR_6-mmNmWB;D?(t@FThv|SZf&2(x6kBph?QT|Z{=0&9awN)pd ze5o|YFQ~VRueylz?O?tj*LQQ9DRKwDC15EcM&uC?k7-c%fFnGwlyis47lcZWlX{yvl00pG?aE8!ws0aBF=hVl5pfNBR$;{b@i_ z|E<|nC2GP?8xdZnKcm}Bp)OycPp}_`IZcV4J7_^MQ6C>9x- zMCy#}*fv+X0#!JFi<0{g9Q(X7kn2ZJ=~1II@E);;*%+c4DU%SLQO9!bGq@TMiJ-D3WEgvYv%u(xPB_ z0PLmR;Nq!rbG6KR#eeTDN@Y*PFaPsKds_+ns@o}n6AvtmB;G|zT>$*CkReg{&N-0c zgtCY2W!Ush`dKn+04dY(NabTLl{yLT&WG#;~XvVCfBXfZ%XnHEy5+>zmP zlqwWYxwSDPWYkfc7EAwjWaSB7K<>JyYE?N^1FzrSKk&$*yP>mW2F)@{@>l%H`xSL$ zhnnyby&m`7aBKoAn(^c(M*N_Z;^*sQPZ@-&jM>~2-}DDk2bH+$^Q-6O@g^bF``%GL z^qnne2UemXr>x#~&*;{|B`yUGf}@6}g!MlEE%hIup(lUIdisU4m{^Le$WGYgBr9W4hRLzddukeAH@^7D1ua*^l#1dupq8;6vkfQ zNFn}6apZBUZ*6>O&dVy$pHFGM$+5)bpsBL}sBmEQ*l<8QC2W0G^0&&A_#Va{kqoDq3ILaz8T4XR12 zpj%4k*s}%|A~OC>y(Cn`DwD)kG#01M4+=CMDFp>@>Sk%}GR}s`$;H+vk8S#5wv387 zNfXxiU1y2y=+H*W7zYig##6&cAsTMle^54f7AgFNK?pc`9tt%j)IoNG%5bJ^lM~Ka zPfmB;(|L>Bz2*U0dzhf-5A-3Vbrz3qLn5*dCLM{t5UpzFeG;lMg%jU8SO<2;UsyN? zq){lKC=vseItuyrW5at${i{mH$m@!25t4D)C0Z5-nCu3gqLEZQHiPiArKZ1K#>Z=U zq^{S{bA$_gbAg!?Ti_MBON7zqhlxfD8_J6GrZ`0-UjTVqp$<@1DzHaQ>*}(?cCzoV z?)vC4j#Rit@-B&^LYVM~->_eab|KY6iZd>UYP-R#r698#50pNfuzQd{L4rF6ps?p; z#w(2?1GRtqYPyf)<+JWex0_w$&#JgBVca3oaRt4}Vk~1zY(hc0Lq)TR+o>#`vIceS2@0^lsTNitCw4q}d3-Q&AXn-@Hcv>l}QhDKrPqjZ6llp0Q*Lys|agg!ZWrI^du6DNa{S90w#S zWCA61)Lv-kY{?l8=4P6=HwGHx-wI9g2&l@fz}{vORQsTU;@bfEc`7X1efDQx6=IUY zmty3AbCT&Ndz3=%NS@_u!COZ%4rx1rpG{~j`argC=iGj{>>NCh?6SVs#>d}gqv>?8 z>?a)#Io2ib4%W^wbO`;+osSjGvNqiZR*Weu9f_cuf6Diua9%cWp?amA%V{zXb7OPk zvP9)0U9`M5sIvX2)@7KiJ_!x}p3OC)lsCNM|N2hz#ko|WgBsW!IlG%NJcSd6Ubj_y zeth>RT zuv;N$Eq}AEcBef$kW8U{{L970P)oz{UyB;i%17qjcYiI`yMdRie@Rq`-?mRoggr78 zcGfo*Kkr6fI~GR*lUJo2vz2Gr9BD-uJ6*tV)n?%t1tU)}j^%RUsl$eg1UY=Fz$M}E4|Muj$}xmogyloJK>-r2 zjP+ep1U9cJQDKpg0^oMB(2|HR>|3?gf;0yuk!Yda&LPt7J;@mfXm#2~Y2y$803MMr zIaGjKSjh@ps+iNZMw>Vxz|w5eW*Qb*@x?gaJXGQN{D*Sq8VAW?9y>0_z38Dfj{ub1 zrV1+csK=plXV3{}?G91UK1R+Aj)uci2=(Fs z`~(Pj2+iM>Z3#DUv@w7QMndbXP)pHp4A{B9D%qmR02k+Z65C|7)5MP))45Bub)r#o zw<*BWwA*Ed@jVC^qa3Ib3R#X?k0OQ|Z~FsQq^1G@*Fh=)#v4Sb67OA>*|cu>-6h*g z&i`*a&7>slFY=d(|M?v-ILJYX`QR+|Whx7f8$|egV)jpvcH4v{QzS+oFH&j%XYuL$ z`wx`pOCJD#ro>z`&M_H|a@8h$gReuX7e=);IM&iYe zn&+%pK0}&)(WYRJ5W-93MJLWW9TL?EAprZ4MDih*p~3GL@NlYgpxaMn(bkVS;JYiN zN?xKNV7Usi?UIh+8xu`3$n?lUiS&dD8vRmfoO!bOMw(*oPw@qW2EA^-)0|)Pa$c+q zcu|f>^lVDgr8O`0hb4~D0Tx}72aRF)ZBV3;CQ9hX-$Wx+TTx=R`B=-u)erBzvv~OQ zx8D;Re|AMq0Esdh(CsakuZn4ZH!0;dEVmw!HEIV5Qz~J1k%d(W+dozNUpV@VI`^Lcs%@Bpj+Q;JTlRM)6k- zjFK9JC6GfgqId<$|LWi2GZ3xb=l=7iCxU4EHfWy?mrmit+{`6#&G#V=XYE#UOj-YwPoTvw~ zz6XEC#vn2s%f#5~%u>0Rv8mtq_^9AcU4$ejlhkKmuoWdICko;E@TX#CEIP%qcD8~+ z1P`p8REoh3^cY@a1!x~RL#<@mbwilM*8lsg7)Dc@C~amVdR|b=f{=rB1_QO;=S6)> z_v+cWi9#SX#rg>q! z&Qj6JNk^K9}!55y)JV1ZqmHW671gx}9ux zxX=n6?v;;_%vMJT#8^1W31|K|WnUIU$rW1dS&hhBH~^mdlF;UAwyQmePJD@~HJpwqfY> znLtXKP>i(?$txlv$BZazsLp|=sV0X~wP36|5K*A_Emx?o$ugv)O&Pfe>mmxpQ9QvY zz)_K*s#2u6C{G(qgLC;RyCNS55e^e3%4dNPf`w4bqk|`2oe7wzSjUU_>Vqy%dDqZkjz;v(!-zkFwq4>#+|Pvp4e)asP}s$04Y5;38dNrks4w7Bq?qkPD_Z)#Whdx zbm(ID_l82{B(*>?A`2O*#1E?YOFV=RzCS8H%0`U(=X|`x%)nAHT@s1;MlUvCes30T|xX2s))| zlr48?PBQ1g3wA{a$ulk}?Sp4y5+kH_zpkG=s87=?B93M;hm?b>#Rtxz8nbgjL$wCI zDxm=0?Lm`hSlP=3e}>VZFiugDPQ=S4N3`vD!73DF#m$5rF^Rr#g<@)j4Er)R@dkQX z#y$)iZ}3Zkd5iqgtGAA*sXZ^!8 z(CZmrn*R0hXoN8lam4;Rm*PgQwlsgldVM(0D@7(z*1KYyS7^B*Q;zn_`Q`)1!}VKK zPllRvbQ;-^23}EB`^uj8$Xc>w>X@nGN~vQM`5{^mm+-XZ>``nbPBE(7*MpURr$TH` zDxeytnN(Gh-;unR`11ok5lJJnFXmi+Q(V|5v(PC#!zTK^c3{D%yplP(K@^UBJ}Da~ zs5gH|re79H+-X;AJ7g$kcDnX@MkSf)iAwW=BN!Qc_gC2Dqzyo%#NgzU;WiSSJl6dj_L!IdqGpIGF$0etJRFZp7z#FaO@s%{QHBBFi9mZwmkCn z7vKBd1JAioB$S{>Y9^S1P>IW`=YY&vVW*s3_lE02Uyduv0^e?v=}It3JGX$OHvw;m zl_Cs8DgNI7VIFGz>$b_W?lq2PUhjl<7&02i}hEHsUNv2n96um37f*@Nhf~4)Ife^EyK1SWKg5-DP#(|f=ZRO%`JH7MB}UZ zQt%3sPyREa(gdc=ED$&>A|?;-@z9Hj<*2(GiAlT!xRExIp==5$+99JV(q6_t2x%4j zCq-fQZGLShEl$s>yH zyLLqR3`?nubw5l+)nW`Gbi2HHs8(S!%r)w8X79t?_(`D`mbi@PksT5En>Ch`J-GIJ zDMgx3DKP)g7*d^zv@jseZngYTi$ytw-s+|Zcz9o{O=~7UvNZg=l~HtNKE+Y45a~y| z#OS(2WRkbYqOImW)bI7W|8wfLDp6pqPZUWbKUm2t{QFc_h8P#j5%f%}jBiw;x6)$l zT40Sxq2FgtlDRUKRBYBtgWsT%{eb?rH|g>W+dIyowVWsvBYag3B$b9R$ckEq6}P6X z?2Q_%rEKbBSQ#RNeIxa6jSXw7)M@5F4foa?K3ry`np=)WZxe(HjZRp{P{$w-19N(0 z79$8A98rc8q1{uR+>74X!6l@3&N6!8l&r(^iB{u_D+MTR0eJF#@TRcc2^%)hICZ2h zu7zT2+nfzr`_OQtE=FXFrp@bz?nk*eL%@A_+n#fFM&4hK&7j_*{p#JB5PWuqnbY~j z!d9(PpZ!y+)L!obysfeNg=;wd+yFM0Np%i2BN&%+bDU|fRy1=>dF(9{Kca8BFL&Df z+%`LKs)_W)xn>fH%tP26%@v$_5o5gSzvEI`Gl4=YSjVE3Q5KYcYx41Eo2{U{f=yDE z313Z8%b;Jr`%!%m-}=L}Tbq6EjVdrx1NjIv?giD=2l36Zk64qRf7Endlc^tsVKzK3 zF2*MCbu_~eo7+lv& zvN4Z&KkxYj;F~5`*2Ostbmq56<)_RGSv|JEn@J>e3mUO%yq#I|t zxbBc=xXD82_Q+ji_H7N$waWkPtrSgp7KVzl?fGjIvFyTSr!%k@HQ-|x__o_K%Bj@* zOI~{&#cFn|ozn zCcBmXaNJjCjJ5&1jP%)Jg!<{F#~b!vxw(@Eo2y^e?xh*QvbyK!k1s@m~m+06u79;GgY@ z3%e69@$gP9GQ~>$&H@3ba3|INQbZ88WMT!QDWKn#p{Aqj5IB^F=4Yg{y*kizMZdJR zuplZIZ4zAXgGdE?CoMWJhVB;TVmzVrIlh6QX${@C%7SBHZYkpDzWyu>IS6jV6pmn{ zLh|B=G|#&RPqzhs_Ko+x#cV|T>UP~QS~Tbqm@INp>`}2&f%6Ow^!l4Ghh}Nh$YIN& zgWIxNn1gugMqwh)Gn&45EZL7PfH6R3^t~Fr)R7h?j|+ z#Xd<8FClY1?0v~I-KspSX*KQU9Km^n400$E8wWLU8C_wi1Y*nGL5p6SOri&aPQ}y< zT{2))D1y#m$h08A#ncEz9Qf?Nz4d;^x`&gZ+6vwPsXWOM8jdg?Z04Ev!oKm734HJv z469zN#A#_Z{5Azcl*0DuEUsBW;|(SkROGkeA|#{TpBC=Y7Ml{VlBhmAY!@0BZK<9f zWgv#ZOoLRW@T^Qm7Qr9jyH$5V_i|s_>KQDf>r88ccF-dhJh`f$=j&4Jen^XY*B&aPNCvr6QL;fL}C_v z{k43&rcX00TQT$rjSSx%(;PhP#GJJFNHk`xb)v*~^_i zjS#xE!ImQYEtzI)Cq`TUlW!Vo>O^dh_OOyzVK$hZBLRut6RWI`H`&OfKV;Iq@r;T1 zzXxd=?q}tGN+YJOW>Cyk<#6XRyO8`ayaw%rgEJlj71JBAhi1X8CRZMuaU00D$(&Q> z#1!Yi8fcvWr&ogV*gtpA*$6|Ox&e;05{C{{|N1R6ECcq3tTgQ-rYM!g|O#V4mi4{NH@ZYiJ`Atej&dnJn8OiA{4d0?_tQs{z+6 zJUa<{YfZHFr^#Hi_z}W=Fz5`zBO4ar2v%6N@}q`>W2l6a*J!RLe811@|HT5h`ijdF z0fe8gD^GpuT7Szm*aQvbYarzWMl94NMsS!35yDT%c&LdK3f-nLsV?+bR|^@8`u>%2>cr#r-n9PCa^RDS3SGD7@b$0#vvY(gft66VOkH_uIc(1@B>dw!yr}22+q*XIN zq0i}`JIj07^c}4OeO;fCFEpJ+k6-`axW4~mQV;H(z-B2LK>=PVL3F_y@%uk4u37># zg&5)@LLb*|-Z>ovKIm{vj9omLlZ9Q;weUPjcO1`VE=kt0_61zuW$UY40Si4cnsun1 zbi?F|WN?N+(0L&QS%)MLpogYl<_n-jriM{~_5J%i-)$Vq86I?8izd(uQZuHhcFwIv zMQg?HJVmA?HO<^dBfB!TYFVtZR!!=`Gu&Nglj9;292>aCUk{f2l|qyvwU5^4TPcSR zJ+MVV#Sg&S4(?fY^5zt-&{aR+-XNTljYo&4U>U5weyg zGHVHnmS7wXhjhf%4D?J^i;-w{W#7D`?uWjsU+6USbo7%<6rK7OD|GobsCIStwO4xI z0|Iyc3KaXv_Be-5`h<32l4<8Z+#f?deb+Q^o^h{ti?%go18z2NZ3qj(0$lX_3#ctP zP`4oDVp!w6Li%8pG}RKGJb` z9G002!QJs&bw#Y4^yQrhqS*O+AG9)R$?BKMH40{^HtX-{s>PY4H`ERNjqY6C>bAL3 zp5}4TuRw+hpBOHHz6i=B09Y%{Xf_4eaAT{r)ct~24)n=zi96G`W3x*G+py;WIsW+H zd1UV|G@I?$I}_=!IpfskaRJZvTMN!1z*3Wab+XuAeQ-le^x$wc$-xTAZNj!o%ZjQ=p&&ejJT%vR{ODB>W1+HqoqW@BR%(+pRnGETA zhJHTJc{t^}t7mX4`$D(Mge_EMlPER=4aX0o`yA;l64PKXsDxH-?w#qhT{<%Uy;gOE zZ%P%;eJ1n|vAfWTX+;F`MtK>EZMz?PCG`;>#GxTUM%2OX^16H~9veBsW-UrGIFkCB zJRXgliF86JAJOY~FW?#?{R@0t>}yo!%S+m;e>=4v0pN8)$auC5zMi~_24(+?@EcL8 z3enSj`2+d0+*%Q|%4BMNb`{W^M+*22{Ei3X%qO0@gz~r~p>i0jKY?vI?g%MMQ));%WB3*GcuVw|Y6?({XlJsdsD{ZFF;zES zIw{r?nP@-{0XVlQd$%XxfxM>qYOm_5(u5}p>ZBVhA;2G4ljG=*Q}80ovuzDQbyA4? zf8KG>JmBpgSZg=0OcL56V%Q8dK43;i%vc$4tuBPW(?2TK;5iPr9h{O z&y=60c7@Y+N=bEc>c!~ewb8E(xjl5(pR{{35iJ>5c!u;`CtA z@BXXmqfEs5)iz!skR=j9{N5z5q1mU%By;wZ$zd?*(X0szJ*N@kwu^npXquOz@2r$$ z{vlLoJyOOG;X7AU?3$HH}EfXh4ZB?=&otJAyG(UwxxVZkVAge%5u<7rBV6k&_HtXoj^J zLb;!w*aIPBu{7&Q?t_WT9~!8qcx=LScC;cOx{GCQb>Gv4*fQ}TB>HREGlC(zN=cBq z`FQcMNgviWsQXZ|J*l`bTeCb-ydpTJFQFSthlXScS*1_W84Fq=5qYmzC-+bFi6YFX z#`$s^VY?mq1C z)62Q9Ts%r;qTvrwN9DY|A0$FW2Mslqeo>rSHeYviNT89)PqT6LSL2J|v-)V$aR9BQ z@JNO27vzZ4A~UkBow7`zf3frhMfEB8+p1nkYO89RPG<_57$r(kGDtx)%_$3epWzG{ zWzZ>T_&UGMeoL1|p}vjq3L?g(jxaGsXO$5bpk|GLW2O>#r(F;`TUfr~ITGw%$_887 zO8j+}duJ5E*`xwkyO>NqoPR>a6Elu^ju*GeCABQf0m4IImqV8&3$e#c<(JiZuT%wM zk@ekb(Y?=1#E$*T<)Q3Z0TT&XcF~MmWIyWySm-?ggzU-^_cZv+pD7B-J~7+OSM-L) z2GXT6Y!C(gNmHJB!9GfZUlXZ$62l3#OQLmQqp&Rfbb_F1F|L6kVHWx{0kzLBVL7=e zV%k^jFKHy7%9!`Ul)Yo}LJG`fAAA!GL9$EojuY7U654jtimh_Ywc}fA>Ne&jt4V8{ z-*QLI8l5qwDAXx>9^|~S^~CWp`h!ry(-Euc2T5yfwnq?dIHJoPO06-RdH49tCOtGH z=fepmjtr8wi0CrmtW)l-L4ybhhdue;o8k_k&an*m9h7|PJb1I-mHumd#2m^AGYB=rA?h<}3^W4#^wAcNkb-MYIdB(jCb{N(9;jRUD7h_#l zjksUqs@S)yW^v%Dz9AI@a)7V;6!yPMZPvFtbl1OEq63u&b%8_6nX@&*;;9b^h+-ol zzKbO@L>XBJ-;6a8sImyhP6*oFbB^i$mgw2OLmm6NK|mek9mjlw2a%`6?`Q78Tgc!q_GavrByA64(D-Xf?}t%W1@N4ZEDV?pKa2 z?B`ehP9q|0fB&b`VB`TB-(=zH?cHEW8%E>CW&27OW8G9e6pU_`U;~H`=3Z^JsUq%q zen-YgjPDLX#Lb?A%5$qkt zzBWB;A~MtCu>UG5(*9F&*MF^e-%!oqJSmIDymX4`TOGM_C{qUEwW$lCC9TnBHIpZ% zm}9$jN>NZIV^%rRRFy*VlpnVsGXUWKllO|%WGj!V|H}Nh4TRn7FRkm?n8-J<=bbeb z+Gx}G^#FRKp3g_liQOTY!XfXST%D0?;6({aJ?kJ`<@*tPU_OIQ}g2rRY zY~2{m)7$-=%Zp7Xb z20wg=$yY#5>$+$|UPM_^*>~38WjTQ@oLb!1oGNyEfJkt5ZhWBTa8tO+vckH-%6AGz zQ}^eU2acM%X2rDWa|+Ej)Xl~w!w2CNO1%=LARZ%~Ci1=tNMmbt4rHTo&$60yToZx~ zSL|c0*;y4*bqE-PT8MV;6(7Z9MuJT{{WGDyJrW%$VTY<;;oZ>XvXK0OxnIwbX`}x+ z%cb4JbuH)0lZE$GO@UPCn)((?%Fh-m!8o&8)VHnU%vpFXT582x`4jO5)mcw_suGz1 zLH$NGeOh$OXdWDcE|PggrpS$AUq^;ij?>rWx?~FsQ+r3{`)YNnD$8=t>b9;r$Xl)$ z5!MkZEHlt9Q4DSVWr4)k<&?F_%2kFcWtbG~-*{r#A~Fj)Vn-s`xQ(4ib2cj7h@0_K zpO@+C2}P8UV-8@aad&sM6?hMetv0c83hH(GY0m^6L;Gz%yIZOEs<%QEE;miDLh=cM zU!2Q+M{*V2i0vR^Z-8+qmpegnO_P)q$fQ)O3|H4mfCiSfEzj`Vn`00;!;GGW7x1jj z*q|MjoYMfgBnWvKS6}ONTd}2~SKK?~g%KBW6Trywu#ghVQ2~hwmjU0?w4`#6w#KoF zgHX^%v$pl_hQI;U-Z5?*{e4tTKm)6)2R^37^q7fPQrzA52RBtlFE7Jdy~@uos6{x4OA$o7oVnTo(KqeJN$SY~?NfoY#5c`0Gxqa~*73njc#Jmvb~A#ltDoVa zOVle49=M~}JVu|^x2&MwM*8Qft>y3c{uhL6kkp3 zS2mXfkTWz00l9P&i05mV;)-a$gi{{WnqDC4v-IAlBv>sO&@rj%-mGdH+kB=oS*N{ zE{97v*Azlo#qIyFbn1!}#fqBE3=9VUu^gXW-syT|r*GnRVoyj=dB_-@zH)Nfr15&Y z_Z8-sGQ4gr$$CB-)2>lz%HR3;;@spTILs;>h@6dDk)ItzYvuZ%HhurI3v@PsSj@~~ zq|Wjd*M8ef5$2!k?tR3d>Wf6+8nbtHvU`}bgnou+<`6x+JMU^;fyL~W?(67W1hz`3 zm>G{tvipRTWHdw(wA<7cjXB@sLF33drsXI%SY$2QKNhaYD*vG?oyDFOE`-M?Z_Z6U zx3RC&S0w07YpplVZULv_e??t`YL7gpk62#snx+eY;x)Iic8U-yDMph^au@4(6;f#68;WYb--*&Q9wj$YqrIVI{f`pH}m89PtvmMwsg z)o;GlV5D@E?k%{5rA0CPCR225a8F0Lg#{zb&j3*v|DWGBgR7x=MNkU+UR zYpV|@790!cvn4*`QYJ?H$zdEa@*n_`<~8e+Q%**DFlsxTs#lRqV%Zs}ol1}^N9U2& zm{Sk4!ze7g5S9Ec<{wl?NPb8b?rxZEL8`X9+*qW)&qVg608dlv1Fh9oKV*cY0Fkg+ zLa2l+L|;nosqY%(FGe}H+Qha}#*F&VKb0+N2HO?I(4FIn03;W|?)uU3`TpIW;RTV>6j z8lOhL%(gM2W=nP6ARmLs)onqQA!-0fr9@iQ3E&EBf~>5hv`t>h^ii{1fC6kiV7@;Hn#L8M8;E92qF4Y;6;@n!ETf_x(=0ae!&8Uxh6D=D>QG!gUJ z;?DVCuJ=BS+bD^xqmwqJU{^arh?3c{L-_E6c((YlwnjDzb$uas&!DE~QtEO+As$#1 zfO5LI#Blx6sn4%d`&IRgPE{ruYD{%^yEIKlzU6XAXT;(S*W9l?I4U!qwOD4$N>JFy zEP=s|gZPb^_rZVG&{04?hHp8&-|d2U)IG{G_Pf=Y4F6@`EO1<$y)ycD>#xMW%QQ`M zaGsuG+-t=l<%wnSdbFy8_wSAUu1XS-89`PZw6Epe`LWvV}>XOV53RZm^ie$ypc+76? zquv^lqOD{<=~((NkqCvDqi%64AQKAOI=+kP+_waMkj2_gni_sD-V=8>OYB>U^Zybv z)ZVVum_Sz9v)@&i-B3Q_zsqtx*Sje(Z64$v_C^%cd;r85ZMPzjmvanbNeB;SK7N=eTJ~FPuk|)JnYo7BI$Cv&8G4B39=ilHn z1U$8-uZ&}C)0>S~stt9<5IAc~UFX9sU@1#HdQLlKvqo~9{j?0jb+D9u^kF;5R)G4I zPq|0Vq#3OPm!O2hQ3uI^Vd)TNw?KeZkiWy4gW-8AEPghka!ny`(T5MSpVZ( zxr@LZg!}_udq*+JH(1r0)UNiyb7@c)o}HZ$K8m!%X7g%l31Zu8Q#Li8UAv|bK@7fO zV%y~2Pf(+bDeQ`Y)He8Cr#oxuI7;JA${p<-!W#4|F_ra|vTA+ULGh5BXs6OVDr5I1 zYUJn+&!6cYl%SsojZs&(hyGI%{uhBX2rlelOhpue^|yWy%3mBD3mTh~DQyMDv7D2! zbg@Elu8CdjOsWSle_O&KpQ$ywdlZ$~eS3Eby)U^^E6Yqeg7Cxk>X6Zh8tphG$mgkI z01F4>RLe8>(+@5Pmc@fDlQTmokbE z`yv>Ypz~6$AkR$08jWHEJUQR_wX?S*ZjzxFo*MGADqq>?lrj}iXHHfiow?@k@LHBL z+aqe1IWuS3vx;PFMke+<5)B48i8Uc(xW~G6j0It%LOm;Rsw-Viq#=SAY`lQsDqRk*dO;Ol5T3)n-dpQ5>i8_sTs_vE`@8}m(nv(6o@5G zw7)<-L{h!*&q!H=U^mA3a0z@N*-7q|q{yB9d3803z4NbSNNd0wab%JM?nsOlUyJ-+ zsIzjz5Kt+50;Rqq5Az8X7=RRS#|JOfkc-3{Gf}YaM)vb}7S546TL-gsL46Rsf_sEC z6ON8{ew?b0Zc)%i+SrT2mX1L{Zz6Yjm{>t9@nBooCQOE>m;F7Kvcvt?r7c$IaZ9?$ zlZxWXN`oZQrLE;ZgUD>w44jR~BAep30U1ZiOv_wH78X3Hr*h1l{t-o&1FDQ5&FT?J z|Bh(lqTm`4Vq?)?v8e@*CAABj>M8-#rCnDXWzhHa9T4tg&J91WjL{P>!Mjrbfe4VqbPcbk1)rlXRbX@M zd}6G6RKFBdJm=M*|I8hh2DE-tCpJC=zk=XmTM-IMeK9jeH&NXdgS9o1;Pk=K5Z~{HB-fD&?^|?R6LvP6_GsuIR5Z3GE(ZUeODEadYQ)jRRYX zPE$o+od%YoPYqjUqcp5qc&7bGSZ9PrPIn~hUm;7z6Ad-&vy!Z^RMHNcLAhu$qLpKy zVrm@CuZGfNk3srzLf&*Mc!(URychw1>BeX=vvLj{uJ1PKWZrcHcAb4FA=76I*f{c| zv~V$U^g{59vIfu5A(E&@oI8f4SygxpZBzFGB=5{3bu8UK+fC=nqGp6W}ndY zqx%MJsZ_C})0Hnhii9Ner`m9ZH>glz`)ivc6_=)1us%q#~V|bkYUnaY#bOo$+%!>sEQ)O!|k}3=b<2~ef zQQMV>oXM~(X$6`5r;ON{o9a{03?`BRtAeV4$<}AnKWG9UGU3#;MAB6-5O5 z9boH2BZ%lt4)MW3-W8qmy8Hqr8I9xNRuGG^ONlu%?Hb@xvaiiMNr+*cMO(DJhQQy@ zr-r_7Sq0OV6-6@~pO?rm1-%b;vFrjk@U{i5=&i2YS3;I41>y69{q&EdBFjl}&uwz@ zAg9DF5CCQURf;%{F&{ryG3!t*!jn`B<{u)AX$}u-*LeCu8SX+}XNSIz7gqa8DMN2RZG-R#eJlGBP^G<;$_rHT zX(1CK!^9~JiaJ4|tqT=sen?Y?T8*p}kt%@{TDDdg%CB7`CLX(A3fx467;zJKYc}L{ zy=E@0h`CS6*nVg}z+x103FnNK&8p58iq2Pa0&!omVEHb%J4B!2^p{Zk#68tcofE=x zMWri4p`3~&)#jH3^RHYpP zl`KmUG+S}^(FU#bit%%P-oPmKJ(b8i6)MVLb^{@8&M}hes~;V6z>I_y_&kxKbpfi# zh?|QQ)s4$=peIed@?ZH-t+I)1njRfc1>m0y{7Jc-*P;EolZsoYlj(Q&pO<%~Cm!*UpE$My7WVbv zPpE4r#2W28#!-KGUc+h1WSzIO+I;&}@V5x31KSl`|^#nOBjJ3yZ%2Nc%48u01r zc1Zl#kunzsUE%ie%*SFTyI^I$vM<-O z=h)Hx8#CYHH7*DEZ3Q3h0{)#pvY*ya?iZN%fj0&Fwhfs>hFuPK2Y22XLhp_F@lSSQ z?HStIa63ZJtM-+YS|Z&-qLcgoKL?HfQh3{~P$dI$miBrkqFB zbIm!{-=MnlaV={KbJN)s^mW&|W7oo5)<$Y}0@S!ufEtQ&3)UP`R%&euaIrttFYD1m z*|UDqFk7+SSgU3|>^5EQA*QP{cnni|Q=xkpn6fcbyyN4@tM2&_OF(gOT&(dC&Q3eb z5|H#;nWb!rQVrvMqYT82We`2W&9(}}I1mm(Hpj>&uvftT07y)4l>c}E-(Of*-I~B+ zAI@FYL%zg9aRt#5ruT-|snfF2z=W6u;z?u0`ldoTJ|9RtCTLseTeECy#! z1OpZ~@PWe|(eMF?IU7TR0S{-FA4Q&B{8)+j=dwEWk~pcMu12RPFK4#OJiHZkT^nlR zm5>}8!`xgY7vY2pcjDL#86oAKHfvS0*A#$toN`G2xUBX7=g&~8ESgkMcV{3`wn0`- z#2p0Z+xki$4%EeoH)Af3AxHHyqyuyGTnf6V;iwa=5-x8x%n7G{X=(Pb&QDs10bxRS zn@u%D$50bIm5+Ktx??@>7MSPy?ox`y`V6~^oVew_5T>F1ITcjXV%N(KlSsoRciinQ z#VdGVXIOyQtt*ow?|!@{c0I!jeTu2QZ&^I3R%<;dEg)HXd4SWg3zTjAME2vgSebZ@ zjcjm!Z3qcH%5-9P46Z?BQl;NL{1@I*pHKPpbX#pm_H9i=tm~U!cMVaCG!17X!O%RY zJXVi{5RxqV0bzL9%Veu`ALvteS4noyz$KZ-|4h_P0W&l2ih34iFOkXay4^o}@;&b9 zGg;&a_jp;vfEGpcFM=m3+n^G^9r^o8A`izQoewlJ`bX)xzWR{PHd!>OpoSk2i>~+3 zX4yvS9-fMDQ^Mq_4rPA&u&Ki8&z-?2%0aH4H5dQDngzcjsJ? zleMW`zHHjXPDUkC9+q#$is*ayrdLZ-MrV-&o0A`*rTE$k!M>nF$T?;?t1aOtb)W}8 z4#>e<^%N_vo?cxk%2@z>h*z#Diw}%t$U36Echp)iZsE>8P?=nog^s|htc5HR8vXrQ zJh|yCvssx4jPPyDOOH=^|97VObr?cwjysFdTHdE?*}3NY^s(ccXHIqHYi zcZ9l^82@8%V13A$jze-tG$PJ-t%5?Ba#P?t%;SDvj1yc&^p8HbBGlC10n9s*NaS3I zNwz7~DC+BRhjA~e@Yq^Aq-W(pi)f$ zSSgog{=ra|?y5jOaS9oG)5v`n_Q~czAImT9ctT>NH9|C*qFUF{R}MvdH^zh+qAI%$ zgu-%7fVR<{=*9 z)C>2yjd(`F#nTsmFZYto)Yu0&54Jv;I{$<_w5AgdA zVPJKmtyNv2j9>Ya(M>8)dI|n&AJ4Gs&(h0AEcaohn%c(zX?ul`AB3^XH1GbT129?2 z`=3s}a&#<3Y1XFH*rDoJ6%Qd4CV*haEF3e&N#_D$8cEleR~=9 zB|k8?Lsgf2%J;N-hK|KaoO%8fv^mf?PUYsim}^5I)}R(Yx)4Q^DxxqeZtk)T(YjF{V zlD>;a&#gwSjoemqjGrlLdM9`VJW=Mn13*I`H6PF3$_UTE!34dR#WT_JLr-Q>-T7mQ zY{A61C(QGEg^NbD7r3gy#8V;V3YvZ`=1CeCFb4Na9w$#=^1-C*!+JB?z;=&+%Ge2n z0=4AO2G0(~5)@*3{;LF?j748-_!VOFPthjQ$7ou$W3CH2n4)?h+cN9DK!H5hk?k5J zwcVMj=gXGqin{SR{VK-EvR#SN0PITZT0y}mN6=Gv$daEI3TN~`;JaHq9c)^J=9}HX zP;Yuuu*3&U>HY$@Y{IeU9H7FVS4+DD##h`%h8_EQJv2i;kpXw)PTQY9fyBp1);dVI z0_izn1m5q(@*=icV~cTHD1~_E?)`#B;s4TOas3&V{xc~3GpDb1_}%g8_S&gz?r-oa zuGZL$?7d`%Q%Et~6!o=`ls#uR6LR>(r?uu}ctR0UVHfV=qjUSW+sH&L$NPG2v}1`D z#AdN4cRqEFNOQua<{*p;xp*7@Q~@Ow7X_>5B|LPQUBsd9x753(D9Xk8r);CmTSIyR9ErHreh`)qi z&Yv9_WxMIU|6S=M-ZP(_w; z57g0#<%*|*W!%J-)O=}TA)=Nu!nm$4!Q6Qw)U|xbF(5F4=GW`G;~)q=bfg|fS4P0+ zN;Z?}p&B)R!dw3xrv7(0UnHxyTO8E*q_xxL9Hx=hk?J_fNCUwhM7%v-Vl7dnM{))i)KikpL&(^4roy62E<)0W|J z36TN6LAd0Lb@ce!jT{+>b?dKjt+;X})R-+Y%Yo+c~dR~0Ppm~;Jqhr+Ra3!1#MAd4NT`I8j*Cr6W) zy@J}HYZc^J^`S@W8IS-0EBY2UvO@NK>K-G9?J$kv{ZS1!`K|Abb2&F7?cZ5>f~PsD zt0|=`e(H%4-VCi>NX#~UMzTpUA{PpMtApn5;j2h&6C7PI2(aI3j%dx3I~00*_TO0R zCY(A{{WbCbX?OWAb=Y0jjjPsO-&q34cCsi$&Du{PGYZ=GMBp5Zx_w~6=UBk;XA*7m z-?hL?p*Pj8&+n1xMKr!I8IeJQ_mB`E)TQ-tA<-zFI$FUWK--kifwE)p@#!V7zWcOs zfxhVvVivfxb>$Q04dVPxQ4F^);hIYECs)&!yM|4aQ+3%at);EHzZqU9A09V%R;d|9aNVzZP9umkm{j-Y)5OC*-hbPC(y&TtnlVfYL;} zvy+=j9UzPYkXcdk842@Rj;F6UL!LviSDzHlwGfm=-c?{AKeEcw|N4AA0Yypr9KaZb zxa_R_x=6lbpQlRE!(?2fq8dpXoicn9(^#N=RhTh&r0VU30AZ&$=VQ#5Hi z3b31`Ro8kRXf@cny9+Jo;45rMq?r8=Q$6%U&cr2rT&-+imt@@9wl9goc|T;rbns7e z!^|%l^B};4??#C=X_RegwkpR6imZal;PPtJK$<dK$TwfD9klKi`3#`Suzt4= zd&a9m`k_A*ahfebtlyXhh>7551W;*&{Kavl1bv0>B#5Hx$v`sm162<@ibSWE8H-p9 zELff@tQwQne^ayCU z+CG)J?@&6~u|G3#*1+tSd;zDsN8ZSk-=rU;Sj|n$cwX}YFhyl>t|{D!hNzYD0{B-_ zfqhL%Cj@&eUP1ScR*pMQn=1>`)`*bLTg~WVu6V&FHN4)MjAUG#K}L-*u!uuPyYDnE zHi+TjDne*0ohqn`drUQc5V2X$m&c$k0Pn^$qRVFFQ@qRakjA`>7r3wY_nbzn(@YIEQ8w&mF1bOdcfeR>L@rXLEn&eLLuSx!A6NM;-FL)La>-eN}HV+{dvv zU5qn2I6L$CKn@A7I#zfa>r;K3qn7ePJo;6=E7HDmc48Ft8TPs8jPp(EVspBwAo7Za zBjuyxt+q+%@6uh{lOHn-HPLR~sG&xf;ZhGz-rxVY`(6?n0!`g_we_s0-(BrWsAOSW zWv8*?WfcT^(D$|2Son2ZIZad|fd{07&w06ZNd#{Oe3 zZnEL<@$LpPf9Nshf}h$+q`@CaP~mY*y6T)NKOYruMypB}at7y*JcdIrZ9Jo~Rjo=i z*>QBGs<42A%U^!ZYO%(v$m9qzTPYWf`O33%q^lA&Ouo{AhwE5k>s61jcUpOjv0qJ3 z+pMO2_k}531Vb1`&mUWlXHw7G5K2gu>Q|goG<%-lRKoMSM+PCxtpL1JYHaif1g%n3 zpPR;8l4ia_b{nCMP+9; zPEi3j`S*-fe}-uTtli^@u+SWatkYO+&0r}B30nzH>veAH-o(6Qu^VF)T`q!a0QsB> zF|@xO)b@cVR5^M|Ej-6njbYZ0N=#BC#72%5X6}Uwd8~je6$b3SQTvja$=nDfmG;xQ zAUM4SHs4wV_dI|8{(!jcd!P*^-;M`MK{~p+L~l5TsZ@#;LK{8QUll8_f9&!U&A%11AlJ&rmB;JA^VlV>tT(N${Nkew_b|;*TfPW8@Xk_3gN<*PH4G2Gyyr0G_p{> zG(5xh-e&abh(GH3f_}H0n}~ENgebj~7p)+tV$bF1@bC3fO#yI7gD6;F+Vy5wr1aHy zwRE&X^!-1XkDJYVDW1apBNCr&6&;-~UJb>?#@a*ewP@jOA{H@{l9~OuCCh=j#!`(j z$ftB@WSOy7*okZ(A$miVb=a z4|9&Nj^P}Kn-F16*G|1Y!)(v4^)K3&$13Jr9jh}XEuBK)Nl#9maum;3MA@jYrJXyB zJ^bag*P~Qx8(40;YC9&Da(fO1Lw#Ce@qg+LV};@+BG6I>$g)k9yrbHuW5(%5V7{Hx zdNUI)R@qE#@Bs;^GD6?*xWc#>7X)k4cmQlpzc-y!oYlnB(B-akj6LCrkf5Oc8Q4o1 z^h;i!e}@#C1m}F&zx%;Z^r=O0^Idf9&o@3Hq%tuJwaU39fA)MAa7lxgXff&6VI_*6 zHuYsas~0ZS`Ak9-OXawl$*&a9%s$=u1=La32v#vrjzAis$drE|hjSbmMc}^QLAp^x zZ5u$;P%rOm#?(b6{q=D5q=@8!Udr?f;c+3=bs-KibcCmmnaq>QA8qq<{~*aQ@`DO+ zMaH@o_6}#1O@!|XGb|J`@diNFIq~)>cu?!N1iZ9j^GAzvCM=$6F21(PxD|9$$GT8T z+%LO`SH>y{1Wwa+0rh~NQ#Dr{K?5Pb>J(s|LPH&`sQjg@CEVuc?!V&u}2!9u=3UHtx~k( zPWC|a|J8N;zh&6}@FjQs!OlOLw6Vlp6y!~hbu|0ej5pxzwL&gU$j+!_5ZeDsy>5P> z+%Xm*w5F>vuA;<~jeO5Ba^(Iph5qj%_I43|#*AM{2Ld<~X8hSnbloy{$wL(+bSXNA zLCC%+lESN+hO5hr7r$=I(D16?q9XEm!0=ikL$VHRZN^=tkop>p(JSF03p)7{8A`=z zyBy2$V5ue0a+6+e_Tx~Om#KX?`XeOC){OH`q59dE`d zzM!+amu?vbBCgDpVRci+XG|tuh2qq`7=@BafqInLCMT9X=#Abm?4gW`llY>;VXBhI zFfuSrWe!Yew#cC#`ls!PxaVXS;bIbp$MBg(qGDdlt*GsPm)k_lH<2D?_3C3rwUNI%BdBx_9n{-|$G zL|vOsXXb|$E)f1hL@^)0jn!+8_|n1;S0)6Ipr=z zIIERQ!3);C(A$u>I^|)l@ias(+fqW!tfY=q+3m%C?A2@F7YL%|yX+DB-3JRK|_ZG#5qx?${#OKZ$xV0i`7}k;9IbmzEu9CS6 zN1#pInOU=ID3Yy(0)a_=eZBv{-}VcT>QV`WHtY1aRlUGQbDKW~94dT%VtZDEi!P}9 z7-=GVAF&c(}QG_9lJD zE8e@8!=)01OBW={qy!3#BWO@|7H>(|4TWB4q_<9GbiMO;)rWzs(b*>f*;1Joi^P|~ z#1VV;t{rSV*iVVON zYNJl^YrCz}X4R*fDr@5nnLQ;{bMSiM^VE9%uwhq5!FyHiHO;NRwGHO^d9W1q>GO() zDbt-gl2_xRzXT=`-Q>G`A;TZdC1EMSY=&{rv(}IsaahrjS}-yWT_U5lmI=Uw^N3Sr z=vH=LP^vbQ2qs%mJx&p8!O(=r4=P#aXO&iP@hVP@Sl0ryPTU9aZK#WAjzf{)e?^T_ z=IzuV*Ba3s3vHw$qca#5R=?-i{owI%-82nX{KoLw6?>;0O;8Y3_A~WcjheND%4QCE zC~bvV$86u9gm!&yI;L7Nf z{$7q|QSeDMdl^G=B&Ihc@rmVOX&$<}0pGVuM2c{sP=;4B$WBA)hPfQfM$vB62d*xoDLK$oJ5Rk zo}DMT^zm+}{=GE8FG;&gKPJ~XnQ!<#l~oW>-q7CP${txDWFQWR}!%H7-#i$Q5<6+g8M>xRQ2LEHp`wz|6{uMA{$3HVdh)_-=Q z?THz1 zy&~mvSuC(;jAh``t)Y=Bd`UU_1=?j__-j$WbrUcSvDO<9>*y%-v9vbzn*MQqWwPQR#-oMk*C@7mK^!^jiO`&+|W;c^^O2VIi3=-ZfbCAl#2~!K!3h zHu?Nqkky6)+ywum?0v{;6GT$igjfPPnewQ7_K?5%_NZ2Xy%kM=CN3~Wr&s|EZ9O8F zfDT?5@d#6G?sg&WYAJi+&pte=^j0l}CY*1DyK+ohiPM?}Aq)F}0ex<3!RBYkAy~u# zQJD-1oQY#yQtRR$=40+rCi&6$OcO48Ua-yqviz`7@+YjIB`A!KO-%@3qr#=EcEB(n zGS@2z#lkTge6|72XkZQ~i$!YLwMYfQ?I7TA$bI2hS`!O7Q+bt#Kd6B7@9v7MT*8uo z&O^7asRMjI9TR*vz^4o=7TrI&_MLSh-Ax1Qa+DtUQDG!B%Td!1r-M{pcZWWGsXo6B zE)4c--%#`D1;ndoo7G>Z<=>LVFLqYn zzd91Rms$3C;$+M^S{_I3n^xpX3Pq;SVM>TQDnEF>2`C{P;bkNzC%RtrVymP0Ohdk3 z&ZWcWCGLQzzip61M1ESpKST~YsI|~AwA+w0wu5@qy!V}WnPVyeF%cd3uo*6qzbZ<} z>X2KghF~IbplXw|a7pdVi6>S(L7xhY`z1sR`cq{^E$)EeG!-aZ*P_Uzly%bFe;n_8 z6Ju8-x71o?vFs~he;vtldJk2>S({GaKUw*kZxotwSdjOwLSwW-f#iuS?D%A-<~|U` z>DDgaP1dM5qP$psFp1cJ*pMQc0*Su*W+gl#83)HkyBIDrjZ?cG1ymkxl@DzVdDlJt zTC-YCcVh~k$72rF2R}#XpM50ixh~0jvi)PEk2H8A{)TRxP?44oV(3veTU2@gz}?A8rRDp{Of zsEaY7Fn{5O*G`F4g|;)Y{qo%;i@RTr6;^$!2ipAy`M2uatD=64w5LbLbq%5}1mjm4 z$;76-JU_xy#}&2Xn32c(K(-mu{)+{`DUm>8q>HCc2J?GB-7!YN=$ETKS`BJ_Y&o?p zD84t#V-gE+eOE*OEuKn+eWS;xrg~(>UO`2@#jzA(&v5+ci@OSTu(kCVmspWl@Esf$wnI>VqVlK>5Xf zSnwa-^McD>?0b>Wy46Hnu`{Y#<# z%UiJ!GsUK@2do-(YU`;m{NO{j13`LRFz?Sr&Sp9(nhD1WTf!Aqa_sOr2baC=XL2mA zxCuwmNs3_Y4&4jUy&dSlyhH+<|sx-y=^e@lJ;(7 z6f*6Z(`7)WB|(_rp-C0Cfe7Iw(`y&ylt-F;_@w%b+j-HeB1V z@38b2N-87MSMmL2?veXvH2E51v)K6DbtWVYBGR4C7;9C0Pi)K6S6$>!6wYcqBx-6! zBb4;7rgTj^%Ob|%KmS>LtbwLn!!jeZF5P&CPgux_V(r$eeIPQAK+ z(Zo&u@(K;Z{`N6La>t^?JwhA2uV1bU=*pZDhM>t{jm8gPOU~r$&9~HU@!A?EwSb!! zV#KWG|Jt881Vz+qu$NqHt9WC+6#On@Fc=*Rkld|%Z=5@>%5F;^o&@|&UbIWUQ2KR zjObnp=M#r;{O5e*^f@4}5UK(6YKplP#-c}4sdo6oh$2NSm56G9B3g7L3O+YqP0t(& zKL)lGUlo!!mqS8)oKG+w38#Y7!jmg*Fc`6Qvr2U%*`uHd1JoK!j#U+5L5Ee@R~IRZ0J+I&5bm_k zZV{Ja3(f{27*U6{mg9`U_s94yp2MZq07wktwY_W*aiYWc1>I$t(jHfOh)Pvp>UxEu zT92SjJFY!8*G;W*?xQ8`^NGN(gwgiI77jDC(qILewRV4qW8dQMrXp&6Asmy&9YVxk z;+a!rjFo{ul5-7f(1k6SDh!qe9azCCzJ-e_s+sb+H*i_4z!2d>tD>?;s4)pFw-G#T zS*y&5qLOygd;?bym$wSj$yoc?DDQ|VqLQZnvPpIp1Ut%0zss?i5%;9qn~r)fEC&|4wv3X9Tz>E zt-n{0M&u@M0XpJ$wBVkb9y$l>UGu&6by06l7CSV`yrOZJf^BEl#N2}NX9_RVgu@Gl z?o2YVQw+fdmS~0HihxFu-)mxNgv8j07cSrEa`Ms!pZ@a=aJ#7r${;J+I_r}4MfmMT zZehyNHUxEId2?y{=NF<^-Qzk@e`|s}E{MsIW~z7uUU@uX#VU0!KtcMJ@|H%Q<5^&A zrToe!tBzw)BQYDU+S*yiY`EDn#MS8LB}Gal-6E8D$d06AKF?uEw|Zunx$457MuR8?1hS5(26s9hl&>zegTJfJ5$^i05A`0-xuV{;AxYLP3vyaF z`*7Y&M{SPfZ+B~yNi#`-Dtv7p++AkK45>?LE@gU0$^li|rQ{}rHZjk$bQoSj8Bk?N=JA6dMJ^R=4uR*vCGOkfdU+Mmy^fu{uFHOW)BQCEjt+W+haD8 zQLo|Z^Av(=0qj-XlG0Uwb3+6)E>wM)^UY)pQ$G=9_2u*0O*^~_VCjHFBHq3P``m8( z|7-B3b|E&VJs7}9JdpehwOn&&<8mtZ5#gc>LVf;n7LWq>_Aw)(AI?emBmg9M$!MYF z?|wq45Xkn+APj4_yl8Xtk%W`4uJ$#w1(GORq|qT2bUU};o4%Lvo6hTpE7;9J29PQ% z@-D5<0t{-{vGhuXndjw`y+29dko6b7*;4}PLDBpA0u z%ad@8<$_DL;vk}R-u)tx!seXRcD`Bd_+3j5pn^cdUFAKz%R0(x*L%ICOniB_C$y^Z z*H9D7dT4}R)E@}WcoBi&Y7CW|B#pv=_&*jjfW%|BkRX^Et>8 z5Y{2CE%6G^a$#rRgZIpJO!ghrs2YQ1=l#BtY4S$Q_dJ%Su=Ods765VKA5!}ib$uQR zHegUPBV}_if!_G=RG}1*Xqfjc^zvz`eH()U?P%^&Z9EeTu-!X0k=XG2mu6YDhsU=5$k`tU)#L2h%2fEACR=uL9shSLyL)i>`>ER>0FKeex#MU8XRb(uN z9#^G_v^_Z~|N6T7$=qt9$^GP;bG+Q{$?GA~3*YgMLSJk)V85!c&V2>0)kWakpR?#~ z$lPv@slnY5?0aG2{dh!u?5&u#Wn^cNhJ|cjhKhhn)wIweu5STdxx;7=11Zn`87!t7 zle_`_uJ(X3-23DeE4Lwq&;HkhpVNroPbBaQ5n?qvWIvYMwaqTem*6u$(>_mocvCN- z*W3>QJpE0RG}OU2=ir@@0J#2F!5fwdyg!{W3u_q4O;PJh>k~O{z$H-Wz&dND>KN>U z%DK742^5!V**tSlPFD(GNIId@Q+f7*+2+&1f)Jxn8`M52vj*;KlhCU;_cd*C@3hzd zRaEm*R|gmyVO=d%f;5^&*wi$ibqaCv{_W^LB3YI+z3@Ts9n*bqeV2JUptOS?*M=z8 zVfWb4v_dlK!B+alf}DeXVCE8>YY63TPz}x9@>xstGn9k(sL$hBOs8LU={IKFDsV^(81e`ja(M>f?T*83$?0+d?Q@N75A5+)mQ!eJ{)}JvwSLJf^M346VrLD zBEC^1HL{CI&as+{oAUMK{O@a$J-~pGeDP}~W#@dwLZJObANZEqdCyigEuHd-sheoV z-~L=Z^~1rx`0{A>6ZfyJU7o~3gz&`b(n$^7T;H&XArIxM&_dI5g9hvZgx$2JTN8~>Vxob>V_4aIRu_WnH#$j^Jv9Fc z76T7_Kl8_aQ&L~1{04uQQH_$?S7-wiCrtU+F_3K8RA=mEZ}I33FN-&N3j=*~q{jd5h^UO+IQYp6O4}mzg)CdRl zoHc-DbgNN)f@35d*uJYAU5P2JySli-$DN^7Jj48|^<+LrkG2DQK}c}F7+2Vx>9r=1K& z_)tBBua}9qR9T#rJ@4wokA!A9tgb#XJ)X^rbrD|vsZ%x&4@)8O`|3RShU^uaul#fl6FWdkvvSaJRpt=LnNOq6!f!CM;N&;f4pj^c1bc0#>= z<&?R`6S7P(;KYh&tv~x4DFjjxs;@x3@a-y^5gC6Q^5*dJzrUBZ-IZY^OCNLet%skRC`A#kBpucATFGAIne2Wm>5l=^81 zUli@w`biHeV-HO5$7X%nBLN%T!#0}Bs|~g`V5~9VAN22D4jj1X?UPurG`4sWShdza zGMxA1bNL^QIs2bvf8+D2DNs_HmBmfGTRDgp+9MPMcY(YF7 zxNRi*L2HAo!QUzu3?m%{@wC~eDL5&`AF^m`qH$%SPeeD~m%2)GQd4x*PK5{Y5ABSjBRF9`f=^dbDm{%8EJ z{%WKSwVsfCQS9Ac+#D}#pP(01EP2#+k@nEj^>5^Yx@jjYPfKwmCxrKZWLq>Mt1m)H z^j)IZ&nnT;NY2ub73vtSE&O??=J03jCWy&@MijP318l#xne8@jCW2}}R*R18C^b2R zPH~jge#;Twc=WEPH-j{3>9^kgIicTnzTX7hpfWAMB&~nsgB-?76T3cOVw*2VbtbuE zpyufa7<6I+Gf{A>{#f-)G38y!s2=6@PRo8q4Gu>o-A?p>Nmh@01IZLJGAicUkdTgf zwwE2DIoVg{&wjkhM;GC9uFs>iH4hLaMe#8x}oZsJSnTk-u6Y54u@${oLz$a<_Sp_V5y?w;jLb>#)tY`Pr;8% z3EM@l~&32Nw!{u(2hOK|sI*R-8llv#ks|647~%pE3IIL-7D&;hZtn ziPXnKxZv{=r?!WVf?#%Aw9P{P`!;&u)VRFCgh1#Pim{XP>0r>rz`}tr9g$pzhqGSYEEzgr=$IT4QgdW7CYa zHhRl?uvGOTuDeBH2d(;K%wI-CZF0HKMl#1j_dff#^orJfWeI{8Ba-5Jm-p-nwV(gF zswFf7?iaKg2{_;ggYV(x#ZOEvR3SqBmv8+Xe_~q9^)eba5+@vOk}$Q;uE#LyQDg`4 zO(UH{;KH}u)ze+ER0-{2oyFPG z(vnMB#|B?mhQk_>%6zWYn&*vtIgAm33k9JOmav4O_mkCdy75d2j7U8rA%s#6<_Mc6 zTJL+drG@A9IO;*JpW=ZUaYe=Ji_iY~CJP}=L`NN1XI-H5#Z6PQ<4#@S?&T%-00@)+ zo@q?Xd0qOCa|x=vh4;261(qBR1AzaUajel##@t2!QbXo{5_&Aa%Gf= z#jN0Fejq*d6K>QWiR^RVaoqOfmd-lo1tKn;_}D)NyUav%Om1V}&!AF~sB}L4!m;nEp~C)#|GJV> zB`G7tds<_%tSRvtt%$_#Z*No)1gl=$FDP*%oXx;MCdY+bX{Lr~{0!O`&YoiN@avOC zJM6W!12-yDn#Wcjt)fGhn2v~kb_UJ!)71Uq*xbeZ+sXUdz)%fp&N@K z1GUPJ$|P!}^DzdFy;=$d$~<){_5D00(GU%dt$Fq}vjH&4XmQPjX(sj`|A60>Dlr6< ziMJkKs5}kS!u`^C=^|Yy%XPx+Cz|Q{f7DX%w&j=L_pb<%?!_VZBc`ycxd&5v*0JnwFNR39jRzs*%yDAku|)vcqzM6WGOj zpdYBol?hNFeZjP(>kQ%~L*huhW1$)OmE|%y?nai%C%|yts+E;&%ON0E*_8XEufbS^ zPaY-ck8?moYLb3``KKgXEHhe{;_{q|n&FlzegRE#k$9XSV_|EW(MDeyPpuD%*B=hK zcd2BmR+~yTL;J0bnWgV`LZWd9vTU|GaMRvelPjxu10$UThev0g3sQSHXs8e!=wS%4 zQzksl&9rc~t@FH>fuRy>K&hY;Q}1HoIcw2YL(oRM6L4M?G{q}!ftE!5XCA=Hjtb^( zN$?r{iE0PEfB9tWYOgy>n93bQ%HC>Rg8!p>5m_=!`2`^0HvkXkz#falog*NKR2{0_+Oz{^yI&m?&58;P1=ym_( zxn+vKDDU|(Wz_P_SNBGw8Z8%@?volBNLV>IA4&w4WDe<4fNsctcIt-onsgUun@(t} ztH&rbQ)|y~Vd+uyI#0Lh&bBK>|MH=QyXjVYv+kq&g-E|{GNbkOoA!Nk5$e&0-!5b4 zJ96$zBOucM(cIvs7y9Dv?u7q+0zMa+1O^-7|9oEvk{_vB5Emb+@fN9(!oU9UVo8#0 z#%#zfQNi`%D}L4x2jP%&5Kuvk09KGoc%1iP*xg^3q;a^=_UH476m4*?nPSpg)LHhf1_F!8 z#viDph{1PCQ?M&^b}a|MShy(f$_!i!xyS}+`fVqKOBm94lXv0%^D@(-v1^0~<5l!! za2Zn8^g#bcRaQp@c+4@%W&Xi7$Iw)EN^3YgwVG`keZKk%Js5L#1>|ARj|f6ZS+Du7 zo$6K;!i4VgJi6to*8KItLgYLFFBDX?V~4&V70yl;ig3bry5&b9xsIodRlH{Q2m^s{ zm?av9$D>1u>E>i0P$}iyA*Q73wD``1Xi(P4pQJtM=(!~w8zZ6I2O2ld+H@D z_o(guTE*Btx#y<~;P+!#!GLu^AuaY zzk#vDx)@AhHwd8OMIdaajP<*$|1!4 zq?|rUsgIS97wkMp`iw6vKFEbSQ z4d+h-gsz03qyHOOZ`synz-{X$xVt;FxD|IPR>6Y1yIXpedpS8_cco{Tx>nD^)=;uXcdwxt>!#gE(?A>>v&=aW^%K`_n;v{-KGcSl5~ zjkm)z5x_eFKN(Llfu3jYrWuN=AWl!G@WVNhXb=9^erd@|6PS34(4t@-CM#=Y3FAX!wtErPzkhg5wE-G& z#+azs>Yiiu#JXxO?f#vB2iPx{kxv0G_b6OqI6(uCvpeKTj-J6R0E62YP4&yM(G-rK z$fBcA>D=+@ySdY1J-*X4#ZeOqy{asdQe*BmS|-rnl=V?A`I+vlak!3@GmJp9em!Pm zgHaBj%93*)RW)nb?1OCdtAL4v9R@NeAZKbnerQMA7o?qDpmUQ_dyF>i1iWv^_F(ii z*?1%ZZ7`vau3!PSc22N$Exv4V&!R>ZYi32Y=cgHq?%x#fv~qgFU7abCeDh8*#_3)r zT6yI`mOT5*pG#?j$CjbALJv7Zb~b=_?hR>IxcxQ?cK`U?+evfMBJx7C^Uw~kR(RN( zrQu*ewL53WX!{7pQ}EJQ;N$e!BK~P6VmCgg{2E`C6TXjLJ1@kVwyzTdYyN1oP|Yir{Tj>v0R$h0iJ1y<2D>LgUcF$*x>dA$3kJWFR?8_)vOs! zbhlORE9w)D!b{bSRQ zzt;Bs<-ul=eZ4%-Kg)LqiA=w4hYkjJySmw7%8okYulGd8iG2HM^uYHIB;wIFT%c9$ z`$*?Bh0Tpx+Dq2g`O>G;awlV#!cB7Ju8S#Cr)sMxo!4!(i^GuY z_7d7=f>h58eZ>D;A(6c!Jv=|*+^ctVC9&fkx2iL}(p5fby*w9R{Ii_5(Y+z}E?R)~ zLI1x$^S|FymuC!<)bO7Ze=_SC`j^XccPEsg#YgHBxzl`FemQSBzbOvr5T*V2Nvr61B@&)7#kckpR;;ZGH_Y&UP~r&Ury5Gj$=6sp7Rf zvODvVb&+nTps$ z7e3(JDM6d|Lqn+!;S!q2@5*;`E(3))W4+48@Hl($J>>#TJu|$*Rrf8U%zMqMbh?Gd zE(nPEy3eZTYN&Fk?~MEuX-OY$(|X~fZSuIWiFiq+z_4Loa56UV4%YEE#0nhzg5yD(psJzY zyABtQLW?SDMPCgh`05s0+~A8*7boiys^AF>7L9m80~@X^TX_!Ug>@*pa+POIksTC> zM)m^eL}dpS`xL0xds0{oCmMp$c25=iVoU$c8AVFNLkz(!z!45#)Wm}a!e`!i=|C!4 z9*MQdNl(~GCs>4TwzRye(3r2r>uiNR*?>ucplCMpmTL4oL2^rO!r_fW`ivvSbqh;y zI4u+b9gzzD*{}F|Y~XbU?YFe^76yYJmFqzvO(C-vs4{R1EJ6xQUXU*unW}gHxSbPM zu>sNHLR&(;lx)0;Nfd7($qqfp!OxNwv5jrOGvZ`GBRNIuZyuldAL+vl`8DPtBF5B6UV;d-Pw4g-NXCvv7xX7CO`*LkO;4 z#B5Rfq{9XOTuZcf^M$9!iRE(v0!C7Z84&9(LG-dcq$)htOTzPd<zzqg^9u@jGAi^^OWX}zzVaQA?L~DFG|+T)Yv&kRs^X{dqH7ANGpXwawCW!jbbC1u z2G6o^$v_&s6*Iyfq|VUVX^`WEXm$LbX#{&QTWAUiZcs|~h%*#g!9LP6enqaOH1ipW z>*b-=j&U`Z0TH2hAU*b_vqpk8Bl}sqHtMzTuIcSJ-Jku?pKX;v`5nW?bboSz<-Og|JGDR zxaN&3BQ#kSyM(?*-u!4^57bWxVvIT?WwUzq0R)@Pd>lPfKPSZnL?i9v8!T|B0kWz@ zgBmNGwI7S@$UrnXnZIy6J*EtTYqt!t`(oT>Ejv~SsBDj@tVZ>_Iik56-<{&{Q)!B- z<)P&W>SYor?h!avihhV9ojsUkZ{%Sv%}LwEVRFbA4h0>xxt8I1Wcg<>ONacHChLKGWX-0HQAL>k7wn4mP z<<#?3GmHBVTwQpyJ$O1zU%DO?4I0iH3txF7RH9OaS(d;u4{YC5W3zqBNvaF$mEl;Q zX^-~&Zh>^^$q(REBlKu$KGI<`=e*r+B0OlcBiP+e43hOQ*Bt_+6cAbB}DyA0k5e}X?uguu-p>NDp3{tS!oohebuY_Fwl;?m8ojNU;m zYs6Ad7aD;Lrc?iiSpxhu$S~&*n~M_$718Ws9T47~v+tSw+XU1Xf_5C0D~wP-+(hY2 z-W*3o?6gUUL>BY(;{GB@aH5Y8_39-^{tMaSKE}MVYUqATh#?GaLbOgQa)$jG)z9c$ zIX{-QSJ_CrOoo5w%FmFxOEV>O6A9$+hGkcHLAh=6Qgc4kMQd4F%fVYmlbefTOS;DDEYR2G9JapD$;OW(U&i@MRuNN(Xz-lOTVZ zs%NmUa4N7+v}o5-c5OyF@o#A2ihqZOXe(?9^Z1G|t2j?Vcx$P&b*~|KYDr3=k@Z0H zgcD#Q%C>0`+GTOsnYJO*d37>=i7-^ln=X(($40jEtw()}Nl9I6(ql-v{`LZ1Rc5CJmsI{Eg4oWipk1$T)XfTJp52X}wD z{u$~g?ZJq45l{7%czs{JVW3bhEC$$KhwC_7nW5O5{Dg~Q{5SZO>?FExJ>7NK{`X4~ zwkZ+k^6vpc>rs85Q#_Wto-O6Z6VkC}2rS^BT0pD|4)(vzt8Waxq{|(>I!i_5j{*PW zo8zB|Ujz>9M24*1px((cGBKw+x;BI{Htib?&r9COE-0(n)c=3uqd(HiIYU)*bF=k2 zp?&SBOD>xx6MJ?hS%SiT%0XnGrf{~NcTDwquF#KwJNUg{*7ZbsYBWA=quSpG7I30$ z51Zu^>csP%`em-@e)@k2kG;+-jh_B|wwc9gWcoWWxKP1YhRJ%sJT3~A_txtZ)_5k@G!mj%hbCMCA$E5tPcaK{^|VuU#xe!pAh?2I&-vQO1g z6D+jgY+Aj+2I}OT9BRt-N!#8)edzq%S^-4zd%+8bXJ>b}Alg)qQ}KXJE4+jz8gNSM zF(`}NhC~VK2L*U3@$@mdnqEG$$|S5voK;B+4zY!!n$|>v&+vR1B2cyP=YAXvWi?bg zmnaWv=Z3ZSa2GxAmQKEK%Zb{S1s#8CDT|k<84c|(ljeO^watyFFC3o8p;;<$d;JVT zjevxyXfe>&cqi`*mn6N&5aN7q{-p_>Kc0J(zMhXcX6*xish^{cRoakZ<^3%eN8HN@ zoJj?-8Z>pgr%joPW;fcC=IqiU#2vf~9Y^M@t1cBw<$%ckYVv|;+o}XbP|2DrqpQWu zVhsk=^zITPGSV6y8C%!mm2JR7J*vy0)?n9XiEdR5@GpQYN$dp&*~253;LHB?7xOcf zRQy=qod8sE*Zzz|mCbpKs@EE2z7&*ocZ?M4gu5XW-W*cjcD9%dnHD9$fyMX1s&YcZ zXo{chcat!I?~CP`F`51p9aO1Fhe6b8lt92&o>4UW{Q$C)<_N)7ob9g*IDp8Z&>=aL z2~`d*Qeo2*O~F+$z9~?s1Ajw-M*da7K*RL%{>4tallrPMl>0K2zq*863NsiH#6uw1 zh7Pwo_262CoZbr%rx^RZ^p$(;n$j|z@Suk-fFU^J&kgwi8lzuH9_*KHM^-R1!MH{n zdWtXAK(RB91`k6+bRGs}ZP+cd=}JZ`05gFFxvaSm!b1h_m^Dt^;A?!y_?=f+d#WS( zt`2Lv$=E)AfX<#_;rn^qY7tR0jc_GqIxlcdrv$Prsgn6iyOvbV>a?iZ$!duPy5DH6 zA!||?BY}jfQ=h@L7{#)vYh3wJ{z|1D@Q<$r;1ZMD>!598Rvn>bp3)g^b6-&-C!>{0 z`^&$@+OMX_WzBc_PufsS@b^3{<0%QVxq@wGSg^V}#0!)}sy2A?s9=qlO=@v5a$yr8 z9T^A4M~Br!NtB6Nr54~)ecQ2`CG!p5w(~ckI1IHy-U+`-1IW<$`H|q>7B7&{rR=Mt zD3E1&(i9NHsHn-;O>3)le+Bl6Bs-aBoQ}vldfNdCi|G0r@&Se53fBcbpTSNjnJ6Uf z(qXU6Jky%$=r+q!>~=1<_%>B3byBDd8oGau#{v)UeIvLR0&VCwE#E!{31jSHk$`Vi1y_7?skn3ul#k!a-qmeUD z>qhp)s{dhUkGp z3D;@sl(_499xkEpi931Ze?&Du+R0m|PF4+E9v+EA^cw$)qhZ7soWi?2Ia)xEFPy^T z3-?STx!;H2ox};;-Q)WNgt_(8Zms(#UbP$bZiK(wa=ch%`}DUxB%k|Sv^Tte~`^A5HhIj~2N#1QT{f9se4J`^s$fJjFiw_sNR* zkZ8@N+wD3(bIRAQtD~gue*!?CWFzeUiHbA%4i_#tKT`VQh0qo{g^-oLFTxXG8r(7T zH!N2j0U8Jyx)3^&z~Z&mrzJ3VELKL+Y4nCGW=BmpsK*Ftl%#bOMfSy3(~!FQ*X56 zm}w`0{#lUFM8{T}jlLtrA@yn1RD{`d<6eOhC4$3|RW+eks@!Y4WO;e|&{hkV-9ZYb zH+l_g(-ea0KgU{~8IFn4fk&yfYvaE;r21o8B8u|^8Q~X*NwN}~2eiJnrvhZ=E~{I* z`No5=9&lUow&uyU?hJI=P^uY zaE&0AXW9;je{=TqJ%*}MtEw(BB*%)!8hd3j0-iA11+ke!Gu9mAe57LGAwSC*BpSv& z+e?<%PMRdJU5J!EfJtPfB|pd}C2T%jsYu~Ha@gg1Hg&pJfOS?dU}1+L|6t~Dj3%K0 zQsz+3ms!~TV|K40`iBW>$0b%B@ zz~W{zcnZQ!x5|6ph%yYX)JS4TRR;CBzI$T~ zIKoCWHtI@Rdhx^oYocS zTeM0GlwRU-7MwFVWtxR!rVL<$V3ApQjjjOiY{E{Otn!{q^E`?p_|vQ(c;fR8)mTcV zftyPxdub{XBXK3YUt(tbuC!@G!4+c&KS2%^lmv?uU+0Xy?+M!9V$t!)7V6dA0~J*u3gN4lzO;9@g^x zTV&QE3d_B3X|j5{&MJ9^K<9?$*R^H6U6}!`T92>REnO!3izyvqfs9< zPn`pg_t%lX!>a}J7e3(|Iy%=jNkJ=Wg>uD1L>-83p6#PItd81m?5vLwFVg7?EXjY~ zC`CGeKI=Z*519Y=C=P@BFsa(fPX+WH1*X9(DT_567TFN4u@M_?>M@TUfL1X z4Y-w^rpGWwOL*YFv;4THsczlQ0v#pt%7Tb49iTRqqK-M&GmT6u^iF-2opYGOZJcSbTc}BLs{yz-oxnJV~-H=`u*t1FTA5 zxgSfoI6ondh6uU*iNbD7$j+sJfSoL~=iQLcKv^yvMn>cKHb2b}UBlim{eWPiU@1XO zWM^zISxb)kMh`(-tNU$@0w2cwMZ!o=cGnkNYe?2#n0_v<8VgZ$WXro+e&Ia=hszc< znxE%RWoY}uDS`y&;o|BGgj)O`2uU#vH;y)!L?cePyw8s$V#gOQ)dd3mapAtt4yi3R zF=PJi=|PISP`IKuCOCo+)-;$|yUMHj(6&Fq$KkUSe|S|Dr^5UgIS(HXVW%MqT*XIl zoBn0F#sVerm326LkyhBP&9FahHGeKac-Kn(c))_mPwQ`06Akwyns z#rD)RvZ_-L05YCl)Lj5>ulYTT^HoGgNlsex_eEFKd_#|D?i`^}kE2LV=U26q#%A<8 zig;bX%m*m;mZvaU8vTr-HvMjZFK3ck*9__lI$LR7DJVwHJQW_6Z$G80RE)x>V`ZmcA>HJMZ92b95Hhzcf=|q7Chg%f@;g75z)MtysGmYE#nh=J@-b zLDUTaF6o^$8AU<#TDG{{3<)pK&lx*C04+9MifvvFaCcveXK_CmkNg5!aa>{6;l*7; z*;CSa*~vsmP7FsPjN}r1q}%iYggu`vxrDnVe}fF-#IHsKIl+}_+m|1*shWLM4bc@O z{WahBzrXaKrg!txS=|F&$OxfUOKat<*HnrBp_8sx8{Fad#Tx!biEr3qrc=tmTwy;O zZ^`yH+&5AEmj2`?G6owx(4RH+^WQ_J41MLWdzHtIlT2Zhf=b%|dTq83iExbY5M!g; zZQfrxl*h~uSh{gtXoChn^x~z^YQ{H_w1`v7`T5#X$pe z8T2g<{L0y+ws>xr;Ilj~fUbI;KJMzpqxbXAdM6ha5v?^HUhhtA7d*c+4%#P#E?^ncLg3|9A8||W_vswZ94q#(93_#<(tptP&7?X-u6a!7wa&F`Tfm}DF^EwS#nfo#Y4YK z2vN@?*V6boGc2wQgWxvx-QAw8%M{`XZ+#IWmYxiV!bY@lnEo=ci+bX4>tnJrHM!-- z@)m`eZ&M$BVX=#hjKp=?b?XL@*>Zp3%M(f7DN4v?pmQAv_NXCA8 zgv9|8GIaz;Z5!DR5eucgaMleCTp@lJ$!N9-<**9nVAcHI(qp>6j~3qwCmzbO)o!D$}kdLRnk5^WX zJY$`7p;_8zGLbNKZFAfEEf0|R&QNDZ{v4uY{jvX;39*H?8P2V%fxu`x@|pJJ<=JRq z6AjHEF)%BuToElXd&$pfYBN$teT{Z^LNRh6S|Cf(BSu`>?Ue8^Q05D)a;@5gayMBJ zx12T;7PWDr?sGAKPoi0%+2|EUj`<>uDd-cxgdsXHZ27e|xGstL=mAed9z1rKR>0yD zu|M63Z!jYsj#b0>_Jp90J#Om!pVX*je7m)r9 z&ty_w)=|1+322^DDboan-1jO8F}0gAB*<}H=sI@e%(izzp{XCAxpHY*4H3FhdU4e_ zawm{|R{1N6DoM~@k0e-4{4-7|&V_M!Kymr&S9V@f#`th6C}kqxDpp%X6VkQdNR9V+ z`<9MuaWXu`wvGEvIkHeH(AR;52sdR8Vjmv6l+YO$bH(00ZRdr2i+s8Dv|mWm$Sd5* zjyov7?TKu#mpJgoqR_jI0bo0WHfL>h^ur%I!E9ggQd02T?w&35%$hm$ZDRsp(gb|S zquU{C4SKu5o^fmDFwK$^^RBxsFL)4v0W`O=XZ%e)obInQYvO^VQzm2(R*NESM=>%* zr1^!W#z!^bK77VO1gWf78QMsOm0Le|9(da}mgojnu%o6I`jCqF>>LeXAF=Q=>EYXz*bL zVDY~Ss#TzUDffknv@3#F{4W-O(w7nEKP#Poqff?hA|#1D1_d_-{20a<3>Oyu;6X06 z^QX5oLkdG)c{phtHf}7v+e($6m8AvxboSBo) zfj+|lbO6}|#KbG|<}!DY)r?^MM|1YJqy_y19vd@r~F_0!Gr0_X4cch z)ws{U$OCU5??*(6aKBF*wo4B#K5h3rI1*}$3wnFi#S^Z&O=^3RK4cP!`gZS`7capZ z`D*I!SzM_;|MUC*SCZ!PJFM@QMTb746Ll0Fx~wDfi)JP3P=4dqz~m&wp0m84nKose zgN+mcRHID)Y8K{Hpbkg=Jr=P^Ov9{d(aH4F*(;8M_267)R#DiD1cSF}w$di;(lriN zQR8K6#FEA}k0f%B1&mdd6)I!Klrl>k+Q-Ijbjp`?#uR}6o_7tuNDD3X@JB4&(&+W) z(J#Y41ZESIj-N2>DqG)Kc;7|)f(T8o(0~143CeDnU8eC;^o>Z*)ySe~3>JOl>k`^x z^6r=e)~==x7hx@Th*CnGUeXwc{27$gh`D#%`5w9KcTFrB67>tUuSW{kSE80Pi4Ay6 zJ1l&ZpJqnn|%|0vPZ^Ko)(_$e<# ztc;V*v~Ac;9yDDNd*l+try@{U zuy*Dh*R>X>HQov2ChFu)+g&umWyEAU04%D(wAE93Mfj3(T zId}Fxb?v@l#0L{KBIAabaxv(?i{tcuy9S|9g|!>A8fOyCR-M>5j7R^Hx=%hX_9K<% z@6o`jIYzku%Up7d}nQ=Eq z&nLOXw65QUdf7t9!uptC5J!B>am%nTiIonz_i~`I+TMyW9c*ZIXub^hqyq4q-JwdG zlsebhoGz?;I9nS?kNYdF)le4*y%b0ffCe z=m$7AXz0&0WD?RfSQuIH z05}2Ps>Dv>ijB_3e`VMKRB7C|k_v<>NYCA&{61ood@AWT%_tjntmwc&oWfr9%-pwD zLPcRr6`y-B3Ozb(O!=!DIvYiH$B%uS$(}HPuFKFY)e59(e&%Oc#m{{m$%^p=A*gNT zm_G)!jY*q=Io|6y&ZzS)m=v?Bi1zJG5~!|G1sa<2GTdW{kvGW5lJRRW+w7J-&-gck z#+#?D4l2zwp24rb03ajq+>ZKMYGuDEDW+qxHU(7?!-0*C{2WVNEU)nj?cy2GbG3$L zWf!og2U7t&%d@7P55V985Ly90r^1qTD6g*u+>X$0ymt&>ZKj~Uj^2{Kc4wy^i9B`q zXfeM*=MDf9n6@HI<%J z+8ny^@cOEkw8WV7HV~41uzu=%UerYC=F?o#(e0Goav$R%bkmVtjplr=_uOCGA=07# z#LLM2?tLFo@SghmK=J#Ai1D5MxmWw^E1=Qr`Jgy@KZyWcv5uU z=P?{g19!#0KJ$F*6bMhsoK)gBzndeh+r1lsXdzhfFh)eqO6T|!+|AKk3JDSArQ{Hf zgWs-XtsD6{(#l73D^TW$^3|J=PrInBKbC;l1};L!@QqK}craEjoz)a_#vjZe7r21_G-)_rpunZ-i+e$%n$ z&0CAR%58{ivUBbs!M7DUIuID(LJ}3hhZccx`2|NQ-?_Lu9a6v|Sg%Mro*q0uLh9&W z1rUI<<%Nf=4KF?rMsU}0;CIFwNU?+0$DB`^9!SzPo|K|QCL)H`qKkCqBb*$amheFw+ylgu%)0n6Q4CCV#`MLnM0Ont%B`6TAWll`VP zX*6H5I^Fk`gDlXcQgAy&-Pm(4(vUs?wsFK9l0ls^?!VAM8TZ!tdBR(_wqzy)32^r^ zGh$!IP2_@-s-yBLBWnr-M8qirO)x3%@tUa|Oc%c`R(_e#fN79l+^SYmG)DO&+Q;6F zG)xU|M3O!=I*=FMmND3=YRIWbLVyuv17#uD`}jFTKZLVtT_tTaakZ@9#i(6ETLK5k zlp<}w?Dx(exW!uBVjXv>H~42f=)u4^-vHzEv^WllS`qmGkr|mOgnnU$WQta^Kq&tz zCmb3lGZ`DkpN`<2??5V;o?0gehOgZ#CI+x7n4P-&Kq@pi$GJi^$q3st9cZX`fnOhX&j&~)eq{iHUj-W>u-i3>As?H~ zZZZot2SpEYrSET#OmglgknV8Scy)IgZW7L)k52rfI_=pme-e-}4m6glFUA-y7hH)+TLdpLeLPW< zeM0tg(+uP#3Gv)7s{X#wuqBO%y1&?zH7}*hXtAu7G}B2tPXR099?}64c=^H!)atlW z)jp-rx(whRK_pzeVJ?{88YzTL-(64-E>o)6x`;-5bSH1zNql@sk^?AR%&0_4cY~El zf%HV$pAQSZIl7(B;q4yTqkUA|=;&+(G^qlcixHo#64l8W2x{uY)VqT+1SeVNVXP06pQV#4>lgh_owh6j9^Y_TD|@2bed6 z+GGw2UF6GF{n2>rdVP`n5hvsVIRq2RR{M9uO)mKGrX@Hc$A@ z@Ew6j$EYg*hm2}0%8%r7CTBe~39}evxQgN55?SmSwq}2|Of&CI%DuX_-59IXq@l7I zIgCRRAO!z~s*>~Fe{V&36WsAS%Ck(ku^-fx{a@bP|GWJ~SAq2<%-+@-WxcVxfaZS5 z_CrD`!>C-@9N5@$9$9I=*Lz-hdF}9gzek@ymlk;e5Fjbj$n_D-~Ohk%VXp1&O84Si!9T0 zx6oO6CImO?i1Akbc(4^1N*PGT)kpPlCMIY9A|M*(bZs-(IXLxuZ9ljaHuP(ixHMax zbzF!=XPPN>l!SWmR2>hBe|ir+#$fb8eHyXF3QTak3N}rL89}>T?Z32Xq3$NNe1^*D zNmut_EvrQYmAQVZ(KQqUC0tcgl5d!zMtod`rb5|bJIivF91cXcNV%t(w^f#+k?Ohr zYj{X7r{PqK*@S&RveB&E8Os>CtZOrHlI(qPYPeQ^Uu|RdV~d(ACA5t1*A+n6P}8$%Q(>OiOBRZfBqhXFKH?mV15RV@qW-WC}jCMR}-$lPxV) z>dI%S6mDO%qETYiBVSV-Gt4nq!#N8byruen8DYapF;x!x7YdA>V7dwESmKX-R&fNF z?}Blp>8j)K!T1e)wH21RCBlRs+#8(BEycdtx?znRjPPK#Noq-P0Wsfkig-0+A1VPp z)jb!YbUOcyom~cnp6|?mv>oL$F>llGQoZZNpgl@{)s~p^BSGjbHLc>f{xwk1eHA-n z5RF<$K`F#|7VTLTt4Une7xFaa56pwT74v7S>P#A8E>P~$w29Iz7O7Y6L>rsPvKr=I zls!E!T+C-{m|pn?au| zGPc>uyn<*`y^fMrG=;uiB~h7~l?RI(4*Fu9E8pWq!E5 zYdXutW)fk{e+$aVJs#oMH;m1bqMo%IFR`pIp@LW*x0zNUH&MwKDKh|$w|)Ek;}oK> zA9Zw%|12^*gVGJ6@u!fE8xeEx?*$S|-5SE2Gl{FctwV?#B!5H(quBdWTg*~ zbeMCdkr~yvOYqnmnp}c(a)=Ky#<P?kY8uU4<9JhO2eG4ao?;NWUgr8LY3LW|!!0tWk&Te~<>cuv{KVLG-3)KwW(?_1ar#ox0 z0R$(6FQ!i(wcLd;`ZW8XcXJrwHYHm+- z!Z0&yY%B0CAH%c6_or;~lv8AkWA&{j3M1TqpYCs+AOne%$|v|;x}dbe3-kOfE3-yO zpPYK*No7v(7t5exmJ^t)e5^1njRFCHAKj%%bpc0NEtQ7pYR8Yi<746D@Xnb}oFjIL zDxS?{fkuW5krlA&UEoJJ*TWxBGqi!T=q$ku>tA8x(2KWX-q}LwB!B;=lkpXDaYT)N z$+rC_uV*^vjXH-~`*0H2GNYzOAD*|B7?_7o?NavB2ycP(t}$fRxDE9KtF#+GCDgo< zhh}|Gkj`wKxy>gWz3JANt`PE)Ey2gw`mJKDb&;R6A2h!^mwt!4E*W%5!z}~v83}Nw z=mcs2$;~NT2Ycv%0a8c)wrl*VWpbBZ289Ntu$MVUS)Jo7{wf4x=V-G3Tu#&llD!H# zRQH^m_-&ybdA$qh!!sHcU$Q{U1-X$d-2-)H-<)_`?GhLWGp8ZKRv-3@$^8B7(KlSy zK0iv|=GLU}h>~DQ>&ddtwj{G@-eM>xV#Hi{stNYz~p_^#6n5;3VdY-yT(V_v@Ism36dQ2FK+d#H?S z$ELrL6YLcQMEZgsB!=*vhc;AL^1$m_`73;p>t5D`%9f8Du@*YZQCjC$(G%zvN$)*rNkgr3A7Ab&mz&D8x01xtaFKd9a~0@=6kjOJEr7HEAb~f1E_#tMA?PT4u5(od08JRYB}AWXE@6J;_`5o zuH>VW7SEbkzciJ-IRs#KD zv7jfzj@dI8>;$!XnC&6*>-6+*k6-SBDMbx`w$tI#msNQmy&wcdMj(ZvBy%oA3u81X zWE{J@iKE>GxkeK~+!UqfVrI@u6~PdVA{wsoAWyMAbJ-bj{HA{TXNC#+ZT_sR6NJ8n z(@4@t-F1y~o=-4?O`?eLyF~>uFo|onVyxucD!-c60qZPJ%;m0pT5?Tyvq6 zu}=2BDwKHPmDHT}aV0xR&i;yYQIduk4xHbDOhKW3f#&c)CZ}0@%Jwk_3;U@2i7g-B zPvbbz9Qy(Iv!W|>9=bBe0Q!{ZpTpupeG0I=23rWLU(G@^qeYpHgKQN#=KoFt2Tt}+ zqFRIi4O(;AFTJ$0R&2uDrC@M(CuyM@nKOp4Puh%(gOL;`RUC4+sm6gG}jx`NsG_p z;wySmhuOc{eiqlqXXe*?I0T{Vw2M1LJ)g{E7Tm8J*UU+8Ga&|AoGd}s@r@3E6%Ow<1rcg*5 zNmRL>OJ%}YB?a@RqH{VOP!eV8>afNIY#S8Mi{f%*MXN;2?Ecvz9Y7lr`^qMMi$VFR zTM8E1BKIgPQz4;{TQP&r0PkckcHS^#xqIK*yS;>PYn!mBJYi^#a=_4`Tz2qLTW#P2 z6e-_W)0!9AM~H;M6leZ>-+UF_mp&HBGUFe8cOW14#JXs7Pj>sKw~oBf$*-7zDo&rJHirx$iBJ?Xx^cTiaSJCBIn>FpgS7pR-AA{yLS`D%aKt zk>{GLM636+q_#mI&lVuhT`q}%4{%nl7Wa)$ zxcp&0oxd(fsc>oZ{q42(_D>C`YrWk6xJc$r-ceQZ(YHW#8_(?rSEh;(S4G}rXnp;N z!w*9}v(sBFK((aB=Zn0Ox$Yo#I{p?dS=Nvhg=~>z%@W;|*h9Up4+k6hki8Fm~3u1%N7PK6^Kwy^)s7$kcvq zV}jfD$TD+a{gAih8fHVpEKEc@#z8NWnC=7%s1|2VZeN=#YNBmc{KuiwxC2XeUX(a} zT|q_JKQ+!Lbyo|%lnp(FM^9cOr>Ybq?3q`n z&`YPA%Oi!<;(LLq%G9KFno#mWqRPzTRP zBBNb@{|CP0eH$0h^pd_>MEI;;I4oHAup0Tp=LgTNh&`iOA<5rH0`#zN$>iHhU?4x!s^T>KeW1q=5g08xPn3mwPn=UXlQtpM^ zFVv*dqXq9Xv%V-r2}9yGj=YlAU*%X4-^l(`PHF1O6BELB6tmhSA|%DdOjLN%^na$P|YUkJ1N|CZyXttX1G0FrHqVY<$zOVu{)M;M{N~5%4Q<{&qeY zG@7AzX#I?;vrl63&7e>3lhqE6B$A7!>DwE@N)gMv)jIzdsIahz@`YySur%YZO#&_k z>oNthT1DzdV|vimSMH2qUJC=hQjLrA$*sn-fS$$1C0)$}yF1?T)nVd?UUlhQiO?3O zoQY!hh_HPvY%X+*1|#@-eW5JzP{CAoVaxbWPzU+&N~r4@B}!RV%u(*UjGu6*nVoIF zya81HAI9D)Dz30y8tg`cLvV)#cXtaOpb75o9-QC}K>{@H65P{BV+ro=?ryX0>zbykZpE8gxT;v~n|t_J!fgc6})r9Rasm{*mbdhq7*k_>NEPZEPYq9gfgQ#W$YKBUIk^p8|K{~mA~}rvpQe|*(@~E zYO9vEE++Y-p|#jXU9#q*_v3PN@m5RM3YBUp_`3G>N9MN)lg4Q7XTUNR6Cal(G$oW; z6-BE6(Dw#`14xH$Q(E=C_d=BAnf0m+(H^(S{6zW|3*T59P8psQ7roV^{K)FFOI%wEy?t}FC>abAGhj`X28-Iayx=9yd*k~sSHU?CA&s3P^a+SP zrnv}Z-woslQ;!f&fN_;ZzeL${B6uV{4JK2-$*>y51=G^)(N;U-Y| z=)1+dB-BD^0hv`y9fPtmt*QXa=YT)^qqti1ZL-{LHoCaUC$H1R z(h4f%SY!CGv+JI{sKG>@ z%AY3_ZT4{x{SiIKvEZN1gvN;mP-$mFX;^i1%AzD~@kXa|aXW;`7jd*Ejqdy#MrNS^ z#^xZV=C(hdN_mH2y&PTt7H;G2>MaSM8Y41kl`Tn-g6v25g`v-eGkUI(DOz28*oePM z3{oCyMlD^1RdnjOb#hH}Gp(Yy~SJ5PVnj zK7tf`9>_ka6z^bAgw+7H0(`qlpLAkfh$e+lr}UQSc>$#7%khtocba%yj9plTOP%UQ0$h`q+vpgma!6z%TWW=9cG^hJS>Ez44BKhL%2&ITfcHt?(I+&B^U_K%q@#@yQ528 ziI2DG81Zr0QbKlQSAQJ#MO&j_JqO#BW^7?x{IL3E(HR#7zv5cM(95KgpNFbwjKZAI zopIz^$p)~-V(!#M;*AF;HRhoTbK>!VgMQJ{iZxN;hK(D6${z+DWdJZO+#g)hdA%-t zjUe+G6|wz+>c2;;O2#NOD$9#$*dl}MX6=19j)bU(urZv89l;qnS|ff5R-WzJU!@&e zrGr~vb~Rd6JHuRtTx3C9ii}*=P<2Y~+bScnvN0Wy+BD8GoL+yax4hVu#QHr!vBe$UV<_ZV>%m7N~Nu29(wcka}6Y5N~c$~Skzfg ze}?FnKB<`Y5}G&8tbAJhco8a)T&+FKUR&$1Q8X+D>erMwO=Nf&(~xdVm56_Lv~_7_ z5U#r7+=5Q0opdV#oGB{h&jkKE#@w}40ES2tJuc@d7C&8rG#;2s zonDy#wXUfjiC^TO*3$d6eqs&S$ZLIz-KRvaVo7foZE1n|!9|^hzgGJhV9PH0QMLqb z`ffdAwI8jsyBxp!ABj`{yBhaZ6{rDUS-`>lXjr3`v07ql6XtH-9`&4DFn09WqeRv!#+b@p2AqlMqeyWz3HUP6Zq~mcBpQi7a;b3>*1W0FUK5eu|027@D}b zFi~C$L(|Hc)hK#d9KM>H#}*g+{ubWFUz;3`=^uTE0J|kaou$ zVHmm9xVqQRadxxrYT)jtKpewUEJz&tA?qM@Ba~u1{o|sZ+4Ws~`*HP)YEmBy_X#Xb zk%i21X=a4EAm!|u?w+ndu#w(aL@UT3M*c2LHY5O|hcol;polk(aCis~ob}VpI&9xH zl=RA$OYY83w&FFXl|L%pa{RQV4JSQ5J^nE}xjyIl-^ntwr|%M}O`LZcF>tH*0{2}I z0M-JY7!je0`vycY!p0gwzwGG%$4|(kbDKLfmX!QHYR+*R*DARg@*f|7j6gOnt9+OJ z#~SB1`l3bM<&3m*%AwGKAM1fGv!}T0r(O$MIp-v*9+@qP*Wg$axnx^I>oVqgCi@G! zj8Y6EInxQP^uBL4iR@fm%4lst)I{aw@4-NPEaDG8cr8q&_9g}@->eY9oN5foJ{Gwn ztaf`}G|~WpddoG-Y^dLZDzh4Ww1qPYCI+!T7)Pznq1R8lWBS3lF4*HyHHw&LXdNv| z2^LpMaL-%5a46IQi9b>hGnpdc%PDJrB-!YI-9?(4UGmYHmo$sbUAV{wuvd_tlV>b^ zzW2{1T%@HY{sdG&!+Q5^rbz|$PNNE6Mf8{v?MeR%EOnAlypqlLA<>d=|E(V98FgWn ztu(x7HR(8&`mlPzVN?L#>HSQdj1n>}zq z2g7bI6VTQAIHy_7!mV8TIe|e5wNgl%KGO2DcozX?#g7XN?YCs&?$1iv!y>wh5~N(g zNIHxZnD!(vM9W-Wbs|#%xIC?Dq9=g>O#=D#+%boi^ zofCdWZHgAr}LNG&nX&K^4T$76mWlXKN$K!zN;wkkF9p8uF zPr-ewI0dE`IA^VTW3vni1Ti#GT>rhjT1XkU7XtO;U21zM#x z=}O`7ikr97Dtw~ib zp%Iibh-$*@nYbSFGCgjXb6D77u74f4MpTMDO&nE&=3cj}tpFiI^6#*7o@jc(Lgz(vfF)zR%T&%$;k#qTH* zGxE2Rj|U?+rQV661?h=>TUm3)(i&*RmKqYiv z7bdJy;!on~r3wN^$!}}#$R1h$H6Uy4NU{v2Fp$_NcnRkrEqE^C&Jf{pu{8|*Wei(# z#IO)A^4u+F1IqRHqtRxMxc}1cX2Ou?L_nw7{mfpSkWYO)sY9v0?*xph%Y|}!8q< zj2b?WX7qD2EQHw`EM^aR9H)=L_#Y{*b>NuGKZ-^e+TE?zJ2^GXP{zMb4l=^iP}hVv z=lrl4ZvsT7(d{%Ufr$gmf}7wigVj~#aYd%LefG$3|Cng99#5%giVoSigfQj8G%`&d zZ{Qtz-_@@l@LCvhg)Kx@XfY_IedL@nu+k~22XksO)+nVZGWJbJbB4!jb_93_Zko}rmKJ!~(qtx?Ptm^e8%?<%CWyeON2q^X*=cpUAj9YfGC-WEZ z6QsEt5XYD#U+<^&iN5H7IK`wR8N>1VPVCe94D}s=;{xLCvf=C`Bl@)3)+8s{|(Km7Qk7uIqOEv@;W$)caVY{4-%$`tNN{ z6&tfX92Sdt3o60Hqc%Po@$B3~`Wp$4f^~W2K;9x@>*Lc8V^qBTBPGu*?m<42n%5fsNgzN5S3OG#|rStjCl*~f`1cmeX-EZw1Jv1};f>>iCZzCAHUdUyv!MA&zc|6} zOM905Eno*2e17~+m?c*lm0<^+;Bb0@HL$kyE){d;hV7eZ-Y$U20a!AhndyfkeyMS!$Vt4*DSn{>Nv$C}U@u?_ z46)dnoaPHKcxjv@{B+^kUmDz@&J}IQw{81?^)7TU>nRFvbPK=1=&QyJ&$F1P$v!>{ ztlI6DDd~Q~CKup+94D99g(f>3OXN!D+ls1uKJzDX3(K*Adg{OA%UnX;g|b)(z;feg3Rsl=${1U z1ZJT!e4{no(m@?ZrL{6niYUY77O6;A3Am1c?+t>tLYs$y8$+UfvXS;9gwq)bpc*4H zj6Ha)7(+p0U50I;4nF8cHUH(MJuTUVJ{yM0VeVfEOSOI^3}<}({5F&UOKL)^q3bz; zfE%fiNoBH%>H#KP2}-qB{73@(?cqlEfn7!*)eUTPIDer_q4G*cH%S9i#cB42*B0(G z7aE?5qa&80t7=V1Sq+^|lVxUed1FV1SGq1kvIDf!)w0ja2bgNnHl|va1twmXtq;vN z!*zX;xlnUOSb_ILvaJbnl@M}G<+^0PudVTEndiyYq}9TM$cI-s4d3%|Uw)1`rj*>i zbzKRPU5m%s=n|@Q`^Q|X$foWQETe^PiHQKclfLX~v8I*PrY$JVRdg@YfqYCXMskF*J!=}BVW;Fq!c#5ttG)Q?6pkEh!+EH}P(VfMP`O_bd%gbG zEN|%ss6e1$pa{jf1QZ{m#6{lL0jc#HWC#DOzVyYmFPvKMdrEX zZ=@cpI+*2YG>v+T{&L8d!sXBYdpfbLaLKwp!}}z3Go-wDM^-*lQ=`qgGmfP|AEe9)Eg8=jZ@6?lDahwCJiiC7@l{nt=`69^euEml~|SBNN& z)r^1+JzZC0Imr08SNdruWqHuGew)OalgVK{pG*0wo*9pw|$A*O2_7xDN4685aiq{|eua?=5V(U`t6~;SmPMtpgOx@RlUat4EIdcNK!h=M|#n-lo zVgdY==N8Ga&3@#f|6yqVCsX_njs-;GbF>?c4*GjbWNlLRv=_z>E>#a$S6dI;Gjk)* zJxu+Cx2)E4J(JdVE%}XwJ~#qvY!crcyN6})*eI5Y7E5FiYe@(urhZyznB3HP8tGdJ z!irnSwS)aZ6YpF7%chVih;jP8BHm~-<^r#gfR9+XPDRz{8xITxf1P@J)1<)Es}$kW z*4Ork^6-g>B|b3RtWuclVZv>;Y5I;?5MS5cLE7H29iPfYeQ*#awO(=cB1c?J1FGm5Sik}YK4pOj6&eeTMg$WeYt{%LoMEfawtuIVFB||b54~JG? zvQRiei@n;*sl=zkQ$LPYGi7=?;IB(Z^U%**N+xCqCQB}wP*FZR%!rK8cJz#Dd!M#X z%$)awg-Gspt1#<8l`5EE)8CVDMPL?&9yMH&$J-lsKC3m$vdfkdc1jJ+f3v(N!WIyY zzMT}BmC7k*Fwte##a4MfU-^p_=){^{sFt3IQse4SS=YO3Q#6T|ElBFdfrZ(n*knZ| zN7?@sJvkJZs?$L3cORqmWpC-odRH)8gry=FQt*M8fJZTiMi=2z<|Qe z=+$^KRMCG%86{Kj$NPa!y<;4=Z<>D(ojr^B+g?(Tp4${0mB&7Q{3T)$K(8^LM**jo zmH!8=UDo1|{p(RHrO1q@OYwTkFp025%-WL#nsu%YoNyDdLI(Jr_|8Y-B^n&0{!-D} zD;whTYs@$rh$?JVZ+6do5eJY`cjj#Qvz&GG&$zM3s~rQPm{oedr17;4>79eS$|y@R zm6!GBHFcIhRo5VmuMuT2ln~hXk$t!UHND)+d#2xpdtc1z=g`0LSiUZ?!8`|$%3Dy& ztxlVzzb9E%^ne-AHfSGG$Dh-EqRUlN7Jn}&evNfcGhwpFLrm6vqbJVQ-Du{e zBLZ4ku(TUOA*A=-%yC$Yn(3cF=eLBeuZ`@9^`WTIUZ`dCb@)2nAG#D+dzdCmo%SGs zbmn_IQL*wtmu8~*RsREja(Yq!_?%du*SyTk*UhyLu6rX@w%qCG7cGlei-}zi|9RO7 zeZBt*lvoegOjmiuXpd@p_k9G7#b9X$F|8=tYiKfpG$on^qH?v>=$^q^a4Z8)(?G68- zA@;`T>OaKyMhPp#>prq3_XX(}3(g*@wmM@9MrOs9c9o>--()gz+H8-wF_d#AR+N|( z`9P7m9*LjL|7HEQc^|G5Pz3x$06LyTUf0YPD-9*rfzup2&SCL*kiz3JPeND`8COh} zVC2H$wDxt&vvkV658h)vOclH*JD=4VWHCJ#!^#k;hK zZSIzS$u61=kSrb-^b!QJ^BvLhX6E&LI&e-za%C*o+|tnBO!tXZDRp>PD<>Ma;fEVi zqtAEadS3qitp*}OkigbIdW{rFsKV>60*t?$4p@+x3{tbqN^Q=s1Q+rGMho&*UiFMq zi#`f&a~D;;bNm7<-qJUa`U!)BN?c7<60`SF5}6e_M6c5tWE-RcY*Jfbz4!aPeqKd~ zjHcHNfsz0+GxC|wfJA=VChf-TwNNHela*R==?V#Rih9WRNP3zhhOsP(5?9f+&s=Ix zqbhHTpVFwgMOoos^noa-%pXs^(;kjN%TI~NRmDHgDy>yhHMZE-&aHgr+3Vg5Ye5#| zIzv8OiSdSjAb&@dY(>Z zOo?S6es+4w-8=t!^0AaUgK6)!F)V%Vb6<<}UlA>L(iu=Mg1Fa}=1Cg--5R&U2&LZQS>}i zZG;+rO_Ix~JWKzUG9X`DiEWq+9MQTw9k`->gJZ|dvWEl?v1~6y^bAY+sdiK0h_O9h zIY03}Zo6QoG(Ve>&<|v8*hl!Q$wHYi=hg)V+J4+d4$NhW;6lM6ho7cxK^!rDhr6y0UfF=qV5j zr^6dYF{%Au8rOd@sE% zF7J1(^Gf=V5jbMqe${x|de?J$_IRM}-M&hg6Vn#?-)G$aT|f)e2D0R7af<{kGu2Zt zKIIm?_)}qcc`UCW#wy0XEopE`rcgLtl)hKN&K>%}S|aqrx|*@J?q~5N#mE&!dEDo? zV%7)@oZA6XBJ?GessPL1m z$H00iK5w5Hi&iD0CVLqN{n@Ix3@iaL+qnu0c<2e245|bP+~bN0@BQ=sXNILmqd*j1 z6YHOG<6R@ha$EwSLT}wGCtTCoYW}lQ}Ve*G2 z>M7_jrKorp*X)fu2IdD1lH7*JSuSVP9~?44a6BDo7*Px)b3A|fW7tp8Pr7Jd;oAGq z%$5d4Tn8#5q9G(;7-A0*2uN;O!}nIfi(2l5$|QuMfittkDkt2o{BJP7z~~$BokWCW zw;z1&(RAS#i11;?aegRF!n{Q=z*$Xpb4J2j1{0^>oyFXe5Wf1%il>OMKV}Kv{9~#X zCRpu}K+E|T^XN143=a3`_xB)Q^RE6!a~T4Wf)mk8loaF-CP#d>=g+ltUCAQRE_+JB z=SWVWJYD2_=SW92Yw9EyD0uo78F*ZbyoIYYoyQ+pfD38d-%mih_$UU1niTa^~pXu2)9KE>I>Y&v~Iu@j5m0;CBTG z%*6S9kY{w8h$o~=R;1+M#*ZLL~XeoVm&Q0+9vJR|ZH^E?%cS1vNO~dvl@uJBKBLk_8YVB)t7nuP3J&=G* zZ&<4_Sz>iGvV2d2a}3CGyr1oU61m!ybsWOfrkX*)%!oTyT?JgKG z)*}V5IcR}1%EB+;A0eH_QP-wdhcB^yEV#N1NGmM&kWahYQ6xw~FJ@wS+2Rw7ZXOYc zBtnd1q-i5xppBT@Q)7?~<|JjB$khS3ERKKjJtfC+Bfwkv_A6E>TIzVUJa=xU|A1sf zcbch+SL^9QPG`aSH>h8>=tGelg0m5m{FUW@SEkOmb%0Lbd$*SIGQFqD`$Vyk)9^oP zXQb35Px};k599vVB`-5Rg{K!@UCSM*uW8?(?frPfy;NQ*H$>XTPs?8`ucgJGR&Kq6 zjlH_h@&Z6!S2>rv?cKP0zZdo?)hqYE9^vRpc~zdw1w6IpT<|{Mbxd0ScXa&EO~iN9 zvnU;i)d}k3&x#9J+qsA0$ptgdqU~{CwoQCq#N${)O92ULG)p87mo%J1luci%Ee#2O z4$bH_wuh9w`b>!LHU`4GTo;FbNc~&kd_o&R5bR-{(sNO?sG1%HueOGwc_Ye$wV3ZG zL{*J16%%u)9v$dE61%qS45bmPTWE6jfq*Tk)i#;O8^A2UYo#B~l}D1La3CoSn4JA5 z*5hOU^P`Sx<9%J9_D&Sdzo{&GZMv`;hR@ldgNL16qq>Qj-DOa2FjY7-iTGstF#V!Y zF-fE}(B`Ica0*BZtf>yE$*{O2Gr`iH^7g3sELybVZQ%7TY@DS5fW*LE&CI>=v5z-1 zkpG6{M`FJd8lsY)yjvDh-8H%YJ@0Xck*#?VLP9RMKp;hf0j_2x=#@xwJdx*+5)hOi zGi%noR5?@q?*mpJA1bli3ul0CpDe0JQY=ZwIB(L=JhAlUL+e+SUNc2rhYka1J=x(2 z%P>hU^j&pvtq{LEwu60~WVDnPqK5Z&XoZZfS{+Fi zjTRXN;^R*-0poVn~gOsasjViGI zJjArQ3eRA=X~F_~j=(&eHECdW;>u0GjUz})o_ekUj?Ok0@(rnGt{jED{1z@?$TYff zp^mnzDFysTbrhW1)-d>Q5Y+xlA)@h>uo})ltT$ko;gbpitPg1i&oGR2jwoGty4-Fv z^_o)ww(O}Hio^GH!5dLFzRzbYA5&k|_`BXFN=+n#1c?O>FB>nZ_(Z2T?)Cxhj8~~D z0V4DLz0iw-hRY$8y7XP(szE3wEnhpGwA&LtjpLFrE}L(8lxpFz+d zHHNPw{Fu&I(vx8s?4I8nmjIH&&`;v<$DeIfH~kl4hoXcZz8TIZ;?D7yQvwRp1hO8Y z?Du@EGE2}$5bN+tt2o7R2SyhL5qIbjA%beOH(zcD$5_#IP7V5Be!`sc$0BPhi-GAD zkp5ro91|n2KZM#5Eh;Y8z{WR3%R8%Q+)5AjX!VkL5+_9csT6N)tBh(g^}pju$G8z9 zH2mSnAo>38^{LbM4ZzOn=D3}dd={6EzkD+p+a!DmVQ&o}Zs&Vgp>a1Xa7Mnx(EfV% z_-YssOXjRU8SYao*V6aIdl&flM{Mllv#%+BsB(}&9#OhLpSP3`a_HD&pgTk^XR+45 za}tV{J3Acc5zu**U-Ca@*8gZ`V!r@!y*%)%BdpQZ`#!hba(3j`U@o?f9v&gtsx&|u8~ZGZ;t&fQD#gtyTk4s0b^+ciQU&P%ko8XI+vgT#O}lTE ze)++JiKma-z6IOuVhudlWIo2c+eEsVU`JLO(Oi+kS2H+r_oS|Z{KPk*_Z5@k?09_K zshD_*U2Jh`l;y0O+G6%{SNhmGRkCT+;~4>oN!-p!dp%0#w#iYUoA2T&*k;ztMa#t)Bn==uP6mT;MEuvn(^zOaw;S>D9cH6`}QmD zU!#qBB%Sn@_Zi1ezv;%q2~It5`Q79(KcDH;Udak-z&T~I#PQx(i5-&SDRv(RU#7c~ zGh@8R@c0GNWgCj~Q_w!$_i*pLzkJ!F@V}&xjjGwyV>yfzOldi3a0Q3!kdoG-MBA@x zw|zNL!AD^5Fxxp&LffgvM$OS#ldh=yg`?#-?P!4_SE)=1=iGuw4%#sP1|$Io_~fGtdgg^_fu8Ep8mBI_hP=Ho&DQEBKL&uc3UhUdm|7!2)5(7%RX z4f(cW@AhW)?hg_G{tRK^iBn3O;m>tj)-{JOne!93l+~~ z5|yR?POJMmGAT@`o~%+t`<)z51qwGN45Nc)qqOxoIoBo55#K9m{$_g3$$hY0->%mM zfj_o!t0z4D6d3iPtd7&;*5cLPHq)Z42a`y#G=}XQj-=&CV3K;^x#OAqo&d<#NR)9e zf*AOb=X#AN{W~Vkw#j#`yZ}_Cwbe5p-6OX1-U_~WS4_|_DC*>CLGq#gqyH8+*-5k zc7!op5GXZZq|%nst*m{s)a=6-u)<5PI%q4>0^*MZ$Js;Tr+5FhMBtrVRwQ*aDiDz7t*h||7FJbzpe^Rm`r|d z3sXI>SyS$n<=l0GG~T|3*t<`cIR7uAd@yR7a5X<&RL{!K(Qbz!$z47QV>Joo6O$O{S#;Lee6o@XQcCb&o{U>F@NRlMOv#dBsj_)b zs$atERaOPpvoiqCS1P;W*t4K7)%r=c7uflin=lt|%x1^U@I2;_`?v&}MRDqa!6V^T z668u8Jbtthx@X=i(t&-L3;pv#@BmiIQP2I%mn&OhOT^B!}7PAqvf3>ji%x+Ka$gozZJmpUqq_`6H^Tq0_b z@cA4NIAt(-wP6(eh;yvE7n(r#{VrP&w()g+4tu!>vId73_k{|?G7;A1mMZLn3b_B_ zNA49=uPraoJh@BhGonnm1sVp}5{ES4??neH5ANoTD*q<9x` z-%tbOs4JYG%l`3oQh4EuH!jsG++Q_1m28yw6C%rmAQhzJb1j2&-nPw4+Czwke<*5{ z@I}flUY1;~Sg&sGA2YT@v3%=ci4ue^dew0qFm&Z)(*xii2B9-&-A(kj zn8Eq%P-oyUtQ0N!pNU73+Kut?y2y#(Xh*;lgjjef=mchBiKZC_WFgLZVh!4$Ac5he z7-|hK%v7W}*tj)V`E*$|lSt{hEsm9wKJm`LE3>GO;j4<_Z^Jw0K_cL%MCL>039G|u z(-e8uZHL&^iA9OWW_0h%^Pswf6od6l<;IqSpFW)1kMp{5T81$?Y@CU~ zZ}fOqL13uTXGzbefD2B-t!Asn(`+V4ybeF5hDSD$krOyJ27 z^eml}`_P)dXLe?0x-(LaRsgfHoM4N=RUp!M8gsfN31E7!Nw4XCmT1nI!Hg)-JkqMF znsJ+flWLfO@+~&&aR4d~?hA`ZW`oX*nEy)QTjbp7WfAa#_KDmiwrr~Ipb;-5XS!i# zR`Ru9=+vJSk?b&4EHG<)hkS{z_R&=!Cy2zrLQSmB_j6szTGim$d2Rgij+M{<`=4uyPZ*!5lM1%fh=*k4Iin{hDdKj(Gav%GKv|Q(^5t{wMbk z+m2spCN2%ek*qDI1`{IVgyW~YDx)o zNitpQpk!RX>`G9&k0%G}QGKBe4+b#Px}}O>SW@B^qS!?(R3*>{KWjb>$|COu`KW6E zO0}mfemne`yzi?2fUpDM8*L}AQeXr$@iXWMcZOS7 z4mE85qNxX#nEJuhl?4w(U5#%F-l{i;l+lpH_kF}pn zjcD6%>bQO~Q~>B$Gz95;!GAO(in zl|7#l5_kkhfb9LeqL9CP&iUo;ddz{lJ46VhX~>0-=fQEzzU%1mp7SXB8f)O#6{BKm32t!L@$si|Yw3#QCUu!p0g^Da_h)+sQ)t?gHB z|9H}#b!HjOJjc96q===uRVzRMsH%SPGwhfgX)B{q|AsBSUt*!5>PvP^a&zn`c{vF? z;tjB_=Z_P-7RGT#OR{$Rl)A$jy;LNx?6W%H7Y*3G>t`tQMG>?Uc7eGcX}Rt4sIhMv zb8mC@u{u42xLLaPx9IDiJ;9M*o}P-So$})YdR&nu0Q@|(GsSAG{8Y13%PNF8C-5BS zMJOFnb~EYJ*Xn9A*h@mXoBwm>XFDs6Ad8Pc*Ti$ynqVFHmMZf({(bD&T0)Lut3ZC= z#|(4gT=W0TaRCB|X?VoA0e7Ozr7b`ax8I~2$(jHv5HtVhcdM#4F>+nesKpax{O0f! zU+ZOyCi|g7P#R1UYITXU6xZd%q+GyT>O-Q9V#lssSV8U(`fwrk*%YlIKYoyWf9Jc2 zN?}X%q4~p)OG!;h&k#{bS_z}UjOGi&3qCc8Ozb-gC!><@X!W|xxF5mfU><}I(7#kA z4T^gF&4(ZdM^*u2qh^{j|84YSskii-Et0RY7B)Ie2(*rSggkOU(7dM&G2DsmVg5VU z>KKJQya=4qw!+TCac}XA{!gYA$A)WP9c%ap)?g|~&J}|gUatjVFqn3}BNRhWfDxL= z65B%1#}dKyspYras3hPA=^q8w=~8NzBoxR2Nrz;&(17YPzbevI5Dvn;ea{_Hkve2a z^%Whvgv__^lERzQdyHA?1n3Q5LKd)qZk%0wcTf3?)Zv>>1lJ zF5nr?<``fqI(LG0W;2p?1*`GSDP|ODobH-7nO4Hv9rw!%hP^?g19<|J7kW13;UnP) z7opb!ofHlXZ;4`8pp54hwhk{QbW{cc$h8iVJ?CDUDtX>rdVVn1oWW-e(`>m0)OvRn z(xS4*40~QCTHvsQ!^_r)IO#Y1u`Rv)>cJTWd4IYK9YQOkKMQ3=&<_Bnv2$31c2hd6ksjswTsdhBkVVlzscs*-d_mb5eNWk(+iAZhi#UUr+Ypqe z)7=XUqF@U$%Fu(yl++Nakfz-Kt3PA_z|dhKoik53=TNA_@34rsismv*q);F=*W@?0 z2~s%XYM=YZEa-49HsRV3rG_kUm`jmY**2PmB)fPJR2-nqXkrtfGj)Xy1`^5lsZK&s zEqXbSMjqpiehXMpV5?I#+wc+Doxt56T41#5&DUK+?zOP9AT#Odqku z)CZks?;D<;She$;h`|ZukjDRw`2T>F|7H=$nMV!bzaBR59rh`g3(V%V;T!z2IpzrO zG_oxhNqV^wOX9P4ZxAElxB&(VlWz3(upO|}7hpXzbLq;5Z#dn&2i@3mRctL=6s|1y zMnZoGfjL}A7H$6(e#wm^x&?J%a0FF9p!ajhDzKqur2&Bql#pFQ1^|9!96!#3ZY;DUlsNEO_BnJ|V)h422+r zV@M{@hIzSI6LjhXc^q1MxDk2GQmF~_EV@RRV>K9XG``6DrO;K+B9cJ8hzp{Jl(nV6 z>O}?!~tW?7vD_KncF+$7ccvhoH7@Q8@nu6oTzC7~eHS-jxauoq-cY59=t%oB9 zt%2)-D*@}3(Tmbd`84F25%=m@jdtnmL9I_RB*ULX*h}KngPnbl}k4mnnquEr~dy|BiN{Jsd#SEk-Z zwk(kwldLZt=PIc^d^{&Wj-Y8tVwVvAdA%Z%a+(gkINH0mPG2S45o;!Jadr(iORXBu zdReQ249;fvQS~J^f%}2ug=_UboQP%mcLKLSjCXawP)_KijTiiSsjXGHAByIeWUBzy zvaug}_z5*I$EfSU)jSjm0QdV*iD(vL#f6OumCw4rB8O)9m1{+J7AWpn`efr$MCK7p zfE}YMDlFAFzX+N1l8Fjf@$?tYcVUae?)D`4f2(cEGs#N3%AuXWIJ4hnTjsTu)c{2x znIPS3zYhno%EB`(I)_4aB|v#$N;f^8t0=TanxQCT2Nl1)a4pS&qK}^ntFOD56^W`w zP(o!_$W`b2$;>x#laE8O?(s_0W9t@sBd{cW_{|HQ{p5jFSdRh7n%6$NECB&9V_&`| zGIMc|rPo}l&VpgK0o%!jg90j!m8O^dPZH1)zn;W>*=5v{742h*EGUjFsm9-VN-RyB zQY^sZRL9=IUoYYFuh2nT8m6{via?DtpxE0><4ylN4*11f6E;=8@~7g#N{)KINj$^RuLlFtQEwLJm38_3B}i+d z{GI*W)t?{RUbX@+H21ueds#N#B^$6{si8$18V0$U8UjKtygPX3t!}()*E9FcBksaJ1^l;Uhu#DQvmFvzydO*^Y%@Cf6VpUB2S=3+y z-Gf>Bd?lWrDg9vcB|**2f46wluI8&`MpmES5Cb>FwKF9DOM{IbL9t%W6!a>E#NvU+ zTAhjAo+LBucs0rO@%K!CtW$r|-hJ6GMn28O+&mOc3T34FkRWuYT-p>+=8eK-#IL7C z0}M3ZDv>!|axS$P+nMROdKGk97-v2?h8~H%T3^foAISb+TU8u}S%~2GM@?7vExQp< zu%1+OqE4^NKTHo&)5Sf1{tBxSrYfn+Te=$?3Z~e^h_|pGUyOHMH%yc!-+KcSSvJhV zi%*)0cN}tc#VhG!fvl^ntNGp{AF=)4>R6Cj1W5h{6OoWF`}n7*`_9Zk-Sss|nmY%J z%-~r%Rq`wdcwT^#L=5rC!5%uIm4m-50(Ed5f1WU23WuXE`<!Z14YYx2v}7&Dqfr!QUJaQ z0#l{9Dbu$Z0_Ya(MrF=L6T&7HE77PUQ0jO32eriWY1QJQpp_!7E`*z`d$xl@-zg$K zh&j_?9zjwd+e|gv-~cNG4;$Q}M*}@{R#IfzI=yQ`BDa`s>vs3fNv<9dDc#5WwDGWI z1fS<2iCqi^)}TqAQ4*GhPpc+`c$6pB4XO{Oiu_>;$%$J-cuQy7jSBDZAEM*@JG{3`!1{MG*IsC-I@T?B>p zpx?d0w|VZc4&vE7tZc?Xj;ogOJ|@-@^=6<_PgVug`Hm(F+47)@nxaHY!k9LQFT^}I zuUOilw%HF(i-^9MPg%N*#?Q-#OV@3W5ZU(`V)P7la{oktQoLQ$SoZz;keV*qXAr_nU(u)yhaJB zXD}P^AoEyB@(+LhFTA4J4}PfyYrGgr&)TNCZ=5|pz7^9x8XCCuj#(U38j(X=A(yd} zRwP@K%mz9Y#XmgCn2h=bN|rX9XLx`jdau8&Ey*PA0*N8mn>nY|ISv1C{l;5cc+qu= zZXlu){-VrXtKz*XV)^a z3|U1?-3)lih!9n@Q;zaRN{^P@^^fxzl5?gfg8E1kRLV{k?Q(^3VY|6<$lw)bXIcea zo2kVG=1t`1EKCT9I$N3U^~2^J|7>)&t@wN5 zI@0V_A&;9t?uD)L+&M#_rip|*WaeS5yjZXGpp6|d&*F@hvgq26*T?Uf# z(rCcF!+%zCad`9*)Ae+jXL02{8*U^jl2#yB&QMx`DXZcUV{VxQEe}x|T~G&E5>-v- zMqew}=_d+)Ad`umtU~*k)>X`@?>Z{88?(sh z6Q;{Ssq*k;GiL4+IZ<=N;_8}eN4o*+`v7da&v+KFkhO7^qzd-o~XDvqk--1=S_&8xpM*K9#>} zxN^HUWMZwAUsS*kPjkt-O{Y`ks5;z&y=r)Z$=C}u{S0Ssa~t$92Mv6zCGJ8g8bD3- z)>$@xfyPE^E$Q~6X_7~ss4otw3#P$)u8j{l!#w1-Mu9earvAy$H@l3YkoaNBlxdpd zHGwJ3V?*>Ko$$&qDB*hZj_ap$mC?Y+6lH4F7nzxd1fu<22VaV}@0pR)25uoF7Ra*1 zsj;Cb#Wb8nA0K1|B~etVJm?+DNi#%QF7CwG`eeuUOg)4wY^5#*F`1np78%Ir8O=6zCXu}2S zkLTY=BW<;UXT0-B>KK=VJU3ASz`IyrI)c$g8MG%X zj+oL#Kk-Y9b#vNQW&hO56nuPQR*@oT!{yN?fA1N~WpA$6OX4XX1Tj;ytY~u{*{Q~C zJ4Jktl~^H2eya7g6k3y0%8ez1j@!UZ{xVp?5CR+Wl?jqbM3)v8MBjRcpaH+aL}-wr zW+euU^U%R`5fgh#6G{n%Iu12&66d?;I#&rb2yB&|Z!<&?{*ro&pqMKQ^#ovd9W zl%5uMLcY^vC;ZMOmdLi_4JL1vi&VVkiT)*wg9OB#v!sj=2c$_NVgYeytA)!O3(pw} zSAjY2KVlhWLcP6P%UsWDJhyE_ed#tJB15?j3O>nULqs=_ zOqvM7Q4uHV5kSStdo_L-VmZIrmi7oaHCzn#5CFkGYzhczAF zIRWYt$D$#lMl|pZjoMn`W6BN0$5V?@`_Ol?TZCv85V{)w7}~8%IYtbCKD{bd8D@T+ zN){Ykqh(}p8MicJu~LPC-P<@VWqU98MW29KH{pJuO^cn?p)(3s#{;pFVx1Oe|3&D# z-Ne(zc@sPR%13h-dw%eh1bs?RArMJD5W(o`5MFydqturT_zz1DbdW zR6)+WA4xqYzaoDc#vii{ewlgq_Rv3@|Gp&v9ygE@Ts4z7(?v*`28HYO3AsTS!or_) z0ifwLASTLwDr}l%`VZI#%}kB=g?(Wkg~rzB$w-pxn}gf3ySpJz>QF6eD-3=jeIbO* z%aoyg6!@PX_WqMg;ose-zH6KY1f=9w242m#h0BD1!r3<(T>H1ug^n4xz}NIZ)Iw-o z8?6zok39TXJ)VTCHD_KyG&BZ6(k@;`f;y6pejL2dTpjEgG>C-;@zG9LWFl~RX=7b3 zc*1EcK#L$Me5hSKuA=Fe1DfxYkl-;WpMBsbEv_O*Y-;YD!t}Z1+B%g6$pJHDgkbDX zb!VIojaDmi>x-+q!new5UbU(!QwGDT_+>}=t3;)Rr?&oI>ouK#j!X+L0F&}7n$DHZShb>Ks56n-j zU=<8|A2D=!3xO?4l9?3`XLqu^ZB02vs8OXOW0^Kn=P6gAGFnYa%IF8ozGa^Zx^~r2 z>fDf+lEym643ly(fO&M^O@w>lm{J{7)^|E2z|_qIEWSuOl_C2hiYdR( zv3V(w)9+;HEF$7ON=?B8kpxe$g;VLl$2$Go4RW#R?Yx1ceO6amnC$6ekjLx%3v8Pj zr?@du8{xg5`}r%cfWG@adRJfu3qZxgg_rUe{5FvScN1U4vfhvHUaL)vLFvoF{J+R~ z%*}^w12P})f#qKL#XEpPTSMZBE-6kzSd|c0kRxQ{DaD5jLIKd%v|itG4`=$5XZiBl z!7tEP6Wr5TUMC#tnL9e%Idfhe`@;57FIwUX*s!p^B>{I;SN9@)R-n2y&*S9z zy!@g;{VfqqrTa^93p2M(0UF5KLs%*&+?gquTTl@x-JNpu7^FwiFaVAp11ATO=ecsnh3;$5^(E zm!dbRcwB6#-a}+YTNLaIR^wi&UFmqot$6 z8l@VhgX~F*x=iS)biBO#_IQ+Dbeig^-5GYd7Q`^L%+{Lr*niR~nWZNS1ZQ(DPw~?- zY{2M|B?{`qX_~$lR-sFqfapKg@xXSxqdlN=Ho)QBQ#Nfp)YPzGY^-3^?)=%}k<@Y< zbDh=dV1hTF?TrmVx-y-pDe|0UkX%O0+xjGeFu zEFH6g)H%h4?7&(yqw2r1Yhii^UkSCNc^2XnAZ@_s5 z^zE+jj&q;#;dq=|K`~QUPxQJ%NyXzY&`tGXSGZ(nlSRB^Q$;?`^-yfW~_4)IOk6^1EpyNK)w8`{WgY~>w!bW@A> z=zCGh2F@?C)(Tw=;cP-E#*5`HA@jXWFL;dcP28a^jTv|rwNsXbpltoXg7keGv8|oxnVhAERjZG^f)W45IrKl+nBY!7fm7^nPz5^g}qjM3fenL^Z z9Lk<#9rSTm$LM1RM3MYG3G#oC5B#@{dZof?xM4QBV`f@>wJ%Y8Wl7t0b_>0IlS4Wm zM%^mh(-BQyx}4#XvVLXnzrJAXS)d3kQ&~h%3OubAdTJvPt*i14u^XOz$4>2)$M}zs zItL^i8%nm78ouP`PQ1DFkU_(1(08UNoHH1YA`@{;OEE1XJR4Cw=#<$|K*M9|pj&bP zq0T|?)OJ!Yrs{}Lzh-UcJYyW|=9WJur@Q$HXnR>P#oNryHsUw2=a&2wkiAtaE!rVd zuu|4o-a9?=5niO?Z_u;$Tn zocohqiRtzF)pL}~Ul^d=*!&bFcvP#P>ha z!yK{Zt&2A|7!Smd{nyhqRTBnX6~y_!>cP?-oU8rHPRO6dj>>GcY{C35iNS&g^l9)K z#664Z-bxWu8k*d+>>Rp0Txs!c@Zl!W*ghPAghP?L@P{KCt7x?ZY~{Pf;vs{E!$;m?Pi{K_jxxaP|vkXthq zVrXPy)-9@CfmO&1sSSS8703`~Eoxqw(juxqgmZ16WRFGqtxjWTy61n)*NZH;_{*GJ zEKekEh>;KbA=nO>8(OiGn1W=>kl5S>%PSKR6G^>(jjEPFdWQ^EJu4O=zJo?%-D7YB zgw#Lb86CEmP#jW18c>Ngi}3?3!D=o7sqB)Hn=s&2u4Cx^y<=(MXmhbvZL*dZQ>G#T zX%YbkDq-zIitMj$%@BSG+?n5)_MFB&qH93Dyd&Gv(g#8$rG_>Izs&AT#77P?F$c%1 zYSm^)$&gUu{1MXK*ux!O8R;Jtu(hy8$%xo)#MbxHK@qi1WfOGnBLe456&r&o4q;FX zt>A~VWY2h-3*t0}OpBqUVDl&XpOAMUx!Cx;C-x>jX3$ZM&+>((G!&wCgGLqKZaN=eEVl1g!+%58&uyD)C`s)AAsz0_Eaky&?{R}`l8u_>29W}HeEtxr0-t}L## z#Tmu++TSHValn3JQu)7kOZtD_b6u4HKTK#3zA#v+9f zmj_Gcdh8B?jsf}B4Q9K%GIC+S`95eL{(d3KTvrA{;5lMfeYSPdqoh{0wjKw?)2WDt zM>D%RmH{HSmAweX7kJHdS#r)W%Z<~tH&Rp}5B>;G&SDZv@~%mGaK&NCj{hCdmW=O+_8fz8$YeftY~duZ8dlPp=8t7UFOBch-O3*n3DQEC9<f z_9XffZQu1(Q`tqy5!7&^!74{oDJ}k>C|sQWq}vY{BsQZIj9jSO5k-LbF??8my}oAl z!3n1UO)=R?eWC>0lqB^fW%&iBTq|8MwF{!2+uRJBkWRQA*DLvl+1EO?nfZKb_lEcL zi~4PJI&=rqj)j4(bBIZ9!V^glb?CY_{Um{2nkL!Fh^^v+cUP&KXz|Dv+zBEC1cU_- z1V^RLf#rA+xnT9O1_|R=VW#`jX$kj59U4n9^1dqd1q91gLW6s_OFPry{c^$yW2&@7 zbMCwSs<~E9M^;bG@e4YgMlDEEYSMI!En00D5kMA_Mc3&U;WWqP9%cqT2;~fmH5iT5 zZ8LLDZK}c;j~6?ft`6dnyhm1r>I+4WhsE#->++L4D!j2$KnQXj+%*C>l3m(Q)NFyN z&CbmEjB#`MgkO!cx)v6IC8h9IraOCJ+!a8{2?T&_n^8lsWR0GMm$pZT4m{0y$+)*P_)qo>LWZDrxXUrUf^*_WcFE@NnsE?nI}Q8#2|ZDY-T@ zJTE-GGk^d z>+E`T4Z~P#gv$?p%{8%ZeuVy-{{Y@^90FFlRHkXxAb#`U zA+NX%;{Y zRm(m%wMC#gdf#~yY!+o{fCO==ri_Om!4mvVR7gZEt{;o`o&-~N)Kl>gTRTCXX{HP} z9rFDStZ(50VN&5(l4!$Kc@V?_5{86{rX5o_T4-%o+U;ah^8{-=vmZyzGoKFo-EyMx zbM4g#!4j-(7Mm)OX6q5WSIYJ}M6=<_Y^0jxd9A;jspV~Asu^J1=O5T67qSqToN264 z^#G`;Yurd?hKb1vU4F0cz7Y-H4EiGd6Gh@XGfX!*Is!XFr+!N{fPeLfoVXwoA(E2F z9cHu9wu)i59sAs^B478ZLdbB_eWrI)*p<_7(a?9+_I|v8hYk*l=2j!^^Jn6re98~` z@RO-}XDOY?kj0JJi$l1sB01ZBBQ4&cyTEcxT57H9@iJ6TqzS$ysMve)8EDaE^shtFsy4_&rMxGLW{I!%W|{41{ph zoue}Pxm%tXGps>?+ef{_7gJSRg-+;N3BTTEUP`@^Tn~zHS|? zOzRV2YBfoclLK>IAEyCv>&ePlCHh(xZ6sfQK^$E)H2v5|;x#$QeUn&keDYyqYXOiQ z;u3nRH;1?#QMxOh8f&@lM|G2$;K7RW6=$5!1~O4w2U`ccEv=#x+!Vn}N(MUMoFmb1 zHGC}P=zeDTaT8Gr(KIOpRpSE9*VWrhzTF|$AGV8PLg@^PtyI#NB)LJ;FQ~WHPNirh z)ndty(yr2xW$S_xr*dRjG*$lU-pY1u2Va%&WR55U$Wh!Y5_nDYMno)u^ zh<05Lo)c4+M#-#t@=50|f>BtgKWeo6qM%_9MhA8421?W_dBBR&#XYVb?WixE?#oGS zlX5xiYrNA4OTr3v{c6OjyFkSXwjy4J90&+pW4TY_nicsB;Kpc*f%ZJ7y6Fa<4D=kQ zO?CSG`DY(-Vk7(MK_Lld51S91$4OR=*LDkWo!r{qE; zY_tKdxerH(9kFs?0ww%09)e(lzS)$B58FwPKs$9y?~11 zC31P()=bOf9omtPVbAf^Ga*S)O+;J!(met+E5oJu0`pZDEx0~f_2VH$(aTKZ{$`zh zC3tC3Ew@QR!{;I&aiL?$14H6RABM94UjX`h0GEGZQK*oQD}(K)+wDr89dvya-dM<* zF7^fjso|gNcL#i9;_d{x)T6?T`jIXl2%g^*nI;ko&9vU%o~$0k9@X9*)>an#Z#UP^ z&Ksk7o$8*wxS}i_NDW=Y#@@pi^Igw7`;X>x_r5Lni_F@+d5ntA-d+z+`1@=wt z3Ni*57xwxe*j~hrx7PdaToL;g{GOdJxYuQgV|DCp^m{U(+|(I77p(F39?P1sQ_0b| zuX+C?YYp zBP68>OkCfpOwcXA^6`9XV)tvUXi4Ga`JZ0g+l%@ue>c)hWGM|z{un!Z!HJ#iw9XC> zOBuWtDT3<7R(*L@8A`>K5|cvOS2<>`8LaCn^VcW}54AWS{FxtYN_IssP|A6*^FjK+ z%2!$Je)6rkkJMl0@;-}`uko7>MQWCbtKGynS)g*w$IuC+Yarpp)(B$Mr})H6ZQp$s z%f~Jm!d598brI)6!x1r3bBK^~$8Adm?;l=M1t1-KvV?(`xZqUMU=z{J)v&DysX1_; zzH<>#y(o>;uT(h86LGzD!6w>;u!~RajKx-*;7#ioB-I7cDD}w4@Z?b-+QodPw;?q( z#fcPW{T6sN^bN!-r@K(4g0aRHc>`5_{AD$KLZ~Ws;7{&C*|Sg{*17F;ha`yLpNVmbR$JiYc zx7>4IqFUos(WS9SdnBp_fFQe}1xV?36$#NhOa3XnUMv&C(Z zoQV!Pv7z)F{!_DS6BAa&i`^$aJm6!4H;Tzp zC!P1upQjKPkv>X~F=9CPi&f$4*!qqSQ5W?U%nuZ6HhUQEcuP~uK#F3j9jr6MQ$Dp4CEQ=MNpQ4d3z3Wz zBC~n#U{CJnV1^}}GHEqz40hpGl?k!1$~6*q;ixg0{M_#aZpttpC1rP>hCViG+*2DX zB=55(d>=o7BX7W=USFeXRRuyWfSlAnM1y@jj8twNVUeC)XP=1>6V)mi20eDXcB3?> zcBil@Oj7wnlhkMzOlgy@euQ-39IHYj zx{@zShz(%iMPr~j)#CBZgLoM_BXrzOVOaL<6VoD5)KRT4lH3q_h#x(lJ20mL!zP7d zZBoZ7*bOM%rDjM?(ZsLXeTH73y$C7TEK`T3L&wF5s~SJlBZVoS%h>L_T02PU|1PAD zHmA`ZV+50tJUUTEPv4>d5gHd(b>Q$a@_ z$ESP9t^;kDBfm&9d|DBa6IQdks`!8qLvLgs$+vCb)53S#`xuoVY~UNNl?Jw3lME@- z8l=XRu<>YhGTK<9h|)JB5br*7bI!65X;U>xL=O&$T3L&55$*VFcSBrTGl|68M}&H> zZbxyf73)fTY6;{AXf`)g*gkd3|mPE?z(ruQ9c@QJt01VZOr`~5G2 z@52J$!!75FMB6`iy;%k)+qx)j0>tZI1DE|XMSBw`FBPAkUzR3Dhc*NLt)HoGPxWtq zR}{keqn}Tp$%d!r=NZmk)&NmPW5w6s{{D~VS6^v0lAne%+pb&g<1aROpPzpZ??K&+ za({f&-F>=4+pJVr;^15KUU?e1KfAs^LO@Os^;3Mk>lOKj1S0E)uL1D0M<;Eh7FW@P zuTZ>Kyhre~q+YF41lwr3fHzYUDMma#IK##wS%zW=mG;Dx^OM2E$If&kt)k{)Ki
5Tbxz^D-+Wy@x2**FtyRpC%f zTAgWTbfQe^yHlpW=Y^?Bs9xs1L~=CuFAoTGZJH276>=(c<1@X0!RkMh3x@yr-pd|Q z;Z#j)AOUp0#Bs;g~Ui^bpytL6u@>8&5(s6e!r0igS&?oJ9$5c*7W5OHaJq=DXaQLe zNRi1v{ImC`sWL)^ZQP@T8Wj{GYzkNo`wz(j^`Q{oRj6($7dce6jcURnVUpdYQNlTrR_8jJAMT0CaezxIYG)@t2(h zQ7Du@1sRkAq*p)`J1Dl0yEpOeKO` z`Q(!7QY?XwlsIIzQwgqnQf^VI2(I~S1lNvujjnONkZ~(f=}|`HD=omnRFeGuvm4QF z9<*#|_caBAJagP&YK3Dqs%%Ul*-2bVsbb&Xq}Fmbi&A^?qB2|F6-KDV+`H$b;C*p6 zRI;JYw2+>y;Nz&+AJ6R)rL!)E+yFV;^zI1NUzi23u51gGIS!zzp0IgleJu|+&EgUT zep!@;<%|#C2(@iYb$|bYrcNm3i=_ceZhhePaupzF*+FnW!d*oO5{9`zxQ@a9LNU_q zry}xz2JhOEIR+f*X_Z{BMvd_sD`)@QT5E&86Od+CjH&KiGyXzFYHC@%xw4dMRzawXZ)VN}z}~I}P58<*3Kc-6v4d@LuW8rq|C}7GFP7 zoLJkW34p~;Nq3B^p{HV~Hzr*D!O4a@j=38$$jl&bkPW%=Y-}h{2klh>5;2GEyJl7Lb@btH79Jz z3#_uH3r4+zP@?p;IzvwIo|^4=OKX*17ha3%j-TioKgS3K??U!d2TzVTS`ZFc_G=v8 zlE8NUP+c~RPjwn+HdB8xPo=$&jXjZPS^^v9E#9WnA1e;E#L03F5L|vOEN_V&YY6l; z!oeNA$58oBn%2W#2}hyk!d|y9trTx<4OXx$7flhV{4|$YNx5PU>mZ2e31}X<6TvRgv|#&J zY}KIw^nt)=ka(g*A{X$!-xhL^Lz?xA-qTzLWY4{sS9(ZojbfG1oVpP zY2Bb*Y5iL}MN+>%AUoEC&o^x43@S8V2bp>|#A#zLv0vX(W{~bynG`RkzSX?Ebfc1} zl9netg~M+0p{Btl1m!b%@K?jH1a^bGN~0L~ggjjWs1iaaW|g+j$vxKGbjz(*<)^2} z!Jh!_F9ke-jdik(CGj0fb=|4oKV`0vA%Qb=W9g@1oYqMH-GMvvw3;K||L zea@5HJ_gCk#o?O53>fm^=FYk>0&Y;b6Wq#1Yp&`irwWR#;&f_b!@2l|vCR=ZZ`4-Xr^*YBA0@h97kwIs`@0p{v}X)6|Je71{kbK{Tf=7vU}0T zR=-fVeJ(CmMfN!T?Wxx@Gv=6e(bcF7$SYONna4P4Fe`ALruU-i`;G4t)9EfczMA>! zLf_Gm-W}-9)730Jo3}7o4-K`ZiXZU0B^)k7xWFV@4@k9JYYz_v744)lNUAp@_OnHp zS7u89w}^aG+5LN;(Bb22E;vE*mBD25!>gF{Jx7VHT?WDWa@Sy?xq-$z5pQF{RRr^I zpZLakTJpC8E`L1f>3SEPRSFGH3V9%=q<~j#$)hqVKdfv>SWt7D2KW$>h@UyhPPTs+ z>Ame;DWn9GyDlp5Z7hcB?dCcAJ+);NlDVZM)Jx5kpXXoDb#m7A$dql`lOvNSg?*_I zmFo7GOFb(U6@EUdxFR>;2G^`4B=00Ya%$+FtE4;IT33~rRh2xS@z=HB-S%w0g4%Fn zk8$07x_d$6Jzk$L4|RUt0w-1t>p0Y!hft8YT?j~|KlrQ={E#NRCny2SsWF_p#&9ed z1$^r3IVhQCRv&QuTJsopaRPSTSsZ)`R&kJBT}zd{9u?K5j{B4(zu{X}`opr^<##UMozl#Hn0V33k{v!)L^joqChc*Qn(!hUV1OM0X`ivk2 z+Bb6p-g{_;$60N`v|FdY7ICJ4#B$jfs=3P;Su0!;jN%h5+L`a-b2C7s-`vk_4t;ta zZZr%G9laBN@*B;U=3L$gti9m#Dsz6@5(!j%{bM}*=T*dzXQN-|W%M!O{n0R`Hvd5* zO%3!jet!LzN1iF%n>cQJ(|aOtDv~Q201AC(@qPWX`~0{xD_Rdf`v!==IPv&#Tt)zmblANaM^H+)Jlh7x?SqzK>PcH8RT z#ozM4D$1$55MFI~GH4$pIT2LuJhR=zcPk|9IpA+Q`FSAtj{8JgQXbg6FTU(=9e)u^ ze-!{Ub=wJ-Eo7fA6_U`g>?ka3)^#RL8pY z{!DcCPw(B}$X*F)oB#6QUhUoBowwH0^*d}d$=mB(NErC1@%diV_}hCI>HAhv5t_hf z^4Zp_#9ikL(Z#^m!I9(GBS8LJ1AE7NERuil94Wdu%X-+Mbr2o+$NXjYX$6gN{-itL z{eA|%{F%8H`W@KlFBUikcmi{OyR55+eS9Xrhz-F00%}FN*c9OUCq@+fHKk9NCGzW) z#aY?kH0Y8B(*yvAVr_DLM#y(4;mKqq%Zj%;zA@}+-Sf9Mp(s$MS+$)Hva0-P4TAxao?BwSbR#!ceCKOj{3G&k%p3y+(30txW86# z0U%}txdZCshAsc|1OkXKy=D!x$K)$8x0%7#dT%kir`rG8Axqr*4)7x81UUYq>|g8= zZUFlRuQ`cN!LTnkb^NS?7=M|BFXjmE1Qa6%3`pR=EBe0x!GFH=Tj`jGH3~j0fda0p rvTtIJx%-U7vjV*Twb~^P%qv=@6NIH&$zmkL`z0r({0Sss67qili4_Y; literal 758584 zcmeFZcUV)|w>Pe+!(ah{QHHM4RFvLAAXt!yB8U)rkzN8s2t5!69YsJu481EVJ%H5E zg3@c~9U`Fwfe=FrA%y%g_s-0{&wbwezW09p{W(0q+3c*n&pB)FwbxpowHA>N^}%OO z3YMD)@KX=IG`BppS4na{NykXV&$| z(Ku%Mk)sgEU)LkYa*qDTj5%z7QS+$h9Q&(%T=kEUPY3S8Sr?8ccg8L>Zpjs||v z@;`Ef?Ub9bnXlOcJ#`0|r;ME=%-%^R(DTV3qmF0*0zEyv;Oc>zm;Q}H zoz?!MTlUh0e*o9)ck+V&`C6
    OrqS$P>b*}vyz4b}Lg zSN)L_9OmKo$Mg^{H(!u~#=jB&*Y5wg+rN)8@NsiuJ?|gGK=OYM`Okg-mHsx&^NEiW z9R3Hr@}Knox$nQyKXirp!dSfaadXi1@^$iI4gT|Pe?8!TPx0qm8nS<|>p!vY-`D2f zdRdDDI;kQ1_dFqyZF(vyH79WUS7NKP66Gb_W9-=VSeu$PKr67intxQ9Zzk)`H(2#s>9|e zarP5&6u1RJahBFY8zDQ@ht~NGg^2!uBz&Xa>b58~`pMY~H-0;El|1|z#!aqCV zA1U}p3jUFTf280aDfmYU{*i)zq~ISZ_(ux7EV5uVYYFW zy+huxt-SBKTJ<7cXMG=`XQFmll(W(OZR-*wvgeX5Nykcr6oQYEwukyj>-@(pi|##c zK2)VP;0p?CgD+A)W7wP2@wR|4==#f3h0-RY8fTK4kunzs2a(8QDWD&5eam{;1bZ&_ z`FUGNs_aujG-X5&8;ml!6M0g3uN+=?z^h`S=jZJS5U&Fev+3u#40=<1&)!g`#bBP|;*4hO;@ra<} zB-4lAQ}A6DIu5%4^qhbhySTalRr0LC|8$A|kB!NBi%5>9{KGI>5i_uaqMC-rH3B-2fFmBy|vofI?VFj zWL1xk8abmcWnU@2r1@)z`x|GA%XYNga=M#Ps>jz_59*!4SA5E1P1eiZ zOtY7JEjC==4IEBSiT^ubvdbHOHP&WW(R!J-u!EseoH}&S_Q$KBZ3_^LYeS8L8pJ!tB4|Ud8rrOVu!Se(;_jFN$)wSG&KZ?BGV@sA;QI!NAA@XC%9=Tr2F5%9K$H*z z3VMB58FKxbVixV;dgiAV=IGV(3V>yn+We$j>|emp2I_l&km|$LE8kZcJEh04bb5snq)HV%^Fw@)jNFLsgnm5P0^} zLi-A)u5(wiG7vj09l|>O^s;4nN`m(^H#Yc0Qkd|Hm(-wP0G|uT52?ll4v#BTx4yQq zkj`z~reAMh%mWqmj;$1Dv3^)zQiWI)@qtuNk@BDCTJxuqj-N6P!ZdOxqoUI)mWm|= zd+*IMP09h(rfka-2)wRMkz(?C-J0v2lh>xz2f!^_8uYK1Fa6L?8R1E}!qpj3pp{u} z>E0%L^C9S9F6yeyXhsY+D#mG+$G70rU&n5^#4nwUxudD;i#Qg8p^6wMWCo%93l$5X zEqfyH0qs_R$5A{xX>-Q0xaN+LQyV-Gf+2;WQvZv3l@`afZ|ZVKOy1=ly%F_eOwIkd zvN{2*TC^7kGDePE_U?hGcF=m4_xI>(D#tq3 zBsG&pYnczChb_UaT8@Oga}_SQ<8m$!_NN@vap}J4QAn_}%W>{tvv zE>N+=_bw{Hc__y(w6J96-PL6aNQgR0cs6v2bExz0+1*bWQ-+q4HW#NTh!f~d2DzYb zhcedqu~I{{CPB0-mJEE}ZxA)P*<$2siYhXH{AI2A@-IBXG4DRe{169oqHjPyYJ7^? zYti#b2s5D=wuLH84%&9G_Sreymw~^xQ80%R0S7M)sIh5l$+A5~$IsMjeE=9CgC_t6 zMK%@uxNM7QZkGo|o+Pw=I7i8`+>>{Gl?qe#|21v$=cw>DHmO9hd*@)*JG!y{xPmD5 z>Ptu{6&&{WV~xe$*f8gU=`^;iX#j}+(%7?sLmgP&TVyU2UiL;FGUy?U z2Te@JLxx3@SB9f)^mMnr?P!`bmu*Nt;%}i*7Wc1R78uI z!eKaOd|Jap@Y(9pT=}HN1)I6pz^Bdw6B$W~ z&NiPAfMsYqh*cRbfsp&)ytse|SV7Hg9y93LjnW`a^=!O3`w#8@-fV@a@k@}<1LB)8_2 z60w`^!!(qpIc!*axy!bSdBHp|a~^THJC66>%5?fj~XNC1&ytDsBV7ZDR#+D=}sX=fm2 zkL4;U`OZFA%IY%-x!#eT>>CW88zD7}1w@lZRrAJshN>Hc@LfwQaM97kGR}3y{CNYt zMbUzmfIP_`V$);KpOwT8FK6EcJ>jY7Vy|QtTetPtTl(E5?e>>8DTq?KQ?7@hI8x@~ z9qLU<)n2E1BhcAzxVE#hxQNWzTF*$SKX>Q$S+maL*Rn~5%iCVzq*3g$4Oy8+QO0N? z{0|uwGi2e)`oIw^1_xxBZ{SKXlm}-}aXy3GzxruA(9J`pw8!x#>|S&S7a+!FRNuX? zEmv`JFaiNd*{118XQ`6J!I|=T4=N1X;Cz>CRKEdSVUZ_Hn$_j{UkNT8kNz=pZ#|g} z?xZ4m54l(i#~lZcFRm4kJV#GCto^DRd!EbDatE{PS1vIfN+%5a;Y}rwOzieio{sI;B8({x&sKM( zVJZuJ)7-dqQw*w5nW8C5AB_j!8*zx`=QA0dJP<`r?imbOiW7*5%o4}YC`FrYD&c? z!ujYll=ACGCSWT|Ov% z>3=xOPqVhP8+Z9C4tY6IwK1bPPDO3bhHg!vd!Y2u-H-!l2A;M7!K~};v23xk5oC+$ z*nV=TOU&AgC776I?Q>=&BmiA-o{(nMQ5v-d7b;q=ujuh%TDC}qAY9Q|HxP)O>M<)? z!7EUe{wYj5EUKSOX&bEyT`+Aq3~<>Y(NcXZ4rRh5$1Cc$GY#UtyeblaXn0>FP=k$A zC%z56A`!FAdviTw|)JKc}g}9en3}4^iMPcD|3jiGrKG5sKmM zz^U=p2*R7ykJf%B-C@q%);>H2-2ja%5!){h>XFm|1-Id>t!`XBthT>F;X`kK$Ps4g z`9d|RJ_U|}gjikMj()j{J{`rZM5ADTq$13otYG29jc05h)2@1PV zZHl)NQXQqHnn|PFHI-yLb2sPc@z#-53LFql&lVD&1p5Gnk59B7ZA!HI2HgcvntQHl!XqtYe@moRsDsnw;;kBX0lvdcNndrrq( zgcj-i$X+}ifbn{?-lQkO zg;~q8AH2uEv`M*i8}?n5ncn$&K-fAq=R(&?C1FG3+%3C9)B5%p8q|r9%l@WbiJILJ z2d}w)4^!oJI`FI)4ig}n63_6f(A?omIlV;6J3Yy*UZLS*L$1Xxp%pRxn%jfcT^U}H zR7alIYmzD}x;7m`#&gdMx)I+YL78EW89^=ww+b62P+1LQq_qNz;KB2%{f|k(?WtvkVX;|)XKxiq^^GqWC!sd7cb78z#bnvzy*AFOBtKkUGE0wcTsZHAA5SAVb+ z9H@hii0h$cnoENSskBh~ntHkP6=y&bs%MZmusm$T{zBv~Giv92!J+5XA2TY7b;H~1 z0!={LAT`4~*^@48k+$Zm$Iqme5k!6NX0Ip~+eP(9VSJjKqa--dTREWx=cQz>KpZ|c zsG-W%J0ofhaHfA4Jrw5yJHW^6?p;u_?!CF!TWYRfH6$(GDs6`EW_ODpx9y8SgsHM` zHwzhXLL0;cJFPBJQbHac%BBkviZUH`u#jr$c#zb|_PA&{anoiv7H><61mFJ)$Z(FVlB{^)IRkbzAGqv1)uU+#TNYXi@h zz{NnYzRyTiNn)_iBYb23flo;f^gEFzLG!Um&rTgt7t9u3iUB~H`>~dj*l)% zFXBN+;?`9^H+Cyf#v;oL^pq(k8`1q!MbmFV%M(rGO_xBgw}3ABzilMCOWa+ZOQ?|6 zdEC9${C@e$;NW}lsvmN>ii5&K^7rB$^fzr4z74Rqd*qtz9fTY_Drug6s?gPXaWIxW zX1M)fxnNIuYAYc(M(4mzvNFZ>*1L?`D*Uot??w4q^=Rd9+ZCNZ=-F>gj9E!~xVNTP zFza7UTH(HDOq8?MGxcD>)B7Hv!KF>&nrmMI_`}X~KsE6}-L%IRCoN~2tmFcWJT3Wp z-POT7SvOXlIuo%e6V&{^W4fquot(2yUSdJ0od}HE5yApMc^2Asc|nO zlR>rh-MVwY2;_LnU=?Tu4EQ+x4sBZ2O9??GN6BC>0hSNqY0LCyVh8eK+TkU0f zy49B|k=sqAxnR>>+F;6c>YAbFr93K8IporB0_FWUW?la8gCMt7m z=WdVAAq+md7w(J$@9Pd?)ahf;g0j`)A2FPI zCmjmYak^(70e=j2SmL{!sRZB>gbI=NO3Dcx93ZTEX~JHFcbcoQ{H*phsf3-9Gn7L; zd-+l1CkDdhQ?h}Qb5H53g+Z-qkTgbeZhI#r9jM3NHYzSs^sDVzaMn4Xd&GA zVV&7Ui=jQS!24~l%!~Onxj5PvW4j%}CG)wvg+V?T=v+W{cX?A_=^F`p%9ffs@A*G8 zv+0tR&t+baN^(r!8E+evgJD`B4B}umiEs2llDo+*qI%+2ATjdm0T(U1H7(dX^56{G zd;u;Lo$+Sv+ipXjxC<^R|C%Sye%}zbgppunCHnS`;>TX1)L#cx={Tdxiza3Ja zuD;6{CL(Y}VY(IEQq)pIY~|=H#Wfw5p@IOUR&`n&Pncz1X1~Sk#93Skue9^?Q+l4l zDKiZc>S-AtlK%3E{}uL!S6!16%v*f+89b6{FUeo$g9L{ZdmU&K?qw+I15-N*Bi;n| zHWjXDtv+=w0b>}?5+M01uWDnpypfH3F-H>Dk zt`1SNH2V`#pO`iNuae&}*BALqFni>x{V8KkuaY<{ZbAY>-j9(d4)!88*W0ZQYLGiR z*P;ChQp%Q;Ne|{+Zo7UZ@|KG%A)B zuluD?&1#jObZn<;X5E^FN5^>>?(-Mc{rv|aL*g}h!(BO77fk8e9 zSdiaRZOdG1n1VDk=5?8!_>fwVn`N38+0dShgGGl;38#;j>^6Z=eIo)b8%+%BR5l|^ zc1g8aiN0#UXK!fKkHJ{)*;0R79FYfxz_dq2Dq_mNOiQ5f+A~wSrwxnVUPX$d5{jcU zN3T~A=*J-vHt}6o^;e9XuHK2!X#hEQpE)&M#8iyuT<*@a{FZSADIyoY>#j1Sn}*^7 zVk?x5^t16cp_R^xeqT6y*i-Py;SpmTXhBqDtBr_dce(?3XVh@2^Y{%|*S=I7k0Pm# zX1y1)Y=y~btXfrz^<#;Ytn)D!BI7mF_D~GF5a;goa%-w$sdB=^y5T^~0xEX7Wb7!V zKVvjAPqRYr{ceVp!`vIyu{t-ZvK}3i#PnCTjP-;SA?;H3HP_5q5JQ*E=Gh=ZmI1$G zRBR`u{UPKqSv0yY$j?T4xwG|ET<>QgTbCP{xh5zDE1?j+DwPhWlxWzx^l3>r_gEdC zhm|OvmzOqvd~dB;+$CMNTIgTd=KsmneRh2FA|ZmSaJW=M^b&I#xpesjJQ zhN`H|VdnZms~fcvKN%JV&I5di5sqIn5~2N6lkD2^l5ghilrb0B#wFK&r1~ ze&8&6x82S4OF1TX28gl?y@2{CtT6wPN?#UGq`c8qbDBCE1Y-p5QmXr@UQ?klL&#Vn zQ4wRx&<2lvH>@4C)@4&%`i!ae$_Kuu@tE#J_4$j=6?vp=(HgA|8DzO**6-9)Qz$gQ z`n2r0fOUS$>yAFH0puXBJ%iMP?c#Z85r%N$V=bqi&jye1gGWY|Kf=~#fpeELT@=EK zHx}=;p4qZoaPV7@;!k#<4XBZv2nppPfueb2x3;;YpO*~??|oX;LY2ll(iQLYG1}c6 zhROjox6?}YB3RHY;9Iq+1p?B#0MC-*QboV1@oDg>t-Egv9ru%_2v#BHtW=yoy{{RG z&GvtcG}xqX@(ph|hq+@73AKgt?V5_$#=4f!<~w~gCFw0X*UcM+#>via$}GCFis$e9 zr}`?{g*%_a@fUSjE^Ka4pf1emP~`oP-2|V&4PIa*K}YLeh;n~v|1|Ikh>+2UJHx=R zJeY4^qwblhZcjjFz>kC1nnBhvez)G`mhTW@4??<#qoZvTH zs_5(qyLPQL)>|hYKB=UCa4)8B4dJ-;Rjqzwj}^^uN`1VL>bH=`KaL4t!Ed5^6>*6} z{tLeacFQ@q^|j{?FJ-likWBItYC*Ql6nvg35uc|66tOu^pwNOp-)b#g!eIN}+pGFT z3-4QkQ$CFO-XOI~=}m;vkfnI)`q2A*}7r=y-j5>01VDoOYek z)n2ETTcI<$TD@2|Mw&1Qm7xkH`$`M=%5?ZRN(Lgn6nzti<^XPNhS=#esh1aaT6=ekSST@YyLhE=;UqmgepPi;9AaR&$?Co~wsd_24 zhZ=yR#--hTl+2@b&a&Im9=wwp-wrSpc_V`bKGLh{mXPU0ELEiHt!_TQiteJ#0*C?j z)uE5Fu%?HaIhGT0#37OKHD1YIUb#6xEi|nZvzhr&ODu41 z6|BI~w~OT*Z}x8`74K6#*0eT5iNFAd+$e|5EDaEj`6LrSn)MrfIo@tX)AlFEChbZ*iEZqFHr_EpPF`oZo9rBH_(fu+~#ZPBI?ag!bG?c5aG^D>dD zr$=LzLoR>3Vrr3$HN2npT9(|1tEw?2>IK;tc{M31&?crUP%Z8O#snixhw-7q8lreI z`U3T`%P7ecd2wz~T4lU9z{z~JH9S+kG0$|mzx1c@E2YPHC10<&e#uD_`jx(-Q^)Rfru^WgN`mN`!-q zHEPEbmhA`+_2`B+0Csl+=jpn?TS;BR}Tcp&d62@y<`M;UbJE4@m5XSs1U7A zXo}&H6-2K(x-ae2UgQ;ObVNck8p;~?$>ojv1d+%jnZl;IISYoh4VEb%=Bc5E%E;iw+@7|iCIvA2{qD=i@6b$P7b&%5O| zXNoZlSZSopXPSw0fARDKo7_X_e5^aTnz5u#BGw^qbajU2h{94Uh(E!pK{*AeT4cwrl>#uNa=}o>ov?jNXt^*#_a{bYaO>N3y7w z2ru8VW)QjUPD=xh(sb$F!Q5SRi_**oeI(4Q_?||2W8-S7wq0CVW#=08_hqXC?|zaC z^|IjnZAoV}`6A|R+-qPfMYCuBmqks?z#Mn>s?mpl!8@Z%qgJ%^;_tQy(^Z?HYvllP z2Xoz~Ze`sAV~Y%Kf2Szc*hgcSBZ)(e-5DoaL{ryStji15T}93^-;9@-T&g_iXIS)8 zI9jNM%lT|Uq1aS;7D7y~*}_NS+9XCF&@1D0n+auV7riDSRQ5LbQrQ6ro3lZFyvrzO z1z;9gXa-nzO1J0wr?7hoB?EY9)~H%TAf15wCtm`#=Z-b-Aa0xQ%P7HHaNt5!$#D*k-t^LJ#40Y!(&bDabik$-(9f@y_&m^5X_cfa$nCPs#UyjB-+u1IV>ajacnFoW z;yUzh>c@0J#tqOBE9syP(pl24*HimQ;YPtmJ{o>m)&291X42IOz;;$R*GRw`#3f?u z5eBq*D9djES*}SmRdQK)ulJZTVc~GiTPNe8O_uIUuMNIzuG#FYB{*Z%SGp%+tdtc( zUeM9^sjM$&#ny_%dT>r@&$!4S<#l`mvZLCWFuyguko_X2z`C>*=koNoCS9Ff&wBTo znj}8r4#M3An@hbe8X~!%9vK@fQo_@*b8X$|HA%%@GB%QgkO=?ATLCtVj9cV$UDO7r z3fbMS-ukRLwYvG1pHfucKJmfhYXMKThbd(%R}xUyID4v4w#KD0i}Bla^w==>B%LL(N9d+ zV&e|4m;_*I_Dlb25)IX(n6{>P?tUYF-Y7tIlvJwRkRAm$;=b(t7>c%1^O(jMsL4@p zffuP8u`TT*1<81vUdRO9%#e=fDZL+u*cKrz-dCXE#w$k4d4-pVWG3J_>9_zQQTJi(v!z(9)bg6n#7rj$}&} zw{Oq}*R%)FtFR+Zw6dMR1-EwYVF5U3Cd>#_%&4q=Usr$>9lb>#V`03_VRtfBHgE2? zu*@wKdwWtKty$gr>SFC-M{VT0VFvHSRcTnl) z>9saz<4E59wj>=%>B1nTqQKC;flm6qQBas|QfU!52;%f|@n_bdpb$AUy!z^ThY#r> zL_-X9de%bfa5sf@dJ{Eif;C|xln0WoW>IvXR>P9bRSD2|lf(wLtSY#rSsbjHXCXif z4bjCBj-DX#;QA43g-1t&`D~3t8?Uv(cF+U$j;22EF++6fw7{I8L6`Q4O<+QeLx#q> zv@{;*@G))ia>r)k?(U)Pwh2o;ciU1&5gK8y-g4E9Pn$3-Pg*~$$u?2!FBX*cQVSog z<2hTy1u6%R;puxQ{H*yEX*QrCtcx6 zd)RJ)g4N*jQDvI;0aFO=Gj3t966{ayda(30gg!7U8o@|+*x&zBMUiS5Bb%0n!W$H( zq12+`s^X|T9Vz+#U*h!iHn9rj_c%-Eea6wQ0|tbWA&GnR^X#NWI9i;NP1aoc#!=0hu^ z?z~w`{UIystH`~K6=~4)HCMi(^Z^$foPW3{i`wjzhm$JM0++*@peYs;1YzJthK+& z_T3BQQcxu<>vH7}+eo(6Iw2btwGpSG^V5{}27mn2!s2UDh4PML`w&l&vw0?vS0UDL z4J}Zk<%{I|vWUnC$XLnKg@7M9fF6@L9PLp>?P(C`y0)%^ zA2#3#=&`yD;iJOGj=5v|pNR(TV}&O6??jc#S7uq-I`!w3+35b$3>DEsO?j0hBnMms z=<5)DRi<(w`+TSnopftN?=mX{XQR-XqXp=GMr)kv5!bNYfQ*qtZ0eEY*9l3rm9__R zP8i9Vl6a0kVw5IubV#kd5%P-jJ;{!%JzEF<1<5OyiTm-jWp&Oe04_@@G6nvkq&}c= zc|UM*ju?WL_`W(}V{I<&Q<`ISTeNz-z)s5xw-d6c?a?TJtJ;XcNLsxqg~jfvH-OW} zzKh7|mj;E)R>5NU&M5X&RWpU1`%!3A`qK*cn#tIJSHB?acF5+;hIsqk;*jMm(NK#P zw%eu0P%5qu>TZ%quhaSe`d2hpO0^L6jS8xwOi1W z;%$4CyjRfSs}R(twS8HDxXrGx_aRs1A%umf%cpy1ub)px#(nc|!ecVTKJ zpBhw|GUUGTSOGqWhY-NI^S8?S$DM_tMNYtEYRN!R+3CB!l@)c@mb;S`4&K{5IE?_2 zpPezM4no94X1kskJBy)yN;F8g3PMGigOU{|1d>fuIj3z(f?2ten?OyYHK27HetfmU zb|7~3P0Dp<5_N*H4_UJ?Aq)l`W?J`T2Xtd~J9E#q+#&Bb`@yJMmG_X$j;dnS8XU^9t0H3GB^~vT%_JIKgeXTA9k)=?WJ| zJL!Z5XX0Yh_nUtEy(z%?26Zze{m?o<^)K*VvI2~~ zzc=Guyr;{atfql_J)*A8)zQu}Dl9%9d%8Kl9(N{R!H2?%5IMqSygI*$D7in8L6;9+mHfgF@Fg5|VmXVO^9TAoZ_DEvL}f}-AFuy*Gt*@n z)?FP2d)R2$qX-zD=if?bz-N7urVPq^L;ZXKTElH2DzbE}?-e8nMU8pWLddz)c+4w?z?8lf?na|OWtYjZ2r6$ z-S*`c991~CvHaTpF2X3J5f)VP#l0zN$Sq*8Rr{N7DcTwx?NFa3`b0tW0&K~FXdv*= zQ#T6k1!g5bDO8*AVzVZ9+fXUmAKft_+a22xYeDnNdp+)<2Q@-aDfz*XSpA{jGFpyp zl3Cx;>1*$-`;xX;2{fv_90v{_F|v-2(n2hmt|s1&nJXa^jjgw=ETsG&>Qys#DurpC z>l#(d3O-<{(gns8iHDpyvYmFy8|OOaQNqtR`YHpNq8zf{9?Z&j&4%HKhb%}Wikn?! zOvLU3DGZ!J4;)oZ^211K)wdhWqml6IVc?RZ8MdKfRQ~Ml3DF|nY+ZqDRs#fGX)^-WT9IQr4xZl z6T0mbMg{46qbl-z^7Fm%NR?VvB^N%z5^l!K3-xQbDpTMk;P(>h&IGP5b`;~SL=8Ie zUo5)ln{}a@)g4l6oEK47vQUUu7Ll=^aFa8lp54j^PwN=bmgZ~==wqm?J~igYtZlPO z@DC;Em=&-&NW@--cv#5uTJlkQ*h{(cfmtDDyM-+KXrZvS7)Dcj4hhM1-V?5GOVkmv zmM+(;X-}e9RYW1G@?Ni8&hur6e@x_fiB8uBHcq+1ia---SFo8~%E%JaOt)+tedXmk zb1C)gJl42k$zb_@16t=@nnmOTAet3nGMXKs3j0OVK*&rIGxWH=iJ z#H2Uh6Ep6_qs2DUUWJS_9*PARD>e(*@Oq`$L1sqgEHs_dtk(@Z$@hfLQTlg74x6kW zGCF>R+XCr$`LpgXKv-uhsrB2bQJY__3r<6oK0UdA;NV~#(>#4kfxFLqi@P)*|Fkpl zg4}1n$M1%_#I1hR>1kr?+tZPJ-RXjail#%s`f6p9FRwc&n-iEZ=kQ``ybgM@-@0!# zYJ(w>E%j$q$Y=HSb(o}xxDP)l&hQgEtJvDc#-^tB+E@L<*B z?_Cy==$}-9sRCo)yVTrS5!S`VP(Ml4AaH%u_0(RnREM6=FXbNv>7jbP;fhRZ?=dRSKdD}>?16A=Ef|g>`R0uL-p#14B zmP8A*khHO|b#X4a3bK?!d+Fu2!nddm8>NqDy`;`3Q%B@k8rBM78S=zF#@*GO&B&Hr zQezWBZ%ZkAw)`W<=25n1$3aQw+$Gdkm1f-A4SK=EquWjzv9jzsky6fIK3af5cP*zN zAq^(qb8@bNRT{;Yu=_=KpJsDX=YLwaqtXT+O<*}a-knC!U{;{Tzctq$9`vx{ z9QIAX0!l&mW*@BkxQ=<-M`uZAS6pHQ%a9Hm%6?NIy85b8TR-St$LA^?r4OIiwfdGl zzsGRkcFWR8B`c0DW8c$EAroe7r%q8;r_T89-jzW2k@p~w$f9LFLZQ{?(x@}ueup|U z7WK39Y^Lpp)B|_=la|?{F)KiRMVNIretSkNt7`nR$wEiJ5KF;)Pqb`XYi<>1HGlo^ z;zyVku6+HW!e@hXSc`zzR3##Rswk09Y?FJ(Nj(kRwy<@Re0$YDn`^>0g=@qXqS|C@ zRUJx1E;%GZy!A5ogodfXt=6*(2dnDV;_6exrFj9@|lbao7f&$(I6ffqs?kA?T7c`zt)=xl3 ztwF0y2@@9H_xT*p*s4P{Kiu#-@G_gQ$!xqTZ^AsJzW=~NjCE5|u-sJJ#PML*CiV zuT#EWEYvT(C)WRK1tl(yAFrt48Amo(bG|t>{-Dn1K@Ga1QMx|U){iKzz8c!qU+Q07 z1Hr*y(GJUE%jYj40iq9?fpd8^+nj0ly5dxv3CZ-T42L2=EoVYR9X=Y_G6_lINL#H5 zwQi)H78?2e>Z0aDp!v-2F9zyUdGPDjYQefyXH8#;B)VY=)zJDgkJ`*ylJ8k)L2o{; zB8Le|h*T$xznzRC$~uJ&uS$LF%!l1=>*=L8Hn@K@jCt$?OMMr{Ue0FaGI179 z=iaK|$Fiz+JmLu7va+P}v?KF$oCEU_j!)y_Mq`A3HEomU{*Zb_;f?DTaAf^RYCu1A zdRFIAVr`*5qNd8vzeXi_Vdhq(XU`ycbycx+cWff5>vwe%rs8t<%@Q82J}Q^YD7w{2 zE5Wv)tcc+c*8YVvY%YlIGR#2R2zTq3y>v>- zSkmSSO?VW%T5YI`HYfO{28u`6k~`mDCi#mUVr;g*=2yD4FRQ8a$H7jcH7#O1>TPZ% zUqyc#8xA>VIu>%5D!pY{WEub+#y~EWRn^&n2%_-HOjD5$@l?{Xj-q}aeSJQNFi+D2 zI+_mteuyH849=W2=s*29Y&N&cq6_h97TCt&6l!HPJCi#*m8Zxtl3Bq}2ba8maNDnP zK=K%JN`oO28j>s+s5MlU{9_ z72U18!cIep3u_vSS@N?e^h`#Vmdfe0-lnD03rjNeEI((zQ;XESgNZELWfC9`9~a|f z4Yk%#!om!C7f%}CstC1_y``;26`APB*r^>}Rsj1KYNtO|BVJy{{r%NRuNYbD7bEwk zD)ZN}VCgYxlBhc|p^M6z-s?Ihy2l{EQgFrc~!%yx8H5T5^l7RZF-tlS$0^^>knh^{uc|7@NHM6zWAy7kpuT*ZW;qSlP@Yy(CHZ)a-fN$`9#^UB zrr^n|e5~3*1#IK~3M(DKiR9@$PJ6DV%xe|;WX60+Go&WVvvT2GgD72InuEYV8Lw}GI zZ{^s7pc|P!0)4c{w$0PfVb$1RoIwJ6%yMLez4rR z7GRN?v{~ zh0n|D-|U{Pp1CS3(Jx}`!m||VW9H1A>dKa{11W9H*i!aJhE(AiKvQ|e0fy(|Hmvg< zSJ@Pu;FA3G8%-d!ZfTY|7^_?@JeoIM(;Bxt<$b%)Kb9nDI(ok$(GzruRlBoat!Zy3 zjnaJe>!+e%B=P*zct^*6I}(5KXek(^KL*`3gpJh{6a5CwAlvl(T;DkqNVPRt(JDU zL9-_?L%P3ihkc4u+`S^Wqa7LM35({65iqGiN^%F;wI2q}?zMTd@`Wsrhi}`6I)Py} z+BV-rSUywSSn$J|*5S=GJb;zsvO2iknP+L)U69(lpec4DDbS8p6s9WHRvg|Pqmz+F zo!|v$b#r@<*D5tB_{}`>f9~(jvL#sxBZY@R9j%%NPE6_w}`v+n`xed*vzwff=w>0EIfpxSNm*I=MzO8>0Lb{z zMST@P8e^6jtN$)HyA(ju_j$!N_KInStXUbIwx2@u>y{~$E( zR1tLd3jAsFOSY;*hLXK#;SVj+@v(&FKk~8k-ocTQz$uOXRxiZYz1hCWO+HfkLL2Mw z^vc-vZ|hHtaD0x@(h_6u<=HwO)S%$b*f=n--?|ep{?4${#fDf)M;}N3zkyS$l<1BJb$Tr+7*lN zmYnW-n!RCD>yKj(*>CE8bH?J=MgpcyJK|a;Ao$;3 zR0-JrGLj~ZMTy!ru8a)8;0#;586U12kJI8;zk7#G^SF=f@(;oOKcD^8{P9Jbq{us) zsd!3U$Zvba%P%J4IpVTJ1$#Op@A=2D{@D)(V0tL0cr)bEbUl49xBL9P5Om}9IZ%AH zj;lDTyFr@eth_q=$zXKMqX8tU9@Y#xaXX_kqJKKb4zH5GdMi?uvv9aXV>-+YdLK|_ zIhjussGvXrI1Kkf6U$5i0qlFz^0T_4Rwb^pxX0@Vf z%L^05IYCy1-dZa;){T|5zSL+f9d7D!y>HPr3{zjy6n3BSyHSk3LR1=9a+)?v^ zR1K>aP+W3JXYV+HF}W7>CfAz2do|0D-gKFg7t^ z%8LI<*pGOwN7-6V^^)_|IiA}9L$sM`v?sfb6^%8lq+O@fvK3j&iY0CaN+eOoL#9L7 znW+T~5OJ9_pJP7+Kt_u!=w2KHPtRUBYSH|gNAs`GK4%?uc$#@O>^sO?XgX4n9~iwr zxusF=vL3l0Ud>x-_mjOKdwLvc;_K(fH-3I7J2mk11_Js)V&|RB>KtM@sL=RP5u~J! zI5xMVxj%z0MBwOIL`D-ih&(Dv9Y4&~pq}DgBfMB&0B^;cgSWI4$`&beIZbkNj)$E? zB7hfLQYu6~tnEaWTzBHuDY91DycRPsq1woEYEP8^cqJUY`^=g${cXG1iYQDAj)h%v zA#*Ks?~a0-R1WZ@Ks3r$6iRS;0aFZhexb%N8CU7(r2z@C85M?O+ch7lHGR`>BLiNI zfEB?5hW=A90-uk^xj?0E@5#MXekEVsdSpVow>iD=*JvtHB&i4Sdv4c}7bShyZ&!H` z#@_a)lio|(#D4}b<&9?4NhnOmp*^R^w_{4qf-MRfO zI^}bRQQuGc^w~IY%*=)g;6&`fzXnD&8y-($Zo$s)ZtlJcHt27pG5e`#M0-17e2YPB z$W3U-H;5~ZgW;$V@wZMFm3@riy5=6Pm`Qf^Uo5TZJD8-o@RmkNPbK?$%7i6-jY7vj>S&|WR^+G%r>TwEK1mc{>tqIbtCXQQI`hkLLAnT)ndS z6wkv!FWza_&Z8xAg{HROYhBI~Uo*!zWmZ$`G#J0?kw41rQXMq4C=Bu#sTId=m?l;g zZ;vLfR;MLB!OaXabB;@}pLW~Q(~if_6bTLTa`Hab0h6CT_#pTs9TZM%AK194WB0s! zT2YyLX&0NsogQii{&9R7stHzP8k^KQCba4V~}m%-nt6(z*?5UfYwlm zJp%##dVo*C-8@;=ED@ZHH)2omA{M78Z5|0&|I7gq5Pef89=Ju(g%Bt?oAjF-L(z+E z_fWJRuIu*}+P8lUW~eBjSE|+)khWQ_N#@}4c7JF~C~X?$BJ@~qlW12f>aI2r+cIiO zsjsPYKK0s9neL9!PMsk#GzN%gV!EDIJx{w0fs%jO==qc7s zkhn4v8eCPzv-PnMnK4t)NSOM38wEOr;=HR4n1Co=XX z`M4xHz2?5&7|fY&e&`V8a(>f?+a1aHBzi4QOI8KOfS* zf`x*cTA=)uO~@tJSPWRn^|`>{dem+0;xNXv2`(xPx{DjwQJ+c3Qfwe?km14y5!u%X zwq$Y(;oT7HsOT(S!dEOLEMdqZZfY7o>z~HEu`#}=@n)lINY%;{sz&DR@6!DE>wgQm zzRIT;KBB(sybvKYu!wrJO%}{1O}{E#eh*>Zo|qQ6I4`7gC^L}Q;2Y=@pcVkOpb$1+ zk~{2eG`F}=A`ys0%WBA{Xly&O{2X8xJV!Vy(-ISEOwc-5{C0h(3rtpQFeS!vY`eE; zbIKL=Dh@Z(p*X3zQ7*%qG3CTss%0ix&b4fd%P2{!N6IFz^vDHemAQPP>F zd+MScxxAi8xBfHAa={f2lJoybRY445a!4ZbJ<+zx#|tj&|GM(rmi%4&T5*Fsg#?8} zp@HofG^y!IGN|=uePON5=Bvu?mmn9=Bgqw_i>=B;EK0(oCMDVi`D5_i_*Z@z8SXWU zD9RLAUTS~`;ZP8%@w%g1zC>Ys!Z}zKHp4rCV$10dtxw~e{kchkrc_D>e7I+EA{w;R z#u~aUgl?O0*y_gMFbEl=Qkg0FN+DCwuc+i`kYy4MSFI>eTs-A7QAsim4p@Eq!oMht z@%_Y)RHzfOeahR)PWL@PVq)RMDVWrXf_ecj?{l)?QQtnV_sN19_4JI(c%}2IyMMdiy8~8WXc@kXXBM^~VrF_>E zAmnb^S}cEA?UZvV~Bbr$x@-aGax zoIX>e3ZdWyz)R05>eYhtmSTuncSpiqQ>JwqLB8rpkImbRh=a|o)G)q#xq(|sElX3rmE5hT>lS&u23u0g1~HXW zs~%=|-dgfp-BeBgKpD#928_Par<R2WcF-y%h^ z%J9|J7RQp#AS3%2`i=VQ=w9r9-6Dy%$L$-yGXzB-*o z+`e^RH|GT-hB1}$cGCOw=6PCeRVqH7@4!u4ks%wId@7apBVq7?Uc4avEi zlt~AOn@tUWLTx=I8~+w+(j6B-9$%b5&(c2jjOazr6YRi_f#8AMeyi8HE;=J|i?F=* zJK!-c%V2*cZ`Z*MYko<4jBCK)N($%l^kVq-Q!Nn4deu*+wZgvyUn4zN?_7OYKIinXNYIi6gKn=9$%KA#W9zO_l4kCn9f-mrm)ktF5MRVXhsW z-0&=j@UdOGIi(osFX>Xi3Q8c}VsLeUSC6?)8V0*M6jZ*>?;GsfwB-myU8V`W*f8yG zvGv<%!)Uvgl)rDhQs9~N%e+noR%e5^+G`wLk-VcP1`|kAL13VQK6*}sNWvuh#wvwcs~s} zLu%6v|3I(00V0`7u#FR@#xAePjVk-QKpd*g?~A1R2u+OIHFu$WoZQ!nC4QK|uzTVM zHg8boH9$@d79Zpwsi5$(_oY))uPVl8tFCoWM6f|i9<5BzJtXsTZAI-d0_4F2km7(` zz4GYjNZ|Q;?pk5=yW#p$leSfNXJq`0`snimjPN$Hd z6%L90@}qJba9^K8=UjM75cC|Rx=a_=m&0SaZHudF%moo~Wvn7sFOiG`c1Svs#3{Bf zlAfd*Oc)Fp9CsR2t(HOF30k~i=HBmg{o&=c@sA^fDNFSUG}5T0s}aNQy;izb3I6$- zBPPz@G%>hn3|(1UQ4%a_k^DjnVYXBowz%X0*hE`rS7n93=n_A>5!&s5LsNkP`Bh4- zm!3$?b#RP`_4jRle9-$k?bB1I&(A7&KqXc|-gD=hq~zEdKy6Fuytl$d6XILJCWfO@QUssnj2kx1l?WVLN>LUxGAESgt3q5NNQ zZ_LTq^*1YwS5B3hpo|v;%48JC(Qbx^j5ps~Kl^p{o>8bxbwyd;#)tQn>O(zqvr@}b zNkrb(BE>>`wA@P!*WlaD71H*n0L76fXEYSxzMl{pOgn!5w^8kf`j<@EbYs1*0DJY- zpzXQywy>==0FIl%U0d+$$SDp#`!!f)SsRXG2*Z_x0Os1$RY~J9U|fSu12sl$f+d^c zSN-Lhmcl3k<17nVCTy?E|+bvZ`SG! ziWpR>G6#zyY6pte^TRjMs;O!B)w-G5X7;!1(?La)CQD3Uf+!(wdWYOMZz>af7HoKq zt+bB#l!mNtjr5g^BbO*LtJ97S2^OP6iEkxF6QqzbdES?L)G}(XUIGg7$PZb{3ZQ8Qbc);oGeNhZL#Xo-tIso z(LeInXV~i2Jk;6fRna#ZO~g(vdgVfS4_t&WgpUz!UkbZmk8I2#Pv zht~SI(3=m=rWALkqenS{MMAtG=LXh-_I>R4Gh$PeOAE4+UeEE$Ckd zw2Q3KxBA+jH)#>RBMr}% zwbDxZ94{R`EPt!D*mZ6{%&GfGH`Jr}-=$eRZh1XJK_gEQ`93JPl=2Lcc*-=97nYcy zcJ%Y}lE%Dt=8(L0X&h1ki2K+(Jr1O<7iz{eyX z&p1ViH?2Rxg_a?U-^a0%12XzBaPTGG)+Xpf;CkrQXMvmQpC)SvvGnolbC=f?e0a4$ z03RiqJiDS*72xf|Q*s^l7|o4Y6gJ4~XBY;af@xz}{djpKfS=J(W7Rkxi)azeqw^uh zeL{iVmD&Q#vHgP0^CGK3tELh?vubkaZDHc_(~xWOaMxq=pOalq<-dJBM?7k@m88Ut z!vx&DueJqPy(<(SuLT9r(BLVfM%a{u#-;N_Sb78}oJ2Acd9yrFp)EInGr_(HwA|?I zvatM!EtB>E8+S>qR@nI??Ud)^D(2mXqFdeCZS5e0NsnQ<{pB~QV|7xwf!qH|m~EB` zxu5e~m_?dJ?x*y>N)ZV8QBZUybn^rr!NBldBlgnL)N4X@#BzC>CPe~kSJ=+Z9_b!4 zmJw5-Xc4U)EQ4&@I<|q9oAI2zJ{XVCxuw|i#?5jIaz$MssIZJ*x%SQ(afyd*_|+Eg zRo@0qkBhGDZq?FF9_m{Vb;t&!zAK@RbpqGAA(ubDK_&o}hto8X6XsouWz`)6Lic6q zkr)sB$F*QLLZF*+3Sw1E8g00;N%l}0i3Pc~`c>JAo& z=N8eY1$OK8AsfD_GN%|D?`ooU@3BLd=cHa^NcDB0vDaV{|GQ9L${!RlDey`QU;r5lg6 zrSjv-nkMIxqT%f(#3?S6@rWto#7_%R3W*1E953e7_S4H&DEchYm2txLSFq5{3Zd;F z$-6C8cCV@tQRB{xylPsURNYi4{6<+sm^grSARrJDou9JH{)U_fBHi|XGKGy-_YIPrIQMc0RVYQ^CogXHvO-2QaLRD z`tUxD#-Bcisxcq;d}IGceqWgEPn`m&nVQ?=;P+j8-OD3@qm;bGy}zy1zf5)CQRiRy zWYq;M{}M+YZ1?)xzYO|Kq*2xA`^#8=kmP^dYoYy)oJQSj`o~}XErP$F%I~zliT$N} zV@bdUJXX)K+1G~7U&sgS8c6+RtiRLj|NF-m6Yi&`sipPqD|YD5&H4Z zr4dM(8^HnA#GmFR_xCu(KCi?0-{;>~l=mwhf6uEw4KM8PZc&x{bzL-Dh&1E`%U;TRo?7p6Ube^HsQ1I3 z7xa4ufgOW-c(4(4Jk?rIN1}`lTHh&s%GCgokdy6@j^G$ggL`M$`KPdErzGSg z6vvnNPIubld&;$CKhL=JCdGN7ZPHWX@n*!U!<^IDJFM{KZ0hHh8#l z2G?8eIGX9zGnwh1ji@YhyqMOf-_eU|<1v?t@j&}KDo%R%DoqY~!Ii61vR?&iWM#}| zQYse6vuRU#goYq;Hu^LC7N}RJ-Bb=u%2J*M$E6MM25+uaquS6THN&F;*(n3q9HhKs zN;X1oHVfi7f;H9I=&63@)+>hacjPt%NrBVWd#cgpvr4%z4%2ocw4cZ*htWn`kA9G6 zkgIT9rN}I{O^>LCCg(V2LhJ}p9N0E+76+!V=_%2uBrhn}NvYlf{Jlwx3p$bUm!Ii0#dAS4!WE2olXo5js6S;KYBo{DtW-i|ms5s1$d#d!GptaYTWe zZnX=}Fsjq*(ILm=8cg;y)_%xnAlgirXF{9H1cJQm9$FYE`3#A1-_-xCz+$$<8r+qK zpyTvKSEZW^m!BSQwM=2S>AOv?!t3L!u}a&AN?$b#u+-PTFRF<7Lf8jbAgzv2<>Z1$ff+@HR;&cKsj5lQj;acmr4w;2y zmTZ=mX)SU~8I_z`M1sb<5j?es1O#iX==d?$=Y%XT6a0{8_nOUmN;=N3)s&CN-(J2j zy-$zEhcZ9vJ#%(^t($*jEq#WPLsi^TMJNW5i$4=nSNt|w`7KBvX97wt-=0-2aPtZh z$(1su#JJ)0S1mm74@KxLb&gce*>?A_oHw{F<2B^()PP6pY%9+JyG>kfGp_&}Kx|}1 z$_Bv=?fVLw&c4#ACR%T{L#@e z-+$Jlv#l0H%;f6;fyN&RrK7d;-qO9fh?&i4P$dtG@r}=tETV4Y`R+4pc(XXbn$gK-Edg?!$lxuz+#p z%1h2JfBO?ky&A*a{o(?PaSuKd;z;ScrMy@@qx*a|?ZLfD9w|#WNVz67d-N6vU)-vP z1x{qMdLerCDBgJhp}kq^^bUX#8`m3hEbyLBT0Bu6+oqHlo#7l7=bHgPwFjVUY|;^Q zRar`zTloQbxbl`aJS;={+W3IH4|=2vh)NA1#aDzBI_m7YY+;S4w7$hOxHj#E!Rel4 zAMLOr&zX!yJ&lK#p6T@7gsPY~83q|B+1{u%G{PHtdCO&|WTz3L22g?*b0EC$Gx9Bo zYI(_YUhzlFaW{05O)=TTyzC5~5@Dx>*$v^QHf2lc-qHt->TEw=R*vQ+ue%j}X6PZb-XdqO54yyd z=r{jR!lkuhR%lzeDN<*id(u?7Ir%w+*dAg8_Mt#W5XzZt$t6vLo{!6M1cnsBfs9X%t!#F$b%ZJW#c}s54 zY#ziWv(lz)Z$8glirjP$-Y&;j2Zi2rZV_oLtB0t9P@G)Bfpc=$B(_$_Iq}HJ&Y6rR zUxM3Z3m?%tAT7v&?Xe1Ms zWwb-QL5qG}69cypw=dEb#}?5i%5HtsRG^8HWN#@HAZJzf*%~+8=`f8xa4OMqbDXVU z>DSwE_l}K$q#>+twab&<3$5(6F$jP@}I{WHHJsQKo6)vBgOo3It-97;@?8j98}g zVJ9?8l?h<8+odEXqjBJid1VuUz3ZV$EnwHaZj}Ey@y;}(1B!Afm==M>k{9r`;Y24p zOul&$2pizhfo7g5K8vl%Ivsfie(s8Tc8ZsutG0#j?cAII<%6EmQ$t!4K?-Y6KXcQ9 z38{3L<{zFxI9yt`(7m-{4I@v%TJxr~?l6BjEOW&cX`}eEjx<(DI>pJMA983Wu(0no zNqeFahedHX%|GL`qcRL-H(Ri+DMrB#0>+ec)$Mff=#zknI~?3`ef0~rE`1*7(I{wA z@qkF9`!RyMR&Pq}8LU%3L~!W0INTjef<&xTPd~$}RucWG!J(p*4`ve4pU{=LX+E=A zVisN#7Cm?+8*yS!h@Y!V+Ygl-qm4<$A#&i7Q(@dj?Lh^Eb;$((#SZ}(U4lZ&BC8kt zSkS~KPn&4AKPV})Frm84zXB-5L;?3>RrTmo=moE*Qw6Qmx;h=RJ;RCH%1(_x13&0z zsW#8;Fs#V#-!tT)GI+UB3%+T)dzLa9LO7^vv+NaY{1qTdEyHz?PI zrNxmoKE-qureza5LgeyQ9}*@wQs@T#S85YhvfLQl3_xM-+yoCZmptHg99q1x8*#Yk z430ggGwlp4%iq1j$r&gj!wc*QIS!YlWo0?J6n2y&BgEr`K3 zhO*{P;mH=8^c_gb83-PzMoUjPVdU~}le7E}ebPx(w{iH0B106(CI~_aoNEMCS=~77 zKs4@{Ppwa23vHAG4rL$rl+2A;-ES5?_a0P>ee1>`7gBo~Q;#{dZSfoT|yNk z*%vzPtghkF3qzmsQmXq6l-SKgz45(b&AM?#RSS=#LzsBxZs@Qi-=+zn9}OojJU(|Y zdVpJjPyEfq3;s)34y(|lHRKj9?dQRBAv%X-hK_56N_ejLy-tC^aG%!}z?}{C?7!$9 zIK=3aCvZiL#GbIUB!#{TI>_Q!ODp2{VXZtgxgcAhNvipWsM5${%Ggw5Mqk%@T&-kW zvxFr|O1{}DbOlCl7f#C)o_RmMAnbGwB*{;1EL{uH5UhNJ!Zewldfs%^$hjo1&=Eaz=Q=ylnvCSxz;6q(7mJdE`G6q21HnXvL9HM(+?4~^;J8GeNr zFcrH0iYm_?X)k`=QCE5+Aj7{Uoj^_?)3YVeEq}nvlxX)97IC>ZJ2n+@hrNZoZKmIO7fjta}z47WsH<6LY+|Y*#cZY5=B z0E)QS6p~cnKbn0%Rr<=P<6`^@yWMp!?UGgki?*a!fsv9QLb{|W7F8HvjgKxt`#T6y zixJn;8%>CT3lY6oT@8G6kb$mE9`+oL9Wbptph*emPCX0fCzwa{C$jNuEL(Tniqgj{X&WP<9()=>-dhYNvNd0gQa*GoWDwQkc&t3$y++Vm16Cn z4uNb+sY~|@b@uzBy_Sbk4W6rIU`7Hma9KZuZr<1e&>t(Zzb1t~J;JFVs<|#9QyI7Z zjaIzd1(OLgr(@|7G9iNW**QA+RREWX9CRGF;eEU* zG`@;}Tc9_xAs;j1-pc4JvrFq^a9()=A$;j(5;3=1vIemJvt|Hb#^pb5wt7ytoR#`( z*1d3g-|%d&{Nu1DC|;}BCBJoq=`DkYx6!l%bxPtDV(m6<-3ZpL|Ug!H)wgvU-<3z8Bj58yi^JrFp z%hfXgC`<2}u#)Me`&o;{z2{X5#}yjiJB6S019aOBAG!fBZXt`lEq*qQ@J3$zzL2BH z>_?s9xZYZ-hqIYWud*`;&B7FeLAoEa6SCpiY45Zh7pL9fhDs&yo4)$&MwTVsf+y28 zfsn0TEAIteT$X57b_R~e9GzRrPAB2jw&pSDGK~B1L+r|oVK}Nyp2ya##M0mg^WoKA zaPM=J*GPzCd#@h!vR6-#rBiW^2hCuQS^F;^4al<@SNgTgA&%{apb{B$HQJ&dUz-WZ z)+#BGGA9NPR~hP{m5K&>if-3;ON>f-M)Yh1v6Voa<5m@yt=<_EFUo92Th8J@ST^c5yppvgb1J9NxTH5o58>bl z0!*6!?5YmCp%QTvH0=6Ng>bJA0R}zO{pQyDvjweWn z+fVk<4a=@%ieONIOtls{NFmX&aFKVspPc)UIS5D4>e+45jjhiIt`$osOn#s{nyEZ% zd<36sD#I-;Dv{5jA6EyRd3v4J-k`4jI*6sQ^X!w`=?H#YR>dqwqh63jql3lGl`^j3g*M zNxlC0NCTo-R}OdOeMCp92X>y(FcJE zy?TM!u=>S~Y#@Nqh)bJ2kMlQB>RmjKFt_7GpI0^{e_m|I`?QnKV+0Y|PE)cig`A3+C+UJ-ABVwzZ(SZAF!f;o>T32`wIfdbce5uB$t>*(+rG3=B1tu{V|61yi{ge&= zYwK6&a_R?>LTp*T(bY?jcID654%(i`Uptd%z4!^Nu?PecOH1`Y>V(y;U5W{=RND5w zV)NEcJx8D2kncW=4`52rqau;zYaeAL#hA$2a%Ziv9pP|@q_z7>KW7fp?uDH60)=D@Z;D~w7fX}#wY?#f6@n+1TGj8zWg+&v)XrMBPT%7j|D;>U5Af_1fnHD6E=74iALcQ31C2IqSo_ZU8Vguf`ESU*XX8`x3b-h@1_h;XhjpOR3 z3S&@93WltWZch1*XXo$*LMhKv?uLB14xaw3DBIN}_iJ+tcqKD|Duu>>iw=Ya&4Aysd||hc=2(OP z-`$F{(xon3mBbNy!u;cM@J%fN8|u8p3}Y z8Girj;+wh*Wfr&j5;4fihoVU!KX$iPZahNZ6iJZug*C^GU8q>RC6#%!y06k7x(vHH zxXFD5PbV)Qdahgd_pZK4F#0l83RsK4I+0q}8~W3=F2nk!#YLU}&F4Bj8o}viRV#KH z;7Z5=VXb{C!Jj_o!T>acEgz9q+_zZmB|>4+4r}yBOTGxyf5~_JX*T}{_3FfgPft&? zA*||mxw323zO?~lT;9xc(28zOo&rqXki;12yG-@}165;ss2A?#aN(H&twcU)R~Q?! zOfg#zNEm2;NJwEuUc<>^9d zDlKMCVE5^q_)_Ml!ZX&^d@o(%#@-35j>QAgmNN5MWWO?;W0Z=1Z0GKd?<;Ws(iik0 zOMkVT_u>dQt;PB~wmZ{$k#LR3h$Iu^J2l7npD>y38!u4bEU9a?+!?DVR&Fn;J#;ezSLidrkLVszJer0~b7)&=#DWz~-{HGA7b@y>yU|f!n|F!q#4k zTj#!0Rx9j>-rsxFK$N3PMS)yZPWbR4E9^Ld**rcjA-fcdq=>{iL`=AI)lxyTVWfb0z40gcXlln3M z^w|Yn1aMVtte%xKd%^t2eKYdnFLhZNz;2+1WOTIHj-uzAGbKu2x{4z0Wl>!<4K;Ur zqAu-z$BQ*NeGoQ2S8PLxl4(4$(Y+T_LZAHzsNC81&|CYpE|GkN4*Crp$!^mtt(c-s zc3fZ7$H&rp=Wcv*r?UQCw*D8wek!n$vtOGtb^!_j@$t4#wRh_rk@J7l zDDv+$L#2dv7@#o9PTL_bR2+3KZ643JP^&O5fr#*(E0Sup9&6dYF-zkMBcZ()c5*WzjE$j9yzr?WeSRPHK87mw#GEddVYQ=wo#2$Tk~hC@>c6vWuVf$2rM(=tvT$U_4v2a_*hs} z`jnU$6K=6uVgT5tD&O7;2Qc`oA1(CkslwSUGiA#PmW;)N5 z)os9mNx?^bZm?`R&iepxebIHUjbD)8GjO(gc65!*gf?SN1d=@o2Wek^Di(N&ew>K~ z?4Gfeb3_5weOI}@L!;#A-Lh9-Nt-V~`q!!39C zVjAG_Z5waUO(FW3@%iROGEp|yAFg@sf$M+cKf_Wtd^&G~PC zW9$yq6poPf6$PH=~%&&~!MhDMy}aHHEdS%plj0u{&K z(%LLNU~SkcfJj-p-{|bRmLgK}WjV2ztpG3Jx)Iy&G2++7$@y6I;q4JfKm%*-@uC3Y z4TCWb>XZ{~0kbm5Z(R59XrWM^MzDYSy$I|I7Qssf;;`|TkNFsQ%#v;Nc0pj>yTku- zl$Md8E#JubQQjgCa6_dR6EpMCZluLw&*O!&@>X*D_6?6tu1^T?=hsL}-)Zi;kdb`K zvIY;_sTyE(C+pE}V#)Y2v^1(cBk2UKD^iJIyVR9B3U9^&;nnxb30*9#o4C_p1AlL< zBsgY|N};K}zpyK^H(%8?T%8*(5h5UbEa(|{BJC5x#hyy!xC{@QZYBX#{`cB0&0U+97>?x3WJ9_=%GT!WadMxTw zremEib~aK6{P_QCCden1YY|o>8TW75=C}q28c+H2k>x z8xq!o1rFT9BABB1YQNrNrvi#UF86Cl$8$aO&&9 z9+wp~J>q=M!#eYm(G)F_~RwYZpB&ydL| z|7r~C@dNnOMplRIC=GY}q)qp}0YU(E3PgU~$?~zPdDAmY6MqK+zOJ+FuyU55^nUJ3 zP^5^m+eEM0<$*D~Dh3T#wPFYypesQeM>{EaE`?68k>`+DcXVI70QxN+@ zqQN_PgvI!o{hly};%E+qgbN@dyLh+VoHrL1)jg}2v^;{?HFk9?Oy~5Ks8cYmh=o_0 zde6qvw41OE^+e(45lmR*3*&EH{;o7WcY?luAI`faTDftSz>i#4Yp5Y=*ET4lLq7U_ zu^&*=6X)N?HNl&D^YYk~maj%y23)e1e3XeZ&F*WbzN-${vi8i1eLcni%%|?+5wpsZ z%k8d>q6gv93rG;K9nwFN@``767wXj|pXwiql=Tsgy?OIx@P@m=D!#MbB86{qXLWlyh-Gr{cp@;ItfMD zI>7a~;Gh2gTqS@<0Mw0EjuncSFqwQfu(cc{lhU?XGE*ZNjB-{F7}~l%5cVO968}a7 zG-h{l_6HxF`pChu)s36aWI7H&0@(kM#Q#TPs%%#0)2cl5{*%JFLe4U;rh)F`|Mp;3 z$}|L_2|Hzt0yO!;Sj`(mLRe)!=aE*q9+gA;4539O0F}0z(wjc~UA*O&=s?yN=$2tb zLW=K;^n91@f!Pkn&qTnE%U-22^awu`aP-Qg=TYCgHQIFnGx7|yWqeOS$Q;v((HiP> zsu4~7BZHP`2C(e0py-W+n*1Np;4g({6MCjWWSU+=v41}|eOM=oAc1MJ&T5J|6x-Q6H)F@T8z zX?XVz%8~xIEer_5H+;4IfBv@KcfT6L&@^JgU+>9To`h~Xm%lD%ZpETBN@^F1U;4Z^ zXPzD@iIv*3#r5Cf$3L*G%=1i0aCJ!6w>JW-v{bsQ2_j!nsgtfhr(#_`=W zBEGOT+@*h8UR__`Z#cx3r$LPc5c{Y(-=(Wh8l;sUvcMZT-K01!aQ|isXp^ z)dOzUK}sVQCeYoj%6t7g9v+|yrg;_BL?C!OyEr$LkHXoa7^)(dM`@rW;Wt@7@7p*K z^i#VdjLoCA_~8wc{2F|xSoyOZL8iK_U$|DMNJk&$QZT3!dUhRf1&Ye=4|ZV}pllCS zcgggP4cRs-*IM@FDA%jSwLBP+V7c*@XW{Mb^%t#wzfUiK<`=7l-ojv3z&j4pcxvqe zzJHAgRXEdm&RK@n{zLGS$%CgEzId;%GfiB_fkU=Y>z^5ImZ!U9{T6GM7d{m;QML}S zC*9t&B+~T(K78zW`A&V`f^5a1e`b*W%GtT%I)3<7MT)0$ua}vem*Dt(8UNObNKix& zBHr-J``FJFpl?rS(@P6F9hOU|YVvs^Z^rxETejWcXLrK?tO31pVd=ey`b1oR@V3s@ zkF}m8&xUvjCJh+ZHM)>J?$?R{Ft>d~qKkjO&IoZGNLm6I%hL4LBii6aA`rSi$_#q8 z9(_h|PyV8A{>1c1{-a*aZ)D^y73#Q8oPVK?!!2V+w;^1nCJ{i=GQ09hlvC*LPk;vR zrPHDKv>>zn)@+E9snYZs^mX3%hVeYoJUc!8L4cn``LtNZv&X01J5OC1W*u{A-*E2q zQQ#!~RYkJ%MQ#v}fDQt76ht;@Adysgii*Bu(*c+&sSgvo?2UEeQggtes@NHGtl4tt8VCUZk}3_GWRxlaZ_6nk1x;wJ6srls=?Rd zcND5{v9qRr-r>6@rSF!h7y`Jo5oH-9)n^HjvsQ%JCjifOmgPaHcmYGdcHnr}{;lmU z3uKQ|u{*EL)5~*s%8RvhrU40!Yd`$@u#Ouj%JB?)EA_=F?SAm>4d|dSP=%f($E*Mx z&#a%Ew1@G+eK#h<=|QiLmv`@2*f-^b?-*;{tD-3_1i2veuG80?WP1<*u zwbzQtoYys!G1e8MD$@Y)&AgkT(0&zOK?GpVvpwz*7_Ruo&g54e(|`6ng~3!Vwce{x z(l2*|e`xq;kB&eO@-1zkGy?HCMcp$ElW7|K!WNP1s~|WVJwx*k$M#euLj6u!g zKwU|NKnG|$&>1LEXdrlBH5|VD@a|rhQ@3@*lUN`qwQpl}&xrceDL%kbZ!NDc%We!W zYF7f~{rQS?QD6L!owk+aBgY*x5|2w@;N}6aR2bHTbD!Zuohl2Ef?eOlrU6%vOamxi z19o+8j;p7OhMKj_0478rdL3U{oEDNCR0-;k(!gsbHz-YoH92;#Hk5dfcVzx zWru$aBmd?%b>=75tB{Y^7kq4HCO*h|jRq}`92Egl!J6>P#s3xzXgrg#NyIb}gO-?> z?oHFc;4L@#8l9Y&G&OfJerLE-U_D{rO!fU{vBvHLaSzkrpx%6bQL%>#t)ua-WFme# z4H8gZ?!4kQTH(=UVgYLgEG`_R$3n;4&j?+B7`*(?b?`$j&~%5b@w-G-@@`){jeAWr zTd3@8iwaDh2K#_5RT7 zz{{{jy=>{-&C>zjK}}9fciaH4{T>?rjb#7bzo3c7feX6$YDv9pJwUwYeQ|tcGJJc9 zm(RZ@F|+OW)F|yWAW)J=v%wjA3hC`?cj7Pf>POT4#$U*bJI5Y^$z@&bg=zeN&M%LJ zFgZCrfI&=J*#F&m-Djq0Pd*5)%$mI1l!j2%&^q!qaOPDwkVWYqQC4J7muIHJUthbt z|J*{kA9QovA2@_4wmv0egJIk{ZEbtjTCsM6G_)HYiEdM!U0+#WX3H&Tnr@4?&$o#3 z9fOAV_HOVdGPNbE_$>J6*8eAI_(velOr-G5$>n<9#> z;-b};nA_p9yF6MAD}gX^SwHcF{LJ`}RRgT+k0U{=#J08PeHRJX3&}>p>PW~&s>^8^FT&HwWv$E|8o>f@{9xY+dM%zRY!@Dh$-iadJ81IZE)MG6T$ZnoKc%ErRK1`r&r8rVepLN81wL)(I7?<-N-(f^{bO) zySm_6aT$lQcSEJEv?1_w`0E7&`xTVkxVN7XU>o^G<_=ODIs~m`*LEB}CZ536Q-yU; zlvC5{jc}{s^o;pg{p^V>N9L$=@#@{qX@dIjfg66~6yG$5!mb6%S@sWm9nQD&pX(x! zE1Wg6QB*d@h$mD4A+4klToZicxU3n~*`Cb6pUw}`pK%NcZ;@tfO{hBCo!M>2I~hS3 zT96jeiAz7GlEC$huiG|>7)xqR7Yrs?B%OM_H%j@d#(wQzru0)gR34y$mHl-TnJDz~ zj?yyx7C}CY4{11|0*Uw26t1)z=?<9aYf-1Z-3H5^rZU{vGR~hoI=`nE zAQ(W9%@RdAO-v&CKScoOyxjfl_&XY9>V-^Tx(Y3MV!)7rZ&aQkRU8veT#G^eM=kO#H=>tbRtq#%ktaJ&SQwPrCSU!rglyvLehKI7deKP0DGR+1 z=6hURN<^|R1DV{#>8^6)2e8`ZsPJIoB4244)>pT3H(I`@Np+T50>lX836czDRAyTa z;k}w$0G_%Z2{m>1TGcudZc}qXT4qP9`e+h174NxR>V1Zhp2)nzVc5lOSR|VHGTKS0 z!^;3$+MOToadJ2v)^X3hR${i{a+UXLt+r>eS;mZd^6j5rIZN=^4YNn}^dZU6G|3cv zY-ieu!aLt?0HAWGWP{|#k(9DbR#uzkcrf3HzmT=9EsXXz+^%yhyQuq`nnand-LUht z3=UdhcayE2bTm{Mv!kw*@rVxC@dsm5G}mf7MJ}Cn&HRyPD(sh)3*Z*S|*Llv@>HQa7%(`F1;GIlLAK@SMg*LyOo?~PxjZ^gbx1qqLjzYlU& zF{Hk021LkFrWXL`10Ce+v^!?oZus-%A@l4LjxiBxA@pZCBHa~oZDJ7Yjeg$GMbgZ| zLbM}W!yZ-Z8diAEPJ4GG2){6Bbu3!AGQPgP)tz!dq&py^ zYI4NseXI5n=9X7^l|k{;M<*lPOOA=OBwL(gn_p8eDpCqRYD8KdA)WUYZ?pGsI*H?~ z?;pDR5@8r6@xl#jxS;ETHuPs4t&bIF88XI@wygoZ^K$GuH`z` ze--U@k>MXh7OTep$J$#!#j&OB!U;hG!Gi>c;O-vWU4y&3ySqzh+#$FIcL?qhoW|W6 zf;-&KId{&S^Zhe(XXg9YsE!5PE`&W4_PLz3&`0B9BP+*Pa`dT{y5_UAN%Z96)WvK`^ss1Zo z9dIQmXvJ}QWQ#`|gpmdqoOk#}Gs{sGbx|#hok*BN#T>?k?Wx>n(iw3DQh@#d>TSMh z*zE4-Snc46x;P44z@M8UP-Z+%CYZ{+?x1RErgcuD2wmyeHd!|6cA)`KgBDF1eWzvX zNSOh-3EpN8>c&U2ge{pqH1x(;KNQ~&#M1P?85ppC`KF)oso?{8Y(?)7Nv4|iplWTv zk4On#V@=U1e3@|*PZou2=h7GwsqIpzQ1zGq=3aj5Ryh*~J zX@`}QHYv4a)EA^&tNEFmZ?9S6TDLi6XX%dors!fKYrWlseUPHc#794sU22EZHTkZT z&heIl-T0a6T~Y!D#081`>O9D_idXxZZZ%N%m`axv$y4Bd4;`^BD_9uu&aDm7E+~cy0UzY$ziq9J_Ce1x@G3y*b z&I~Q8Ga*u#+#sZ#W@$CEPVuZNnatN>GSIJ7R@%zYxO-%^no;eaHz`)#EXh~f02`v8 z8x0&=&4ps`)u#znnV|R0qRRT(Xy3#zMHL5;)+aW+Po@YR(g*4R_b&^A7`B-X)D|t1 zB`}0c*(1zu3@~t`M8DN1I@`Y60!abSmL@O_IFk&Txg+w+lDB52^p`zLBSJsb<037$ zqLZs)lDsUwvc0 zn`b#_f-tY3!&iK9$v#Cjt8-i<51H%~&UUIjzwZ$R+hkv84aMP?07Y zdghdAeUE}Ef3e(|f7uEl_#xnQ3_DDy>mWR714I`?ge4iWdn2cbVk#i2oxB+DxP126 zS81Fa`Me;>7C~)6pHjAEGeh}-R!q;cCCw+T#;r^#8LbYDK9kk?GN!>|&M&#}>YwJh zVn-BB%@j)tu@UkQS+G3-51wc!KtM>tK8%jb!-Icq!ezeVMizS5v95V-MoC$)m-gT@ zO@Fm|1W4fe%mJEFdt5%>v0cq;!vR;-rnEQvu$3v z-rJw7C}=Gm^jd7kyk9De2@vDG-?O;l^TAP zH^>DfELb_w!t?;Fqy^DBcF%V!a~toQxH~*_DTG13amRgB0E; z&y$R6V-LjYE=G7JKb&>~nS{$Ae=s2tPXs!8m$91e<=}X|zs3adUz53rX z`z~^D(Zc1>*s_3Mmp^(+2+?u>8Q@hu+is50m64lVbH;{{Gu#E`=TiNU`zWTghs@|+!j*_vEc{}~v=$GNz$QS?MX|F1Cm;(7;rO8alsWCuL zHlK518-3>3W-S|zudSJC?=DyxM17&p7YKc%H9?aVH86J)SwAkx4Ku&P{M||M`KLw3 z|Jrm}7Xo{CykR4hz=%x&p;Cww%{;01#Z-P1g=_aNV$ip`R-IBCf{hJ83Wc~wqm?Bz(yD7KQB=<||mMOk$sbR0jj zRSCB_yL0P!f!|u{I&pWqoL_dcBR}S(OmB%$ETERu8~;BJsX-KOpejZ_*|sh@6={TPf>J6s)Jj)`hMCJz4juw~IKdp6G_rd841k$myRQf8I2I>fu*<=9H%lBf|QJ0xR-?Y03>5^}>?#9;vy6GZAd$ zcof+y3sq;DaqTF#BT0In%fnf>$6T_G`$dv7%WRF9`e1}q3L;cjw z2o>nlXhTb$urkg@t#LRv$xht{B8 zhr;+Y=ZLYNVk!v<$^GGejH4nAnqkQ6KP6cIH&&D*Np-`VPx5)~UFN8(Y-R)q)d2uh z)4_0JVMjV!cT%35`tF`2D(Kf$g*x~u@IY}hc*!d8%b8Nm+rs(lU5xEuR37DXf60#% zvttTvPS=u;>jgTG$1Ac{F_?yNCBfYA?(HYWkKY-X-V+__Lw}4)UXl+|6q+7N2{OUz zY4{#RKg|EtJ_Ld_9{9t@^HZaH;p21z+dIfF*SVf;kuhgLxUu*M-h+u{p?joFf3 zSlf>@fKQU8@esbrne27NxP4LwduF)8nfbXvzo2jtbA-?AkX=~c!s>BvLAK2RwJCjn z0up`S{3l-;eD2yfV){c|)L@yb$%jnmbGqDsevp2JVv=YzwrhRmPvXRTf zF6{E=iXtv8Q0{z{xs+4yupIyjq6x&UPic^XfcX`(uw?*pm`jihw8XYf<{K)Lg5mH( zj)5d1actCYE85YG_we=`i3nj_FS1?-j%8<;TLYW^TbA}8J=80cZ|G!CM$U~XWlqf* zkzBYF`sZmqrzw}tv|MLj|00FB5dJPESnS_2xp6o#D`JL^wF?iTW=5Q~0%9Gs7cya7 zO#w8Fi|OMF#=EJar`FrbYK0kSsjr(dl(rZmV;l;p&U`q{@gP)$c)}n++&51zucbrw zL0-rN^^AY`+y5<@x#{M3?G4{luHIDtEg^~H7~&3Zh|lx+t_eUS*2BIwN-t+3A8;yz ze+{l|!0yb+Z|$yBfPg&t%Fo@Iv^KJh*+Q;+SxN5CwS&pJBaCCCY=FRopId3jaM*8o zdb!z*N#7egVKWe%Ss%5-iKn9dHkl*4CA0QuMfXxV5Ow%wpbWLt&e|?hf}y*9tKmw5 zpfa;nh&!Rs6$ki^rKR$~!Di{==xt*`p=sp=&Tw4*b<$;%>gNy+aH$>}dLB;CxFGz? z?ySC+&$VLP<e_0j?HP?$$Co*?!UFlf4I1R4ZztF6uz83&aC~-F>`ao=aI)#M`O}APCE5%jH>v;tDlf%j3VR?K11JWb2CxlalPpC<|5|&Ry#F3c9xx76nB|Ao$Uv?O{8Iv za|nJkGrGQpN|r^kqG7m-n{V^;{?kQm)6JCk)4Cd;7bIy8#Wc>ehn8`#u+p9adCRQD zWhlJ;Nv42Sn-k}F2V>OQ?T>i3N2L{xACwcuah7nJ!}UrURCArg+Z0v5S5ESyP%zJj zPUsjTQr4au-Th>mE}NfM7?#~@i)}r9`f&W8J+8m4A2#xB4_}nqVTl@-H&+M{i1PB7 zE%pfX#rf9E`6hE3>JJ}TD{*x#+8M!%VTQ-$)WXoybAc2i-5w3(NdVa8-0D{e&bmCQ z>$1@jV1CDw(vJZ^4k8PTIb6VU+051fhMhj$Dn4#zay5h&8BVIl=qm+ydMK#$XdTgL zH~POVC>`aj@siIGk(jS5nYPLBO+$$P&}WdPNhQXJ#d3Ch)b4h5es`PA*ZSe*cqsp@ z>uh$EooYigkPWvaNKwUIx4DsqRMFxC*HqSmqp~|P8fw+w0rNkj9k@3B!NFmsS>Z2R zYmey*ZElRur!VKa#7W6ecz7qS!Bca5`VATy_br_=ctUWkWAA;7s}*1uJJ z$h2W1sF0pH9c{1V1L?8_itM>1;A_X_<7s`L+>n%~ix>IaZJ-0DRxOaHmwA;;$Hha{ zS!BK?2~uz?=EGMjgjv^LlfTL=Bg90M21zEy6%(t}`-`d6$BC^B4i>xccCPliX01iJ z(p&Y}@_7^E`4ll5c-4+*Yf8m3)gK$B!DJRJ}`75jyM^PLW zk_!rno}?^Pv1L4(jY!5sbk}8WyUQkR?e2^|7bW(O_olJEys4zKLwcpCfEk+zFYQw} zE-EAk*Tq_HUgO{0o!6R#rVUK#GP}f%6FwKEv42B{e>>UZT1pR`24G0?EM^n?ys{>e z!BwxzTK1P3;zn@0qWvT|6>y4*G`ta;LS`x_>F1(KOr|c1z^F8?RUqyFGhaLM+QZOJ zQ&Tf~&$uK)E9tr!KmeLFhr91w_v<9SzFoFUxL)F;!B$82wZr zX3r0^sRyjCsI8T6reZd3p7)zPUMI&6C?U}f9G=MRJWHI$7gYS0zAEhCX5sr}lgnW0ivXvb>X#rOJWo&h-n2$pB?MQcou&rs zX+yB>@}lDQCCi&$$HNsJXJzZ#w05+DDI-_Dk8-|()5V+(j*If4l|kH9ELVQi4z_H! z2NTV~Rx(@S-d5zw6zXYu8v!Q(&kW@9pt;jk)raD(wr69crCwN3w2eB8?NApNYOXGm zHC0UcTFjU>S3$)|Eb=bRGO46Yz{=Ry=lq&u{N<@&;r_?e?bSqi@32A9yY$k^VCh7k zq@BPCZ-=?xp`i)ezn$5*d5y-AIpX9$j*9uKBby~9=c{X^1y}Ba`=kE-xu^s;y=)QH z4}Il-hib-@Pu>&CgiBuf7(CL%4fk;{F0=H|)K3nsCpCk>RBb8|B+GNr?eVx0OE;j2 zlete{zU>W+o!2N7&Fn7Cd3G z{;0T`{$SlDx2k?Pl;6-jDE7zg%~tT=3bs zfunh*A=Nm&-1J7dwSxI8rBcRu*0EHjGn^$AC`Rh3*+f$&3ETO+qpdNVi51WyMWB=i ziMG>lSuf*hVd?#1%-*yAgx1V{pnIRVT5wcv?Aqw`?O4?rFBA8I1BhjcBcm-Ct-4tu zm4EBo>B>rH8?)62HZ)`t2UG;VocEvE#3`<(8txm>CYT+%`XO8=4qvwoD6htr;C8ZYNCUaJONOre(U9>jzF#F$CrKI41d(nZz^UGxD zqcV-omwI5Caj8vAoBe8Vfhr(B7wiHIc?3+E!U`xEzmm-|+nYyN+N^!yw= z*2KVr(S9Nb@XBbx?h_38Sa3R{J zKYXe(OGynReIkFZWxYwRK3l?uP=V7mYZ_{a{6O(CgUq{OYdA)#*Fs|)Bc}0DuZAHK zZga_mLWk?w5GYTn8>5+`a%ohw8wyUeq!{FJEb8L+$lJ}t7EExB32Mxm8{2EWDZh&q zR5dpYG}B%+5TWh}H=k`KNzf=$s)Wp}YBqQ#p*FEJr=5uwv`c)qVwy1Z9ccD;twr;_ z%Lgqi;`g2MdDEQmW)UfqIuW;%7Yi|;aW{wW_pt5m9}Dwu>7+lOToH?NJaC#*7>Xhix(YF}xZW|ubMXRbYh z!)U&fc-6Sw4~q~O=YII9vCEjQLl~`j1VDu7O_#GvKWE%NV@K?+4RU8N4|0xngIlo&hnRLdJKVe)Z#dDYW>= zzmE78z>&drS!m6?g(w*&2fcR5{BiHGaAbR!} zY~@XV(Pml!LF4wsg3AI(l*IaXoTW^D#qSU;l-$oPpy77ve{_Z=Haz{%N$?llLeR9x zk73d?Q}n=vw}u(u>?k)?ZYXHP{tAwkIYVRB?;Q!4phnkJMzK-t0IlIzhg~Gq6tLHt z=5;30nOMwGvslc4W0N^Fx&dEmu9wH~r61BC3MwozriE1mV}4XXN*E92xsWI2u?&(s z6FvMyGHo=p+;e!GnwRa*zcI-^#B~gzV_h8JdXw|_5a8bd{J&US7)T~1!b+|1t=LZ= zxcQ#UFQxjs2+?3fN%^`2*T=!l>04@7HAwjN2%sc?%1syI8c)i=Z4XgoNk4@9n4Gnp zkE=djxvs@vjz=5RdUCz-O3I&hVzw~DU1_t`s`2P2jiV3>Nt5+l^MSlI`ltZ?(`bj( zjc}_k(vV0^$W6V4oWgrfz3YkyzE!)s}v0lE(S&OvCla%6*|4M zWBTQ`tlw6u@{+Bi({`|2CBvo+qL?7fwUUwZ`^qUEG?Qu$0FFJ&6K~JGOxQs>6hN(| z(fn&;hqkJ!#iGaQD&{7OCgiG20uzdDLi~2VibK$`uenvp6>#3<|DWVz#E34A&c@CT z{2s%BJolRwi9rQ8esJwl&##0#hNfLuf;Ua}r3H?@;=U#-K#gFn_K>;&-8`F`jHxR^@Iln|52$Z3;ucxm-!7 z5r*+fvl2V}q9Qrh;sh1>qpZ0l&*;Ts(UdHWsoWe!I>)yb^qVZTXiquX{`Q;l-n0A_ zHT6nEYfh$h3J2U&UO;^^;nyE)KQ0v4>PdUTB%kGQ)>%HyWsTGH?eF|-a7kNO!tcEY z6PZr-sEcGV`?FyNx=P#LU{D(dwK@|o6MAV0)2k8*U`w{)zHuaQ(FD$z>&M(;hmnwR z-8AV%{*tk+YvKH-0~b_86%qDq1!ZpRU^X|jZ*^hMisnc>3FNF|z6&Yw8<6`-wV}RY)FYq(l zcPsKaUs9PZEL-Z6%jq<+jCCa+<=}9s$R(Q;LePxgP8zU=jZ;)1F?mqpXzwFzZpSO| zcH1Fism`BVd%D%irxA3m7Al83t;S}{Wl z8J1n7x1`iUBm?f0?+u2dP;8Y>{j@4*^J);oZ#I9U{ znbbig!5AjCqIWFd=p;oEw<$u@3ORlAMI><`x-aHdcg6M zEOYkx%A^o-sYO}2WXT!=QkIfSYR8nCic)JwkXi2mN&J&~WR;f-Z9{|D*>!& zlG)6a8ZW)hBDMzh`#;Ne6gEbO&go0Fn(Q|EZJLA%PFhbp)HF2GEP>p@vuw;#e2p>qyi1>2XJ==*C30y0Jx%{f zmhffO7My!BJ1*N>AQkTmce{0Bm)T|gD`2OorUDMw;h~rbxiEDUAN1m!S`Do6T&O-C zkLe>|$n{mfV;H6fD8rL(kqbHYV>>E$@F?#16uzw|65C-VU#DRR2T|_X`j~g7eGw4G z{yu$OVr|0`V>276ME&Hp{~YXg9`Ct%29vzikq?i}0;n))Qb;!eq@ylRM@bT>UX0K? z+jxfI{;d~4)OpiP{FGQK1q&UoP3)T7ZR%x9Mi%;*U5@O52q)E%6D8kaYpdzG7jSB* zT_vV{2%2e_B8mCspf{fDgl{RD9A7IkQZxVdj+^^TuF7V>(pD#2N;7i-pVlP1w&Tk# zONrUiV24dQ?$x;Z(9xQUAb5 z_SdDA4`9slJZZiy>%1@H@O^%)qI2`B^it-STD6>hs>wX@Wq>WgO`goJkrj%^z&Lm9 z$39eO*m>OCG-$0XFR$Ahv4@MMu!Q?exhIt(tUgk2t_c(NSov3MxY=FR*2h5x4Czw(@{<#MfF%;bRK9RnPAjZ@h@P8j|f1LLe zYa=%+k2tf6Cv3kgRhjBiQZO-rboergmDP}kDx#b;N9^6f-3Y32(zwwq-&bxTUjd!h?-`P?_5lTcHXyT6ov5eKj)t|k_L zEgUk-N06hM;!Y^I)T74e$FbiP?p2D#9l0{f;9QBWA3anb^~>i9jATNjEK7~DbkJR0 zgMPoGaIj?KT(C<7B#Bs+}a!rm%QIx99_uJz9z>jH2LLAxnyJ z-CQ*k+medK4R55s-1_BwCCJi_ZIt5Qx^)A4tf#is(#~n}l5e8Pu%-K&4|Z#*l%yM! z-_^e456PzoANwNG$gw+1xQ|-i6@8#5v*B{NR~O?`o!*cFr@;|;@3>tPwKH8&dM4f^ z5|#)ujNhMkSn(nK#vJX$A(!sT9+$Jh;z%27{AXKRM4oe1H;0$%az!+MM1~Drb4>5h9>a zM2Ccgf`Sx|Lxm**Ad5r55w*{cnLGeqZahzx$BY(@TwU1Hk56ts)-pSeaCTmB?u?JG zJ~XpEfUX+MoJUIo`c&Ux%YK9MTbAek~Pg1dstM>D7=CTqP|1e|Ct zT8)NjjLOn#XJA=5S(@c{N*MutQw!)K|VJdE2aAr`r_Jp=w$sN+|0$Kt?a$ zF)?fIO#YPQWYgy6W>pQ1!>@!-_gA%FzMxW5Q#xHAUP>r<-!HmQGLCfGyR zwz*sPJrG7S7M~aK+U|WeY?$Bw`@q$LyuV@BY?>s~wh!*J?}?&q(}y0Xj@#c~w;&TC zfgmRQ`>~SfCoHy7zoTM{!Z8Rp`H}$39}|dqvV^DgC_ssrWZ*t&fQ+8_ne@2c)pfy> zU{<~Ty--+!@diJ_7ZO<4>h|fwpLy9PN*6#k#`PaW+c=@iVe=zXw!M1{SG?b-0P2=+ zko$vbtZ?}9La(S1)nz%>=U}k7nIyUhd($7F6&eG1Bv5DbZi8W9z=}15d^Z$cGoG`vCnMMVkR-O@u?HKse zBS9T~jrZpfBq_>%1mw^6sTJxw3-bI zn|+a)qhV_$idKN^Y+E!k>FRJa@}-{}J=WWU@vAo#=1I9@BH+n$NZ^z|e+FvWw(snI zlcH<>N)oB6{%2AA)A8gT+{{eM2APB*n@!zr=Kv`I;P550= z($q5s=Cj%A2h(bGjJeEVG&O`n2^QlAi(W0DVe0fvlKEGYvvha7j))aH}~6csx5vPFH>&JSw>{2imGA8zGQ{VT=&bVC%jRX)Rgo3|Y!M$#a(%~|x*O*Ky3 z@N9^xRI{8dfr7k!q9u?iSX$CZXSdC2e|dgL0`KB>&zlDOt^URJ?}64`ey`_>r14j-dM^S~^x9-EEBkTLi12(&Le)v#li=Nlk=YLA`6>Zn^Z+#q9V8SamjH2!4?!Q{Mu6m`2z`Q&LfR+^ zs=&!l0_kieMbRH{8}dde=4J#>-|!-LzRLR=UPEw<{&hL@<+epZOJ{6}S~Y3$ z8XZ{jiOl2*N4ROz*PWfjXts(2HPkPGC5B@se) z+lO+<02TcgVd8*MVz;sDlF;qqai;IiEFZ-N@Z#ZzQ2NB|t-`&-5g8%BGx;-xkJPH>{sNlJ_A)9ofCWkuf10N9_UEX{074TL|}(^D`=^HWGL3b(UB-? z0JG+|neF0`iz_Spo9EN5hrW=`HQMTi#~^-jQNa3#xAi~1%=GJ;t1w9*+kn<^$LQ&? zll4>C?AQ3~FY@*@|Q-o8pTY#6^IBt@V7CqjG*q9%#;m~CgZ z1_!0+G3~aMh8dA^x-b6eDO(VY!npHSz18ZY0m$e4(SZeCA$Eh>Pt#iFGF3Msd~iBz zC=r^tHJSW8Bi&6LU&UmjWv~*=#bQPp1bB0H;Hn=PHjNe$IK$wDu$q$Db(+;4dD;t} zxhi=FQJYRt-qShgw+ECX;R}>cz=~FUX8S7E18>bgVU_-{s_MDb18T_UnikCUDvJ*E zP5F6v=1v}C@>W0@0LK)E2W1gH!xX=`FOceTjJ~b#r5aW*bQ6I4Z3kKC2i6H6`);FH z6b!at@b5YajB{=S*gjeEf8NR*6tKOegq&%X4cp9F>lAnGBLXPt0m%L_WXMAPDp+Vz zon~yCuE_Xf3?ukcQwqgxvciOj-+7?Ks@l#YJcWr-a6Wl8Y1@5=V)J=)8|fK}*4p*O z1csLu%7gb&3x&UAhSk&09wcB899nr@opMb+-O_kz(*Ik@hVgTwr7#a5#FlppQXi}U z*|v6x|02?rj8|3j^whQYC?qr*nwD@84D;oTz-}C*qw$`VHdiOND^jjQyKO3YuxcQM z%z<@K%!G6nA=3GVQRe|`$97yCDs9?YvGk?7gY%P)}pm>W(!jAng?Bkqt8M%)?I zZEZ<7SGETVZ;%_>UlAEKzj}5du0w#^!=NJ?2lrdIc&3N}GT}!i8vGy|I9El}lD6Cy zOin1VA$GS}brHC7_%@Lkd)ObuU3~#z!CjO%^f1XrYG(k&qv_fu9Wk5=VD)rBE`(P@ zxH^q=(#L=v#A`UUneIUncHGAJH%y@0k~_9)G29Wt$Ou!8Arv+fN2>6DOioDn!)sK= zYP)Kt_mx$_vL$@&muQaJArvzBYrXCqJa@H?}sHL$Z|M4CC zRh;~vN&M1Rw;=s0RjFsi{tTw9kPePxF+4x0A|q)d(#J_vD_L+jCXWk}M;mOcWnz}Z zAT?z8^YT^mr(?i-{2}ob-K2jjES~{J=p&g43Q*yFZ6n5MT`<9{rgk;*{Ldg7;R{47 z4h5a5z~peqZBg`}{7#UDvgv|f_Xk@QVeg27iH?WHi)-OX1lgV@4RDk*s>}6wXL#c< zp%^o3v_AHaeO_&y!E_s=X%3;*e)d}9RDAUvMjMJB$LftTXJ0#g8^y=BU>F0uZ#2(8 zui*PCR=c)r5c%2WTd8ovY#$TNVFy-V7?nb(S1Bzua=pGc(=nuY4D?M71RU-gl)?A_ zj6gN2Fc1!w3!-p@;-41c5A~wQhYEY#OQ0}(R%}s-?43J_Kv;272f6GT=^5SuJwnZ< zsRvve^T=pVj;>RKyq4A5=nlT#2qjno+gqRo!`S*%W>XEy=eW$&)aIMaI?-QqaD{a# z$?+QJ$`9UOgDm?vrbPbv zqzt(f3+6(g0Yy&mGg(LSdXFN2mmH%=ncO7tib%7mZFp6yZN#Di*&v@ria#XbeZCPa z(^m$33O?vNSqN7eq)lyz5z6(mO6$Nl@@QdlIb@h)Vca`@adbg`(q>jRXR8<)oX>jg z4yZ}559B!T{i|W`2^OL^{XNhzx|neHGm$AMH5>v6Fk(Oyr;GDY66U=NQ|ZvC_NCEr zx6DEJo0Ox#zWgNsPp*wX^&sNxQrxP*2xsZc+sF~nRdAxJPWo$d#YqT`!`?tEUa-U< zi8!h11bERfUT^6k(8SBo1T`Qqt`Q2Wa!GS`-4p#IO7ZIZ6tzjB8_Tmz@S4Ic_O8uu2`v=35(DP*goA`0M8ScQzpS9R3fGs7*c3D4BWibhM zPu|cd*A4=e_+$gl1y$C3TN|`R8PZ0IzI)89pG>hW{yHpST`I4805061&F;;QyeR(q zE82*qOE@T({V?2-iLZX4Ur5RaeBOnN)RNIr2(Nd#)^E8~CJk~om+B9UpF{Y!wtS;2 z$2~;LiK9qD=h%pYm{K4_sb~18)E?Ol-l?b~W8n*B@GeXJ5gL)CH8jjvjZ;rOEd%Lk2c0?vC_~_wOUI;H?rH@82%P-A+~QPsFue6_sS5aYImpyhR5fsDWNI!h4NzyH z*1uho0~wNoomRJF*}=i#xHvziCMqiG4NAx``rk~||G|s@)kptv2}0=b?k@j^+RyZn zSNr;K8JHI7Y|i5?6o;~MVEB_=3o7-4by9?o03v0lxM|Bm7!bLp1|=NuX9fB)ipMm3 z?mw=$aa~B05r`yvOB0g`;ja<7sY{67uc|{vM4t?;AEU2JZ~AgbkaT(0yJ>KXB6zUD z-yJYWz^MsAoNt#iJ}jB%vN;2R!_G0_Ah?ji%`igf%iz$~r$iB-p{Q+7!=2hDvy3Bm zuwAupHBp{YhMP4ME?4fDFC;;TcC?8hV2H7og2zd>_V(Q1dU?6Np_$1b@cybMfgE$; zXI33AF+t=c-Hv@9+QmCErZdUE!A}}_mmwT&K-=6GOrwU+OU&e-C3_UA+lS>p{h832 zqZY52^oN4w%0CTh;A}FBlde-#KpaQr9})4^^Jc{rlpp)4W`w?TIfio=i<*v3mKoFf zH`Wgl(*sjWRTUNEi@k|Pi3BnUml+?k#DxER1Mz<*msdBx-i%D*^JfEK(wN!@mD@m-8RvHb>7yAhIA~Pn!@M(jmV>sZ9CNs;le6Cnsw< z=Rlt1acDtjEm8Pg*;^f!xq8X__^dwkTRv5|@F`US-Y^RCD405bZ|Z|c`9SnD9MZx{ ze8PjzegQ5^b$vEbkndbc$ZCe8hfd`&*^oWHbo@(Q4-~)_${U83_HZX0_dOtDoYY zVFAKw2@EWMRv!P(IHwh@i!(PQee7)MMa{V$YIx*~cy6Vn_!%Y)tXyDV+alikpUA$7 z$usH}K&hhavtP+MoG3WoV!s!8hkb`#_=GEr zpNb5cfy!4+_cvWg=sqisreo!{)c6)n6Rjrt3f^2L42m+!2d=(l#N)FGGn zwY`k(+P?zRSd82Cq|SBCd%k<4I&ljLI9(`HJ32c01}8-l6YT9ug3Ozu7_V2igvX?- zYir}V*-s)=HvdPH{4v`<8JN9$y?o5%e<5HW?`wHI_vshVf8?_G9q0+QA>Pfetz%({ zcU=z{63O_<>TK_*>Y&v_5!f`Uq`y%mpsbS8NLo7Z7hs zqY48zL5DL-J|df@Wkli;N{d=`bHcyKzbPT1rI@K1X&(iIb`(ExUkIA`M-dSK zrhvot(2JldUNlh5vdntwTw4`wU;iq}@EbomP+1cT2z^HXdP*UXq2yguj%b|z3L=aGWe6*rI?4~6exGmS0mA;cx-eVo z;$PfG3Pan53q*0BKA|G(#K!tW{HDr}gI^({^O*hY3P4|n33uUgX)=6&zO69wuop3j z^bb~XzX6hhbE(C-tU{-KspDbgbg9e#4J|o&5%65T4{UNF;`;Apd5-tT64(knKE-UZ z{#hsflc(sHw(_Tw_G35Tdhx0)r^#4f8-|B&A|SZM$(I_1_jN_sIE@L-bj#bR|M?i| z#$$6dS5aFKiJ5M_pa=FPE;0_JsHnK#8MG4^zOpAbXkv?}toJ&FkhD$h7ya+>pb+TZ{=254vy@KyGMCF%)Hno4!hTW=*L}$G6c>j&AFv|?O78$BABE=tdR_IZB2J;Cv2-?b8{R*URY?eWZ~ zjT?J9DeXPm3GYW|EOz}F^O;~w4RiPhJM=qSjn36i>nT0%QXKX}R=d*7=hs^X>f0fo zjsy|51i!l&5hvcIkAh#b_Za9Z+D=lFs105xpi(|7l zFk=6-5sK04M&R~%#%4B%JfEzsGxoTS+Xewr9DlBMDsiRh8EY?ZaB+R62|dd@4slrMP$S1@9yFaIK8iG)i9?gEmiF~#o_N215#T*sv3LG zRk=OF^VI8*qL}P1mG+Vf=RmER(*Cpi#D4ivXGsuDoS}YU>+6r!#1O>QzOd^gn7yxW z{rr&NWW58C;KGF`4b?WQ5b{`9`1D#lrc?p8Lmt+oDMjM~yRhP$bN|yDIIq`%E|;i2B|B0qYBb`E z?|m7+%lXjB*u>v&!^bElAJqR#R@3!efG`A&)Xks^&vjX!d@CpbY$$HF!De9Pe*9(4 z;ECseTYU3g%_yBfZi2Z~+Z!oWg+H^fe=)|B^~1bUV6j{CZVe_dhZa~AdFk-B#tWjf z-(}YifRd83K8(V?K2Pr0u5`0BPf929ZF;>YvkbWrte|l*$}H<~~!_6}^yE|bzq3?!Vk+(8@AA1tam%SS;9|Q+YIHy@F2f~5g3ua1AnWRr8O(n?Id=Usdp5I3@ zRVbh7Mi(J)g9*sTdA=lnV0N#zem=)!t}{hEZ$?(k&L@meAi1}{>u7{S6sUC`Pg*j z6Ybr1uVj7$2Xcc)(g%o#v)TzR2_@+J9%*rRpPy?l(Kb&}v$<=lPSY}~Z_N?ilXI-u z4G@}BCPPUUItcC=lyL8C{KJaVx<3xf#08iI5?_)tErquj7X0_v`& z1*kbz!vPK7pHK8*sg=EsQcASv+OQk5r-WI}c;`gqRTASp&BZt2ar2oz_XljYt3001 zx-T^G zSqyB=O9g%4iQ4W-`xi;pQH*f{SoJ**k=s#G{@^rlq|S6}x#?$nQbQM`rnu5X(d)vYjl za9<*E98;2eQUd9oFN;8R%o9%DXLozqjhK^&QNfJg2tMcd7>&A}PtFC01z+j$nZ8sk zH`n^p@2x}3kViPb-+zPB)&YC516F~Pb}^Y4WUF0g>@SZ+PtcESByvuw%x|AlCX22|nH=6V^_T(F(^;0{ev%oB8N%&R1%5QchSJJCC zL5}rW=~GOM4#_UN9x>b_i#&VHnh&aDto0c0Fx6Qw8s!;m^t~ux9k@^Y0A0^?IH%S} zzJjBHvCgU*an%QC@YatxVa6YSZp4s6wIcy(inNC9HAMW#!D)~y1+9Cv=?wLgWSe!IZF zI0Vl|tm6bX2ctQU?EaNp&e0&2^1tI1_k+a+KoasZ!ird&-PAdVlV=QWH+EiSAr1R! zBBOtVm8Alp7uV^ncW#MGcDUXgT~Q9jYET8M+Fz>Gq~5sR+CV<>?~vG>LgsTEGbbfSm_gz$F- zIF35rvl6c7glXUxy+33!1Tg`U3D+rbn0guW);9y->8im2LQd=v-0hqCD(|sMKZ<>+ zwY!+7+Pv-nK$@Q;S2&3EHF2pB5w1HPM8s?4sHniYZQj8&5B|DK8GwMoq{&-leM-9bjy^)j=Z5^5N>B}Ae4g$XWd{W)y50A` z!+_-Cp0(h=Nx^!(#jEQjO??gzBw=Sk+k9&ZGNBTHVpl<`m z+B2Z;vdS6+*kD9~7weMku-Q#YrvkIne6Z#EGQb#m8ybsi-n`$lvu~Je5S58gGUvqL zjZOTuLvQR`?a0OWH~dFNUcH!hpVD1byxqJ|i_Q>&zP6=6)DAAM)cD zkxlBz^q=>`nzrnHA_ug;Uk2qxKr8W`SKrqO0G6_xB?az5cRb9i{3l0^YYiiG<@um6 z)7Y~b4!$+_!j&-IX52@%KoR{e=tl}xfJYo^kaFIby^QEyh#=5&kgfsYs(A1qa>8#l z=14gYSOZiiNelWy1U_ry8|d#)+?c+ZLIX)}^7~@@q(BoM{R2yxk@6`g@~8$d-FQvF3acndM=xbJdZu?>T_a@6=r)fd;n1$2FVN)shMH=%XiN$Vg|I z7O3S!Vt*e?W(?p0ZmACj3s^9Yk3n_(GNGm@5^w|CLh>1;d*v5SPgKd(X7z>^V9Jpj;v?i{_P^m*W?^k zo|ID**-^G;;cVBr26#6*28iD)@p%8Y4>uCUx0)mt*OMBdd+t|JA|lPUTQo3_O0%mS zCL2u%z)qJjrfMibfpU9;{f|!b^Jy9wpP*>$Pc_r2ME-jv{AJ@J+&{aR;|8k~q!9T^ zm{gR6y9fa!J2E5&_@uJC4EnkS`{l5jw_Sq^<>;eH+9BC_kq490dTnui9Nja^uB#gN ztpCmufd7&B>uv;N-oPmZT%A{l)XI4khMun8eJ`ss3DzS3ZG}`Pu6+PT_vrvehLv(a zNejKBKZYaC=7$8~p*R+?&$xnJI0c*k!XNwx9SxTT@tqfiEoUmmnN0VOPYnouzaS}3 z*}5(>ge~Q!ogEfz8egvtjZ+PcP#3WKN!#*&`P{5n&gr{lUj>G5K=3tAe>4v3x0Ykp zP(^}tzJf&a`~xF+q7M>wjpNzcTCEZQXO05>g2@#s$bFYggMJ`D{zp@|xT-`XsftmA zFHhIpjI~KIOnV&aSnPJPdL1VE&>f+}EHN!!ijE>WKb6u-&Als8oTRk*$2pnBT!L17 zqjwh-uR*|}%{U|^MCr7<%~PBR%z(_Oz(AL{fR2D=DvUUt*&jvP+9VT8VXjNZ*Nie< z;!OKz!)ZVU1FfGYnMRdnnlup?LX*`X0a6Whn*IQ9IGhPicDvVMoexC-(gbQ#ivr<2 zG|}4tFMT`$6cpy<6cw6Fj&JWTcE)N=X)W@-q2D|2QxyB|UM0(Liwr1|k2s=7&Z9;P z`DY&WO=c-3o`py_;CGEEJ8%ni^B=^>NLJZ|2lVKLYc5QI>>Wu=I50D`E@%0^zb z195!Fz&B!#eh7Di3Vj1DHzDpJ5xdB$FM8(%Lg7RsXOny9P5a3L$7Od)e6R{f&zGC$ zv$zKQhmOl_&ZUGsPAXD(y>w1~2v(ig*b}muEY@9U7!;*$7N>&E6ml|k6^q`Jph#Pa z9ZG0NP*M)L$A$Sv^DxZD9d&_a5wNtA=wN6U#(vpY3uDb>xqNvOwaV{KyO6FaWhdw3 z$oyCru^N~gA6>)ML-W?^-c&!31;08}PCoS}*W-{DK9S7oeS&cJI#cmCfZ8{&+0!EU zJWXI~HMN)*H>z5lh!cLn>(=~?ACfQmGq8gN=JcFna0axPk>>38Zn82#qaPaalE6eT zl7baZ|H*xw!E=qD21lD_Kns(#*7ISu6`NS)*a~a(`Ee1LtuCr6S%?gk-=U0O&|nGP zJyD3nVQ&gv}H>LtnfM_j?2$9d3s7{fWZoIV0hHIf z2pBHdS)?)u{kZcML3=fLs@+mp0IYt$A|C)PUl;1jC#P*6u5S;65mC3@VfdNrdwfMp z_G{8s75^=L)CnQbe7$vq6mCJ1w^YkkM$|(8jchSVjDBi{{3M>s!g(4@n`7IZM3Vg1 zs>mxuKb7iZag^c9$r=Xyc9(!tOaCGn{|Bel#S0PNc7CQ*18oDM6#mk-A5({>MTBJ7 zZ(LyMaJ<#%^HB9*f{YHnpG(#Qd}U&qs{ScruR5@BRh#5hn5G z_#IS2w&~P9ms7`r19tI+r&O47Z&M|oB&JY9cpqTQC~$1j))A4>z@yRSfW+%OMbq|v zG{bcV8#6%`}bIAEr$7gnlwvMxH7>Y2x}lXE@gXjT(~< zEkjBCxs_BeeK5bCHS$)&^x1lAq7y?My~p_zXg&`VR6uw>DDCAWaHrNK5ipgHUvJxc z57`~B55WIP#dF7Xkc;*Ky^lUQU&RQ_c#nP|0N9Lzsm>MQz1uQltcc+Yq#ikSJK!=I z4r>Y)CQHg4Oa~|OLCx5sbGfNP-C0%dZm{svli@0Sc)pa+YyE|bQiPrrD?=8H}y*&2ncUJw3*%Gchf zPq-Oa(%jLRh{bf0p-qQ;;=}z%3lq)JXX6mPQ}%Cqueln=`Jpa))>)3Qst&hRkMA*v zH#*S=7-3Waz@x5}ef%c5O!7R`=n=RuR0!oRo``Zf zS9ferRt?D)FYp;XB?`j$(Dy78kN6>#+kRik1R{tH87#I(I4P(@i5q9c>XV6IR|h2l zVCfb$Qs&f^6`rD zUODu@RsV0L_$F+aA@|0y8F(2)yWuC^yF&Ik>|z}(@Ii5`JEn<*WuegY8#TwxI@J^< zRTOuFXP&p*4|sWWdlcywfw(V-4#t3;$H^kOho8<-&BQjAg){lBzu~a|F|MDFJnq~tm9yN3Z|1bhG&b|7xdFE&<>jLo=y6^A9+Y<7yxV8hpD-TX z_y_LsxHJu-1tNV?!Q4u@Y=#$FJk%GzUtX@X(s+&XOg=qhfLBNGT~uS=*vzueb;87l zuhgm7cC_Ro5X_qDY#58 zG8M5qsnKY=FqmTyC-D}F&(qu6c`Sqq-m%l*dVI~oPZq$KCpsH_cbgx{L#0EZo49$q z4hU3W4fHW_RGy`q)1pNjQk^`PsOK$K?y-oTs5KBk*rHUrkKPQ&7UG{mkTaQ5xb2tz zyoM~SN)YgNNIXtsH_FVsRfa%sy!frlG9 zgKsdw-M%7ylu%H6m(%cDkc9E3VirgiWBnv1d1^~?Fv0%Z0XYSUd~zY4iR=1{#lZK@+zZ)>R0JOT^E9C(bo9mxMJ>Ja`SCU~s{U;{=lO__{86mVXCH{x>cs#MvQ6vI?#%|A``dXh#!hjCw zSNll$QZ|I-yLqcDl7sP4p6Z7Z`2$FJ!t2QFX5K4b<`!7!#%VbRl%^nMl^xc6D=tZZ z*^iPGuTiONXg3B|Q3PZxQrnfaF&HV~>cmZZl{*2(u*qn$NtHt#GxsX{p*xYuE9uSx zP-tSx_gvq_5Aw|7xYAQtAxuQ}`rv+IC2UFG?~*z$toA$_2&H2i_=kO66{yv{$WUZz zq9N~N=Uiv*L`f<^EOXr#4xEyAN3jhrOSye(|lk_j2D~eiya7S$2-| z^1B%0Tl%D_zik4K1LlR_V~g*gy7-3d2nI|uu`3AjXK=GZ@@op;1AlL)pe+cqfz8Ad&5yA+Y?HM zrf%Y)YF;dpGQ9>q4yi?i9in_yxwqKo)WsC&C3?X3qeR|U$b~M6(5MHbJ*0PB25|v> z?4&+{b`XI;HHrZk;WuNr0pGadH1bLbx!^?eKh6Nq`(s$)9ocs*&nP{2~%F_W$LG^OG)7;fUX1Rrmtx9)tkIb3$0 zs86DuhAm9^S|HI9m}dXIgpcK@RN55LZx1}za;&hZefnT$k+NLzSmeCD4^xcJLckm|c6umxRk01li`2bNXwxy_{x><;s~ zHJWReYv{T*<_k)qc6+G(9?q0*2YdoSVcffcae&_Xo%ee4xsYwi$I?C|jLA^s@R;Y3#9!h~fWp8ksg0>`hszJZ@+KI&><&vg}!Cj-I91y+$4 zq`Nc?OfV_tVQ50!#AlYi5fNd;z#>U55uUCX3FcVtYn;edP;?=GIP{Uz?=C7TjgNH% zm1X?%l4dnmK>{)dC};Hh611i1e^hlxxiS8rb?FpC7l)feSCjoi8?PDF#j^a z5ND@A?@|=rJ+F{ln#*kZ`riHBJqg8cu1Op~Vt3u_+x-$97Yal|>Mvi5)$-^kf1|HU;{Mq3 zopubu!+Lv#q1({XGwV=M@6I)mM8#C5SoxxH*I5UHkf|iON`A&f++ z)yROoyuK75e@f+~>%qkJlCz_3czWP}7d2`*+M@{+SokL7S8f4{28fZh^N|8eD z2wrORljcogVlN7Vy5GNGK;&4gTsBXrKR7H%Qm#JnJ|@&uj3m3|laiwcWp3PI6N#&s zsp2+cC@?Ge$MXX8(6n*6kpLrFND*jE=o6i{1ww9ti7Av0ZBuY64VP-qepMm^U;5?R z({zbh zK|`E;B)BLLaC?sBc7%RzJnF478YEXlP@!o!Y%u7?*2hT6YgfaL{zVII=K~mXsS`Ia z4Gsd%X9+lGDeNix-6z?k@$F1BHj=)oTkAY6&<}FW?Q|-7hn+DvL6^J`;XRbwL*9VF z#E(!X3S|afZq)%yP1@Ru`7mc~z(M)=_p?#8maU!5weMI1jr|xbhg);}o;e`D4;FkGK-cieQmt_$I6a> ze2_Mv$>z-S^|@Y{(~h{6WWWMIS=e|t+bsuxq-s6D!@8S~Y$Nzh_QdBjpdD*rifvDl zVbU-*n0Algv_gt5);t9|Kxs7DAYSPZMp4bMAvS3L3hD z7m}R;DhP$cz7#7Sgl^i(6CS6txb&Y%9Mat@kWHdJhvB{24_bJkjz zzL$yUb%qPf5gT@d2nCTjNVdtRvV)=6=z2@eS$}8n*mu`jkO*g@5c$Rx*UYFei5yb+ z@IcC~tml8X<+F9Q4vRX{L6+%AUO4T(Hfh@$c0cHj90jD`WR*vtG|*PBY0$5c!FUFK zhw&fVp_ZX9CO>8#4LL6qGZ(!*#ACl$w5j}ZPM>-QLY7>zwy`}APq^m!rodSk=Z$%_ z&d(-gXz_dlxG`ToT>3p9YJMxh=a=d8&iQc8M0B8)+}t5>k0pHWkRdwcf?}8H8V`PO z*qTy<$k+nVt&y}uadyfY9coMQZ(l9fEohYMn_4QTTU{BAc|>`8866jFeJ2E;3kt;6 zQwZnPf&+zw>p|7W_2EOiqYtD;G_)5nlzc7oq1fb`eLB$|2=~0Z7?=yO!IRb~JBLN_ zXzyZu$2xu?9lJ|aaisRPc;hJE&6~L@{r;wvxVEsdCmw|Rlb=T&#G&^E;u9$xf zoi}Nhp$wrrb@)b*+9Yp^jNO@xPz7@+k{=nc5FQYhp=NL&rE`ltrb=Zf7<@{{r4nQK zQeu!7FrZP}6a6w%_$4ItX2d0t;i&*B(!S9f4^xS@{12uYoJo?U4HvQ{QaA`CR!bE&eQ|J`sQ*3{cDlSv*`G3efscX4zI^2$BNdy1(EEMO2$lgv4- zHGCYV3C`M@QCI#FSOB2S*j#(1O(TsT9fFuY;rDcL>>bI)h;;Hw&r0+GUasQJ(#8UU zH#qt{E@JrRr|(Os!F>d-=zYu`eT?YZzf`uM-)Q5_KT3!ge~yd=E#%1t@eoFSqzMoX zqAyCp-**%U!An-ub6fdhPZ_D%0aq29-D_)VviLVcbDw5*+Rj3KFwWBtEPZA_*xQFJ zZ*IYvnBMMe6YOKiJ-29E71?lwe=vjo6hRRi(NZ$Q#L{WwdN0^u`1AMd9WAvtJQM|Z zsnP_1XC;Mh2%hgL5~&04d>h=Rb6u+Rvzyo`7O<2+KF^Ngs3D~lG=BWsB4xh$oEXK2 zq(+njO$@rwzu)jqV**tMniRW8%NzpmzvLBPYxW5u^(5C?j5>O#?};}PpvW7BFh&L@ zv*dbDpE2n|Y`R{w?*42&>P7?BO${ELb9#59N)leK9QYZNO02%c?%|R91UfDdwqf~3 z6LflbZ_+|dw)7fRF8#E})rjid<-F;2lsspBl9J$14qWof44C&4KLlSdShjkqdS6~u z`mJEt^K{!{Zpp++a$Hh1R7eY{Mqi;^293}PWMGhwC&$?TG&Pw)_r>NU}lV|fx*h>Uu%Lbb%;#{r`UmC#H2 zErT*HU=Da0>`H&%75BXBS1!8v2w%f-3nUvDaUGUwz07}s+@_mEW=Y(nLRd=yeSY#f zsfTujCeq4P&gVd=oTEp+I-|hQVLkA4g}05-M-QuBCkt?=%3j`4WR?@&Ja_oslV2-` zd)RxP(vfl=j5;;hk?eG>hVun>0E^y)nsSVZC{(Kv?}UxT=L%o%iY^h5?dD2la=bU( zp%TX+f>21?EvIhg!8^SXC5>M0I|MT|yvMV+>&i5Pnt(lqT9FHK%E-IT@9BK}t^zD( z^h(UJD>-|HcY~FLJ;ae7{GCNf{Gv5E#73u_TseqJY2v{RI9K2IEM5!{0f|1GWf4Xm z#|HX`(F=@+2~QlUh7YVl8rC}Qty}kdu#ULVe;o%+M)`c6DN%LY+ivOT69~NUz(}7J zSCcU&SoqE+_@meNQ^~GqJcJJPtiBhdi%$uohES4Ee0@7I=A5Oxz_}1NR7T~q^#^v+ z=vRQ}hq65MbT>zM4Z6QNeR{0G_Q`c(=GkF*kuJSAqI!uJ8B}5`Cj;u?wP=N?+@RoZ zj0R;Ly+kiB2+yr~n*$u2cmGM-Z$w0$?KI4KeESyW*&~-TS4m0+Ou@G1y`T@ zOE5IbnE-YQJZ_z^#*aFfOQ-AzXd?AJ?FgCuS?_5(lHL@%OIOk39rS^3%nJ8>OkkGl z{lTO|0U1Ms9c8qKpx+&>Lp=wjf#8K&T1Z|by!g2=B2XdUWdM}uZa%ZVNMfQ%spp2b zz=YRx>HU%+T%6~HAC~|%4YcRyk=WYo0eGL!strMiuVcOVtlk+NkoQSDGci7bWxX|3&F)mX7c7XQvnCdY1HO@(CA zX#cu(gz%T3LM=RPEORj=+G?YMme@>IAz9|sLXAZdL@8`VrbUs_Ry6PQMZbC8J#A4ZICh8@Ca{&uqn6r2Up z$)^gJAS~9UEi@`n2(DJazFbGbn=ixa2#03DTa!(EIV-rWrVnrqqrPN^0e-|l^XQq#W60K5qLfnW6tFuCpKGY=m1xA>ykWG>UyO*h;CK7z-Wxz z6T**mcA?SMN0G$5MAiDvV{dukks6IFsF&oCDi3`Pg^p%oa)xJfZ*QnV6@oob5@eKR zxs^ge;SoM@^!US8sqEUD-$aS*PEQsU%CS(?y`Kd3Pd~`kXo!nkiS*I?Ov-fnZl@i| z&a{{IxtDG%=m!-ySbLHm{24&Lm*m*Y!1$wtJ_47R*OtgRi?r_Ik#VR6XCe$AvOq36 zNOXgiv^5z5&c%;dn{Z{qbC?Bvna&4a86$F%1Ul z0Xv|$&^xV6x^wMjm(r{E2FY})J-t2x%uRlhZAJ=z5=3!-VdNGRtr}&<-C3eCzG0!? zd70c@?Mk+odO-+LAm0~fotPd7N=GF*cekbEB za=>xszOBKlwIg?U;lq(FwV?s*ONbERCO6$S87wm~lK0I*8cZ{dGGT~}itY7e9{-$m z!jHEc>TzriAHZucq0T(_;~#B>oVH{eah8UGct7zNc7!pJ>FA(jax7qW;`|kXhJk{t z4@oS#$d!)*f#8b3y|99c&%cVB(b5v0zrMB6%WbBaE_ux@Q`x=zNVjufYz0%@>t*12 zpV>l^!|hy7ypfQtRJBY4iKdTcJ19vIj9m1}r5zbL`el zIE{*X^8z8!&2aLdc~7#IqhtQ8XnD^R1BO~%g&+42SFwD9NHd4k&4KsGA9(kj<-W%6 z7$3$A;{-r6vB@a_rr+o7U&O}Tkpt{lVw;osxp{M7gQn0@GPDVa;%mHch#t_<%QXOK zD_N(GXxjZDwhJ%mGigcskI4n}Z+uCv4U4P>aB(##?S+T{)2+5BnLiGXQ6}5I-PDh4 z4dRJvt#rdY$DoxkUtc46K5(3v|2_R+G9leOz4IvotBF8&@YSpE#bj=2jYL2lIy79} zX)9%@W}5TW%3fXjKMRi762>Xngfh5Z(@~{Zj zhhAfWA>Hsaqvi2;H+pUolB7R!e!xLt$9TYcgua4s#JSY6G{;KPFz)$2tMLDz8U4%Z zRd+#=u?XD??E9D!VwxmApbhn+xXDhi7nG5Pz z?^U*CVb=WF$u(x#K=7Ldj{e=LhW3PU&RAvX>+5G%g!qRYjU5d=KVWfKwPkpn1i#;7 z@jVZrZ{zB}ih0AtJQ@b8?syw-ULGK3LbgR4Z9H49?aS>Ytd1|aK-6d~Of;6|xnJsK z`wLj}y_k?mxW2yL{*#TTlQj@mTubc*1{T1a)-nqm>NN&T&S<;eFH>@n6vr~xQaA*b zpNPq3bF?1vG)9YtN^<@FXwrEFwfpkCoh~V2mXb@Q8=cleZP=0|IIB%_cka!69g`EE zp<rT9tBuY05&tS%gqX}%0%3+yu~b-^}x~{5E5Esq8@)elz(6U8O-yL&M@Vd`RIF%clx(LV3z| zWHiGZN#k@23>0wQng7dNwH~(|WQ~TMhrlawy-+y%)*Ga2`oa&dqBpZYHcRZc>=>xW zo)PRzV<_ta`V~qG(%QEn?&?K~L`!d!lI0EqxdM0?4V!xGKxMQJ^8!}I)@`~vCmsk7 zT_nfd&L82*LCr)(Sy`DKbRgy@-W_F){gPwH2s|nWhlJV>T$aPCCxApBpN~KDCJl6W z23?V~O{rnfR-1)7>{k9jy=YwZEIaZ+^m&PBk3_d({ZbY6HF#6X?FkRohaBF2okGUx zpe7Zexi27@JkoYHKzT&yz&k({B0k16AmV-Ncw=S1G;pw>JS+Zn``!_n@}~_#mf!V* zGnhBD*~T#9F<|*tmhZR!$-vb?1r50IbBV=mnQnZG}!YmuMo2xrXA^ zt5o?2{J62Ll$TvLKSp1M2Z0DTMM|B7b53ga3**Xh50;1=)I*L<$xW|AEDzI?dBF>C z6KBPM9A7vljO_C*Tjl&iv-3@YI*U#}RG=?PoBtSvO9Y9C>Mc0>MCz?tNp`x}k_eOQ zW+a;n{Cq-^p%ot?5N$#=s;W!>^s(RW&#>H*Ds_Vuml4?4esKhC>9R2NEnz3psie`1 z>u;lCMK~v!RlT9zgjA6knaF426)6V8m%URo|M5Zmhpjd#jd6-Bv0D14e$K$zEqTA- z_s4qp1CFbPD7+BOBHDhplZoRNBrGfWN$dafoBnCjeI`VgOau?Je&;WpLLt>#H^cb5 zOsh#tONQ7zRt_hDhgfp!{yI@gd8fU=r^#ZaZ0o;SJwr(>-?eo{_#AXjHjb364qfZ+0wk0FU6?L{9WWGR!0Ibbtw6lstzZ9|_tJeqZ-F(%P~-s@X$ zV;YO10~4`UgNwoEBUU!$qjS6Rp<6Sl$vB_;y8^s^Bn6hp*c;?rS-ewOYmnvDGW_xW z_E6sMnwV2Sm8710I&G%!!U2R`AZ#|7Ctg~%d>||LZZQcA4IHG$v-K9onVb9ldto?* z&5l~?rLRdF9Ix;v1?}9vrycpANEFuOnb%<#Gk1lyRof_aywqUlOh|1nIW-R74qs_9 z^;S@-3-VR^GrXF3&3Bv1JFX2e5+)y0lVn20+IQ*Un9U5-t2Pj*QpQO zkSn`Cz00C+IXjdU^<-3WLW~v6K9JAJ#Lv88l7gleroXJmd#fjuv$Ztq{&+hWb@2)& zW&<#nO~wKr78S$O7@>s~)#skBv9VnHDOKyu>Tl`GbOtsD zR0&@l1S=OB1!l<#MNvT%%P1MinQUA@*V5pQq!%X*m>8`@fKSD}7>79mf^AmBAVm5} zeT>syy`Ivr0up(%#hq8&x{chZbgDn4p%3Q$pCcC0@I-`8C8epJB?4Zu4VTq@D8#I= zG@h3LKbQm-5F+@F?wbI47Q=F!;9SxFqrQ#H&<3pC0B)fM*nYR$n%HvsK`)+LAg-VO zkypcCf^iCS&w106gwCS))lB$~;R@Fd?aL{q5*+6F1y~&HgTFI@`@Pn}WIjAO&KkbwkqaQt{xYk5{J7lgd{hbNrDCWArZIxu z$9w)N>|r#XB>*RtuAWZH)RdH?54dyuYEHjaBMOk^`iE}z?dEFPUEGBa7UR#bYOBNIOub1-ekFn8~(G6&YWp+mQz~Hy52_3-W53No* zpF6VQYORt%Ut1cd;W4tXw6wJ1u&b8xusvu&Hbo=;?ZF2R3F`OYm~us+5*U*--i1=w4%pViBFD23XAk)r(+9 zETxLINIZ^u3cEA!<>-*GTS=R=MTgl7?)$r>3EMx@MH~jPz=6KzsKfaNIHmd7NZ|v1h&s`#N+PfO zsZnDL5CC~kcke<5o)hD#O(lFens$^jm|<$)9f;z(l_1li1^-~C^SgmNRwONgdxp}c zDX+1{S9}YISb)%1lvh6o__fdiv=IxcU${3iB_KhlpzH3?Cdzl7b*9oA#1H_Cw~=mb zAi^0LCU9d(`K>r>S&v0(31f&9!hXzjiXeZ@Lo1%qeo3Q#md^cU4sXPFR01WfRqb0xjZ7aGXxtY z*aUkT@MXn)jj@X1Ncb|KKg3xCF`()9%z)kRd%2~S*H+c&#f-9HO&sZ65I+`LYoF0$ zQ>2leP8C`Ufek@Q0WK2;)O93U4o~bpZB!91sOC3(5l6C-kAwk15idlD_!w`*(@*p# z?6ukq4GvWmtUXxIZc$7V8d3Z_9lp*FFDJydYeFk~xn;`JA!Kb#7$JL&*Y{~v7=t0Jv2rOyq9s`&sqEpg+0IF|@VsS6 zH;j1*O&N#dUD%s?CfOmsILi)2MUjgc^BBWclLz4@CpTuVItlviecwimkRaBGewMUW zVtx_63>`xCB%x!w4H{MVjaDA~=&0{g_wDAjxv4NBTw9{CPq=mqUBm4!1f>qq#w^)g z9ol~bN2-jgJ0~Cwvig%%U(|@2y|NooGv26@kv4OBEMpx*9U8s-+W$L2E5MaWrE{qK zT)OrXX(miQOh}~O24lFq5aX0B(_8r3_aZAcR(AUzu}z2YVs<-`w6-&v0aY^Ke>m;E zsjk=f`<@t#a6Q5)%P&^+$({1Gg+h`Wp4}Q@O6EW3(f?Gp{_%R3FOxqO4Jbdq&1xo` zK&hq2830l*2^6NoUg-O+X=t~be>Q<(5BenZD>ApG2`Q5^^pLcS@vCfxgpW$-Ns)`vU)&gDxoq73)m( z8gLb)@;0YB0VhNp9s_#ulXAdGv^u+axl&RcT} z_vmfoL8o6^{*^2wyFmuNla8~2Z z15G#8_EtW_Wr8=++YyCr1KiagXJgdz2O_{01-W6~sw%ph(mTEmE>wxoK%c;K3Q>-0 zjBz_6r=wS3-OgOT)lg_69`nvpYM=XEURAVD02oYT)L}N#cdeB2>TaYtcKL3-rg(s| zaY(F#U?6ieZe)?|&ThgZko(pr{fpHPKd0!kZaZ>5b!(s794b(j&0eqGym$m5^Kgq6 zXJ^b~fxe-%9=WgKmFAu{{D{;?zrAp4H7i#5t6;z*(GZ*HMaj^`Ig^cbU6~GhajrCC zZdNUsy{kTSnPpg&hQ&}Iioo&OaA~mj&nT!NqpHJWkE&3eL%`K2ri3?gKDr+#yw6IG ziF@x3is%xTdVv(!-jZ+m%WR`XDEDmL%d%0H8tI7!$IC;Y$uLK4R^SiD>aVU%c6Ks6 zD!`LhV|#Ap^WjOH)8ko>&n?~rHz~q4D$XVW&0w*DzNrnq*Pk2#ca z;teQnXG>TULvse?0m&i&XP?l+cJ6drhSUSJ7u~>%9Ynd(rtD`&)9Lo^eKWZ{2M@e~ zTG)p9p5=0=B_AF^Adu7mMjdta-s!gtfp4Rnk88^A`=7qvQw@E#{O_sgYQ+CM=xth_ zi1M*p>4J|M_@E}g`U%RTa^X9nC?^{3DNa5?k3knt& zTj+6^hl4?}YP&35cmP}F)p41Bg!1J5!e7@PfG2hSO@KfWUx!DFxw@Th=_9B78=33h z?VNL*?Kjr3vTi3X^>EoqU#S-%sgC>jyfzeyo=2C9A>>{v=3Lq(C$gmG>A~& z_Yi4KYpUREJxx0k@Ndhi3LwnaDE5?9(fFx*Q{B$$d%BIMH{|Y~+gZ^B9_diq7r|LF zHgt0p*&GXIFCaA|tWe~Bc)Tp!9uaL2x>I?R@OA&pf?-q9JfkJ2viWD})l&`n7MssC z9m(e`L+DMku{1Qqed2)cO@8*8SU4$|7gd*}Y!X z2c*^+bG`Acx$d<&-IiVDpU_X$J~w*HJ8r%i(R}ry_al$PArON81Abt){Nzx6hj}Z)IwgDF1>+Kz%=J(=D)t(BaW{v zVouE*PCGEsYG{sdSHFRZa5N-`h!_rJqBJXVq9^I3RQV~w)icA+)%~-quUZz+nuWC? zzJR8i)Cb>->Z`#xXGdmap6E1*j9JD3|0U?+&-X$wZ*^^O#>QFjS;BLy>%qF9cr-)oGS< zc5evrJD&a0-FR*}5OtQhc8E<3?Z{dFdIuYNr18&Q)>?N;Td`*i$pz*%N8X{(RppsN zB4ny2FCJS+IgUeZDKO7WPS;!yER9S?7{!H%ywNIgG;WW2ES2S;1j;Kkl?zrwvw2d% zC+W+p?$F&$yY2c^c2 z*d*8-a2l}X3Kbdc(uU33vmP{M+vvVYWJ6{PGHz^5Lor={!fCy0^~%WOtn%(`n@Mq* zl-7fM@x&1X-BHbe|_KfhUlFzb5~XQoLeu&*p* z`~ z#(XImx>KQd1lZ#udnA#q2_6&mkE(Dj8n8ds6oN^!8sPMt_MK1=e*2Zf#9#W9*M2#j zmu>ak4jd;~-SthmMOtKt6Rw%CyKXp#+g~=vfYe~pI~xVS6A;b5ORMhZq-z_ z9&mNuUFI%O2L^M2kli0%A1&#QvDD+$8rHYn zH2!2V*#j(1vCQXe^|I|uCs4lW8{rO?`GIZWKmg9=x_7W=yXTs)WDi^JMubrETihyD0;8$96_ILD?F`ul}`E+pA&|nt?4|vz56`{M}E6)pt%n9f_@kN zU!zxBY$VwCWs$lbEt=PZ;M<^gj#R~7_T;cvh2IicKXJ_JEmvrFT3=b~)?23t&7}~6 z2FAG8ru$m%oTX&?bWw^w?V%mw)uShxj_V))KKHLi`YB@yfBJo#{g|%N5Rc7 z9h%d#>e6hH8!iY}Ikxm22Bm;7+no@zh|va8=uMgUMJKJx#Cx?0yf+AuYNuatJK0V< z*z@%Jm@ZdnJJRKF6Om`{Z62;xIjIkq;w#p3StLK$hp>2pvXTc*p6rR&)&mfeD%nG~ zy~k9C6w@o0l1FY)ud!Hqy5z}TEe{ZxFg}FLPp#!-f{vKQekzCnJ8ldvSXRLS0K5&K z-U0U`yI{-8lm%Y1W6l9x2QLmIUcIopajzg2KS@43=sR7~5km1xkp1qk)T+Cy{&-4^ zAr8{Rm(-$aJ(0rPJRs^kfgar<)@WA7Mk$?D$MO4!AgnKF@8Ylw08x#}GWa{`PJg zQ8$MK-{TLo;hb`9PodjnNklja4%p7ftmgz0&k_EGNdT}LuT-Jbu%n|#AfxcbMUwnb zF?v2YzI}H>uHj9q+`C38->2%A{yqBGS`Y)sv+soR&LE1`s2h%aTg|2Ve;1X-q!&J{ ze}vQ*Un6caAp#jr;Y?KRr=Dy{T!C-eQv}cJF!++`hN*dj8G^Yu5#bSAJ+G@=_}3(q z-y3)xcp|q(QOY?VVw|VHeHerDPy*ICnW=p_6j261J>+x80#ys<;G54`vXj#kr+9OU zOdQJkyPa!uua#ZbBe=YG7`{9g5AQ{fxSLR&6b!Z|rmWis!U`1y8PaA4+C*WlHm3XI zuDq+{Myw?N!V$E|TLVo#qnlRWyRhq5IQYEmgJpHZSNeqb5H} zb(3bVQ975n2}an}5_4;qE^iyfu6wAbfBQNXsHwGEZ`3+KF3=Ip?SV_N#JVCiHHtb~ zL@-+4zx5lj8ep>p(G6)i*PET5p0imv7tKtNF93lWM9KcY?q z`^xZz#aC6DI=nOldcw*F%%W1z4PVP$yc?5~w`ZcAyv^k2z4z>ThoV((sW^KV&kJ6F z+m_h#Cs=cotF}fP1Z*OtM70^rkB=TNhDawS>0cKt=GH?f2g^U5MttS)Tvz0WS@cSG zjl?QnB{j4ihsoGsFo!=1I$uqF0^^XM{n^^NwwC4f%|<)1UMtpC)HK&?{GH|a=<7}o zi}8YtlL{16TH$E=*GPt;$n$7RV8PzqEg8Llq#t6Kx!4ny%h(W=_!4PGj~9TZK&WS4 zge&f?<1LM7^l)_sqckP|{sK!@ak#1qI}Oq;X??7fdb=^ zL_>UhM2$A;`1pU_k)5Y+n-@xU)%qXS5+C%_DH&ieZB9 zI1E2_lHZ|wCAPJ(y;RKZ7blhlkI&%e2@~?56W4(pP(E++GR4gNq_6mB_`{fW6d^lL z$B24g`U}Z*NF2UAHxa#PWS-R&O_91t0`;RWfEqhjRm3*5)rqq|v_uI^5*4f$j z6fbmsSazTh2Q_Vom7I04nzFg}zp0MZ5c=VAq@Fp)hj4n|Exqksusm$QIA`wnBX8bY zl?7nvU!sD`iZG1{3_6FVqiJ>#JEG_zXs%1K=E*0J;C;_UY{^wQy^nD@RffOE{~qBH z{7{@}U!&P^p2A$!FBSM?^;4P-m7ssE7dSJ5B-&=5+iw($m_DEDgKFgaM!Q+sI~`R9x{hJ%BQ|o`x+^_JD5#~KmFO(|Nmbc z3y4c9-hz-crq|w}+!`tLvQm$m})$VRds0MoLe&8lZzb={V@kMG23#?0db2cm2j8pd))@D{J)vVr$? z;FC`oaEN2svEzNs;7&E_qn)l8+UL6eMcG>h#r_>u%FU~BpxApGWR{m1(kFXlK9OGPWfEHAOw6vTO@lKn>*EpVsl zGeTL4z*nGTWC%wh=`1anT}Z1g)T3R60AKF5nVF@_(*(nI!Q&cz+i)OV!;xh8L3Ckv0k zzYnCr>^pP^sNVbJk|aCh|(%=dEGkpN~gYjwvS%i-S{`8W<4dZ1{ahQkw?96cdqC>wZK8zbV4(FAdV z8pd=zjLkJ_&k1zYH6bMs$+ z(cv0L&su>o8Psaq*Wwn84CgepZBU)xk99w!ABjI|wWR2XKYH5rKs;`}uQ*ZOHT;u4`m&zjR`nP?$#D)w%z^SY-9k${MWJ0)_~_26-12KHPHuSxC0bq zHBrB+w1|oz8f6cD-W)N_aPV;xFLjS9ZWA(<-&@o*%b~9@@Tv~aB6ZM#Or+VNdvAerq{X;+pQmV^;scIG$@PK2-e!Ax1_-l2?CM(DK9m1}) z1Cy5=(t@n>y_GH>Hxd_zy&`DYDdb04c{461hpgbzQD2CErz*-Q0^57tgUxX1@QW*& z)O^6D%>7SQ3d5C)-g~c}TEv@36OG7F8x6m_tLVJEd?Ahf{>Y2xu@(w@1}t?1v{=1; zHtDD?73o-&sT={GkX*)~$}i}%>5W@A8SkZEQZypw_1Mc1tEJ?Nh`f+hro;s4W_L*# z$@F)X$4F$fZm{ru30g#@k=>ct{;FbHG0OJf)cMmQx{0HV;xLGj-i;4PS@~L2W9RjY z-Ab=tAFO3D=xK)&;Hp?au2gy(v1WOti;e&ZvUHR%A$b*YI*OXJM>exs`U6~tbQ-Zl$a zbY?zG7%AP=hHQhLKL=ZnGCy|vG#z-k#Rg(jizIZniVP)NH3IQy%C9!4@|B9rZfZg5 zG8U(*{xn{uX-B7xU$|M38a}1Z_|q~xyZ)P1OL9w|Lao!*Gmvi1?Uw} zEvy&EL2vbe@Tlur#q{F!;c26Ja-rL6284ueHM8*potSIsAE_hM8ny*G*s_T*2nCi2 zD2MqIY1}<*$3?(|5vde<-jfZN_L@K4Jycya8U&SBgAj_!179GEJr3vo=e`3Qh2{43 z`uqR;i}`=jO~>R(+f=hr9!vxwzXSIlle?)mI~80dk*z5u?BFK@r_C^r*T;QC z*qhc~XsGA!y@@OW6GEauRb=L}riLHhSjZ;um*z*7CV1nlZG!=K*SQf^oMt5Bc?p=& zAa=hi$nh!pS(_b{e9BQ9{{HKgXX zMaDUc=`+hv{beZId8&6vV8CfJ7cqHFlOhA7uq6!{9&RaiZ&ApKwztF5 zh&1W`h&y$zPMoqqe;n@1vVH4qtK<-=V!R`~AM$Bu@1I{r5cUPiqGUkfO!lw*U`S|w zo`CpJ^`AvW-{oOUCWe=v4opy^U;RfG7dT`oK(gi+BuY;@Ustj;IcW7C-Y`ZKowErvw&L zq253#LglI5y1pr|I>GU(wQ!x+tBVF^9o9V|{wk**eitU@e#b({C6Gp^+5EE*2guzrXsz2y;^_25lecPsomMX z_S?NCAe~E4V`YU-KXIw*F{v+ChWqB-Kz5$9mpJ@#`BUWkAN0L*A<(T_-?G4LyE1j9 zF8^RIXjt1VTk7X2|1Z}2O52uWC*4nITbt$DWUUX$S|(0CE^-9JF`n=SLF%GG2Ytn? zwk`WkU_KXXrlNwZv?AK0&(ab}x3{eADJ10zc-#nlpI(W;a%JY4<-rs7N=sYbSor8f z>usU`K^9`YaqeAkTk+N+)V{=$?0;RZsi@&8gZY= z=HW?-;15}&YuPxkXU&)|G=9|^=;YNBc5Kni5gb?hoVUj%#u6&AdnOf&KZX#a%DOiPP5@Tc<=)2C>+A*yqX5kz!s5?VUsJVud9La z(SW~fxwA``?mSaar29d3U#LwFk0b~`I~$_cj+L*b5p-1OObXt?3+^sUoZ2ALnn}n* zvZp=3?v^L#YC>OPi&?OLWvYU%vh8p_da_C4Hci8q&fP$7J;GoYDaxln_A@ zd5#P+kfdN;|3atLx=5n7=V}*%)BKpQ zt@)VXG0v7>>G&pk{HJY%y`znb#AX{_q66<{9M4cNHMF5v_+uG^>OC&yr{ncO=UuN9zSAV_?A&t}T3v{7LO|q8 zA^O-p;pFj-fGBB2P4`NGs&jXqT+Gt_hge&`R~6B~k@<&s>xRM)O`p2ooG0p4NKw=z z4`@#LgD{h2?%DPQfB>=G_x95UiT2rV93}}wv+1v6+AFLuKX1}9+H5$No}l^MoJl6X z;zv@+Oc)!qxAnz(CzVdTfIZmEqE6(?3!`;xbd7bRt4s$1GbzQ7sZJwwwVBYD<;%97XqG|R{jFfxh=ejMtM+%*l$a#6r_?m8$YWd@Xt2b!-IoM5X z!z=h@?y`}fZ2dj$uRuKWT73AF!Wd^UrpvU@laC|TLv#Vb!0<<1ob?-{xpmEN=t5OO>v5P zm==C*nxbp3WH!JUB>nf{7U8*B^98|Po(PHhR{rP)i|F^jh-dyB>)5NXUKVGI1K##b zdtFDS8&|^lXXlK1Prh9qa^J7$NqH-&eqv^?93HF=u1D^zTO$qS5*cz9dckwa{)~Y!PD_lE1dr%?P-3$lYgk)pU5ApGE~aE zaQlgdOot)4)IC6NyFxV2Ml$&<^;Ms!tFz%&BG#Y1v4ET>Jnx$)w!6u%o!gI8OT@>O z$F6}Qt6fV>F;6_kciTKIF^^MBR^xN^?w{RP5xnHD%cO~YWUrO%)}(xmL{@brGw145 zDVKiV=~{Ke`9_4m536u2S376vahsT>x)&?QflC;OmD{(-6+yA=$?6n*6a1L2iKSID z4oim>ppaOl#mrlmHlVr=jAGCE$>{PA@h&i;UtzENCsk&Vq8*ro;yhxqk`dcPA?a{d z*`JNGmo5Sh4mTV*Sd=hJ(!e@#cRt7HJ?&NIvsE0BBrs9Z1fKRxx)9~8Y z*?`Py2!p!(mDIkz^`zUa{4{qX6HhsP?82WO+MSs>lGWIjT9xH^IDE~lI;HkGqTPPj zz~~yFrn=61@l2Q^YQ(T&pG`*`>Own{_W3}a=sNL3-}pHob5;^rN8#t|flpG?n%yXd z2diI%GNP6$=|UynU%E1_bd93%`B=lvVJHhbx9z~raHM^oiX8Pj@N{; z0gU5LWrARXsTie53f$UU)XtUa+K_Ef)u7I?c28HZ8rhY*TIx2m5FHR$JL|zX ze%Mvnm6JqfIyI>Sll`ln{0rOqpDM>QfH&R2f!;YcTO~>lhpsha!c%=K?e@Yr-|hd@ z4~oC|v5z~W&~g;_3KjA;rm@kFiAtBs47Fv{^ja5z5K65dXhuI7hak(Ecb4Cx>3-Dd_gtcX&SQCIM47|?V811!9I(%SSCRY5@yhqi_d@~axa>Umk&SjM zmDrJl2QywQ_$96LI;Z8RWwn5p5>|R3^)+?hUt5Vf;44JXT+eqNsJym-02A8u)E-NXYxiRpWttO8hHfz~wO7O1T`0bWH zvZ3p9kcZ!9A$haD(RC(e68M4QMNxm-CbLe~gUS4&HWzC7(Y1YS%>Chg;6?1Dc00-E z4UODaaO=sO=U=>2@}bgU%9oYf#R%Tc)1t@yO05jdAIj~r8=t0pNBB?rgr5f}`$QW& zx!r4<1DxnFY@#b=t~IYV@tD2`4@P_-2S{8+@t`_d~Df8#sB@6G<$tMbYQ)((7P zwY~h%^!el3+JAcibZx_u*F}*$CCw}qzwA`k!=?c)BgNnOY6Df;AC2D@_{ahUX0;C) ztYR>Tq3J-a!;g~E;cv-;DfSpL-)A52u&Uxx@|p4tXIWBVg&|O5Ki>|qfY0=06QunF zy8}dy3z!mSZ&G8<$34%{_633{B!hr&L5-v5xd+#;vLoR#o)llaZR@(0ECAoS0UBqh zH*J(Mh%0}>q6t>%gs%yo&;eTFVO%RmjDCl+@~o%##zU*JSq~KU4`;^DKpXv9QMqWP zH2b4@f@6Ty*L4yavP^!zyMN(M^4hb6}xi_k7zCi~(JQ*`ald z`>%(>!b~qC*yd?RM!l@hhY?3qI|D1q#2Rnc`UcytkZQ-~;uImBN%6%-s4p{z(AQ7h z>VyGTH*YL&Rox17w1<=FE(^}gdCI@kc2tg|x5w z1R8xb$!dI~Ay#9Pf~6RYbWY)4IB`y7g#jerU`eRqXkc(737=;?-`wC!f`LC>oEE03 zK`KR}xVN`@4o{-Tx;@K2V7sR7h0fk3|7kga`32Y_t58~1I6X?I1f-Es38J3~y{4L* zqRO>fYA10j@5ex-%^TWo8jj>s_5L;tX|+C($a7s@ltdt%Ade#EMXu~>V7W&vQJ5YC6g&mG$ypv`wNDe~ zsoongxm^{M`gWvTWgSf3)th_O>#{9zZo+?!>SmM`)@9VBa>xIMcsr};QSU9`P6{8tM!56Bi;vy@_HW;9HCY3MMx~tu-b1mnG zErQjuw#U|W-3FxC;CH3COWFu!CCS)g;e79O%P2OKqguXKJ>!%y*R1R8)=8i8O{6rX zHz++9A%1g^H=b!B3;*8TJYK?We)@+OS--t*bW*q!Y{>!4Q3djtx(V5~hznM1BQL6w zhLl_E7cq!Rvg zA|pKuPx89EX5uQ}h0m$Gdr+R)9rGA9} z#=R=Xc|)-2Ba%7qEpz1+cD?<-k}hb)B7Wim^PkrLh4%GYmw*D`t)P64skKFXD8f(w zkRVT@oe~&SqW5kUaLW+-kean$CNM8z>Y$=r#^H{fe`duM`isWg7iKgR!Sl}R{@&@i z5)&h=|G&xb|5?fZ_0FUYs9?|vk6J|l7&Q&z`l2$h;Z^#}GbaBhw$+d;v|kQDq1ei_ ztw9E*M1WWg+!r+OEo_5w>a&7^u-^61tQFQxUK;lI~wtsH;d(3JBUazZh z@?!GdDZ{ep$YovwOqmUSvI(80H-pe2L8a~hCkMY%TYIL}eQ5u|e|J*<2++5wtCh&k z5g~njp37}f62WK4laL0G`J<C8Yl`AEhVJ)&LHiNX|rM%GOi^yNh2X=wk4ZF6?u13&%-W@J{wx3xt=s&z|KE%qyD=KqlF_hI(eFn6o~f!6IDWt~$1Icb>W5A)lOx zS9<>OsWfywZEktqimr}xb7eMs2s=5W%mE(KmJPVp-@}UV9gPDrZ79T#K{p1&-d72( z*5U*3F=4zCIrG57vYP7V0XtOqkGb zU6F)xFLV}qgO{7ZH+H2pkZC8bx}vTnF3&TAj`RkWz0Sj!7_g!~FKFtO>dpg@Ah*q0 zJ-;6J7%=LZJDxoh?0-f6+GliCK(Oq)elNt2SeIg=jTl+VMIoFDCIo$8xT!(>d4-q@ zNfu0NcQjk4oIRt)g!z>UOPnbj7$D4HTlcr2HJa}Lq3lDRJnG6s@t=dE?l9sdKaGRBNN)c8j(2oV!=!&o3XTMs-O?5oGJei&3Omq`6Bi2*Jv^41E#R<8| zCdKV>3!d*~oobCOMqpM>>@wtnwd)-b{C~*^U$msP2cS&H0T>$eH%J}}_f#hOwZd}d z-w1l{IQ54fYO(J;)Z;ui=i=CEj@)YlyZp&O33&$Oa2)e!KTq{2q;uwV$teQa<64 zu(%uyt9pmFin&$#7Cbe!MsoXb0bQUay&>*_(K+y4e{r}dzn@Os31lq{Jnl1EXohe+ zI+5=qu@?qB_^s^ngH#p8jUNjkowxIwE*mnlj}Yx{7arGY5yR#={Htt!#HaZwa+y%?GB*^5tY96WTCk_sbMtk`oK^G zwz&=Uz$_5axF^^J`Dh_F*L+5Ti(~sqv1ybsC@dW1%KaoIuJ{smx%Ran#cd&QYA~Ys zaod3VyuW0k_f*bcA7ge8yxnu9J@i7hh+~*mTn|Aio(mS%NGO3IJ!+D5V9(zRjCr9t zmF}CJ2i&A8ZLWxRjtAj$&4t5R60jt*gDUg;|oK35-`Yv(?w&;c1dwie-=SdkyXUNfQ2 z`FK3bD9H@ubo|i%9*XNtn!`7=6_DDTH=eBps}Nf#A-Guq&@+9=Ssn@zEF_Z72fq83 z?Af|>n|y3XR&t&D?5I^ek)t|*jH6(QK~5?<@6VPALRD!SSOgEgVT`%{#?s+gSHjp%aR>GzpZ z!N*T=W`gicv@X9;VusrRsHgkIb6Vq`4s~kxQt}p_`kDp&BF6KTucLZaTcvxIfY2iwC@6eFHs=|lU^nLPHlrU5iyxriw$$5yefGOPZ zVV;=?@w-AEr=4n$82G@XXzZY=D9@}Zh-wV5(X8mhctk2?GECH-Ui|#IY-a|xhl1U( zt2g}aeyN?*u*Dmb)rM~_l>x|AAc&BT1tMI??bT!;>b9X0UB!-<<5Vm7q^7uuU3wE- zx67CeZU@67#jMapB<((UH|sWAt>ntgRts{rxY|x?oeNm)Pbe%|L}%G8Z%Jj%6%j;U zQSO$Gsn;;$2^D=^bSH-Hyi8rF3Fw<;P_uqNR1Zg|E=-O^v6$QTr}5)c{jDdiIr+nL z22DR;Qx~kEsLT5f6Jti>#AyP<_U*kI%#kpI@n)FDRCqPG`AhSyV9T)Gs#4|IQA;}z zsYC4tL`=tz1>Jx>1>hPw4M{UI%zM2qFoGA>c#5-8hM=aGuAp@!Bdnv!KB6p=a6UCu zQmZA@TF7-ajqX(0$VX^8u3AQ%dk^Zd7?`7L3$K^-T)0%~y0HXKlx!zq^+!v(tD2f=_$X123XN5+xFs7%XH3dcF*v?6?s7 zhSF>)Vk`!r)+FSELG&Xt=_MK-w>211%VVn!M#MULZ?-<(<_WX;;0uz@OsP+=0$>W0*-(ST?>;Qfbr>&hsY9KVoDJh)b zyMwY64hOm^SP{CKhm)_>= zrO4>WbeB8?>-A}pzxo|{Io0~&yEk}|2q6qmSe4I%~c>df2vuU7bvuSjJGJ-C)RRxbqK^GA^&Au*l;SKnS3*zkiqYJlc0 zQ~@`vP~P0*S^u+uTsABEKA_ioF_8veBkCFf7aKU8w;e7gIIj1`cTq7`hnf2<J z6pXbb2t0EIWB3(^pHe^hmWS}y-zGhT?r|6@Jh#H4c0jQj-)tA_FDj7@`1H{tY>xZV zYm5Tvvd$1wua%ukKT#>o6@4(lk!o?92Mk-G@m6hz4p{-Z;cXbJP8@~Gjj(-v!zvoBI*uV#(+# z5y2v9K;y~YlFh7c*i=m+X%|_YDuPL7FKh1O)LWCo5nq^cAhL)$$`iqtDe~!aw}L|g z`t^4wrr_LLry9#z!(hX6P4avXC8TTNAogOZI!Xx*1HTu~i^YT!O+l_iaA5p8*U^2B zF+>dnK*qRzgE>DcCXqdQ7JfZlSIDb-9DK2dz=&pahoAA65fsnJ`{JeBQa-*=-u=+z z`mp4?o03n?qH>pDhg^zwMpYIFTQWypw=2-S9^|2%@K!BSS7e{sga-$w)^j5$BG@bv zM^tx+e!zyhdR}zCDrN9!8Sd;5oMEU$?o8}Ys6BHT_A@8e>5jQcSFuA+_U|k5V&jKX zc?gP3GJs=2I^%2uqKz0Y4JaVKsF!~)|A2GiALYs^%^Wi9zx3n+@aa+VW=Ru91KYq6 zLoj8h5`f-eH z7w;B|g4^!a&>df@wyQlC7-h)CFwFK^rsY6q`8+O?_96x7ZK#l2A8tF$*tCLHb@ImM zaA4M3G`ln%A$&7~xmZwaq9hLgS9!;Rbw8rpwoImUMd* z+Q2$Y(zK zrH~EU6?};gtO#=5CYnzeI!`#Z)yJV!6W#lU>AI|HC}CV=?!r4`lU*=^RD+Jwa6v1AN8%|U41IX zdu^<&vUqhW#(G*JXVSJ)$Y0XtmPuCZRF?l^B*tmXXF$aRpeE&fRje=O`*Bp0*V0 zqex9M4P}k%GD9t@s7h8HrM|n!6D&5viKb`ud(APxhHC#xIS!dtR0s2F{aQm8rtaA< z>`MF2{#o?#kE*TdC#C9QMmM8?!FcvvBQ4oRz%|37wYhw9vyr(%HHGg7!+9w@v6KdW z2!2#)m*{>F54}`2HTis|1%o4T@0(&ryWLAF%c^sk$!V7+AhyJr?8eTp@EbuhJdM%! zjW0!2p6+Av8}AoFYT_E?d>2C9nU{( zA|B|~iMPP~2A0?s-Fg2Hd@)=Gdi_Da_VxVz)b+vt-CbykoS$%b6({sD{S&!m z*bAV1`7+n~$XP1%dO*HLuBf_d)(FSHGLZ*(x%v?j`$g056e_c#Q-`@t(SOjCKsWJa z=$Yio>a#!67yQrph@ZgH93Tk$dvSQ=lOh1&4oJyc47(A!rde6#aQUT!&}%^Nb&u|k zEb!Ne6ou$12<1UMj})ME$u9DVcbHxPpwb7@3BA1h?I{OXmq8j-d6zflXX*I^1}w`0xqOfVld@5DL`Ao0)uQn~)rJrXEinQHhrZ|kgeC*) zBFtN2Zcu~`B;S^TlpoAWiV?+0;4FyjDP91)M6}(n4(;eYUI-JoiB@h5Dup!P6=ebY z-%b~tUV#9N7{d%iwk=N(9Vwhw1A83xj2yPx@Q zroI}FPiIB%1PK7-%a}zwesffQ0ou|o!%YTi*^Un+4)>O9nD$-iYy`Yv z8ytDywIa9f-qU)kYn|#{HB4xOJlbR^~bvZb=E22${*2TBX?EStU6Dc?&7x3)-W+TBiAyai{2KF)=Fj2LV2NB_t)rAeh{&E}olz;qMzCVJEM{XV? z2w!Fy4KRMVHV>zoFT6>Y<(HegXQ6)E6$vZJuM|TTR5uWxFGcn$IUc#a(O>L3vEa%& z-eP{1_Fo}d>GR=WnZ+ObY&7r)d5^bICVcmc`1ByLFSc=7M>vWr%`dHR8*N1v@T*=K ztC6h(Kkz-{0nsIz|AoyMk%+yxBp=>=evgSV{IekCw_LEH=;*6)K=5Jr7=I@1L?+5)6djg*>Kc-W^TVIw1G>hb{IdsUb|{hbUH7k*W0 zAa!ugm1=X)!LpPQy)wLI|C(PEfu@LLMH_>Hqp*23rl3Ovx!3QjW3J^UDnT$b1M4G= za;Eo6vYrBfnxSxGYNoW87CC_l65_%f@f!2M&)>w##S>e~iAfw1lIbGs6>6VC1(L1P z-<1Kjmf08Dx01H3aS~TOeZ|yy(bU%2W~yn*j7}9%tJxNfC$OOO7fhEUHk!{TJc%)p z2l&LZxWLUJtX`Z1j{J047LTJ6DLft8zp(L_Y)!N9*Tt;Ozu#;}T*g21x1y4Uz+89}m zLL_zk@OQ(EqA?L9i%@rpiheO9GRPrCE+MT-@0S_m{#CJ#L;K!6;@iwp{y`IQKEkF* zMt5i6O8-I=yqwe&)8Xaych+Y0?*4MN4F5va?C07goU%b*s7CGX4X?8PC8sh;_kpi> z?uIbswoFDD1h3GJ^bpNYeeep#<4E6IIoS|okL;x}61|grd&0WB2KLbJsWf5zX`X55 z=MbU@8%w^yZj*FH_(-@Kyu72<`MhOtigGGs?r|cWyj8j%38)CeaZ}`ZH7VPA!c4%`|v|{m)G*Est48w&>;b)YH^_XYzN3M^o?5N@i zJ*wcrzf01MRq%?jbYJ4E=64*r?OgifF}!AOY~1nR>mP+$c>#n3$^p6*t+BUdQ&->A4Pm-Qwfw`0Gs_*SR{u>+ z>@ZNUNoV#EXbPwcj@FXfo11)Lg>~r9iy9rj3oZIHW`c#ze)X?$ySK3z1j&O%6I%HV z=xuxm<3}VF)aTrMg#H=-qjeJ~zmEnlr?9~alg+ab0+5V$fVyhmKlM0j12hi`MS|y% z>@K;Dp9}mSZH*f-10M$N4xo0>r9xNl#)0f!Pr1*Lf(>87Zh?ui25t!xKo-~2Xd@15 zHIBrowqOK6kqkTc2`@B9*z@%+O+ff_-#RCVCBt0-&d*Q#LIhu0OwKz3AnF}&IpMt+aN6*KPFR2s?6nMtUIUuajtb^XB0Q8;sY0bX;r4i5vGGbc&<%8EcMB zwUs|VH zk=y~n<2s|~Wi@_?Z0rfsbKPF}VUX^Grbv|&-(>ajdle6h&I~q46tR5H^2%1H<+qTW z@a=FPpe4$ck^AjPoE*hiv}{THF#7F|^t_HB5&U~hhR#Xff5qTAAIB=%Z!6KZwz=nd z1M&1$#9Iny2M0x3=XLLH^_2MSM%jbm@HeI}-6d=weZo|mLE&pMm)mi5Yb;}Xb%e@#8ZwJ#6yir0-yas2t%1VmB(pmh0JG`@7$*sg}6o6T{}*( zbY`A*jw2@cRuuG$+Iw?I=#x_g0>8)4^7#q>-Jr2kQ_~gEa`(X%qO=_jEc+6a0L|WIxOah-29ZleR}!L4^tGb;^rTAv+>YPR=77 z6_a7JSsO_AyYfUlF0gAx?iJ_BExVX6^?)HzwV(xUB!ixDGlKNLkZTTiJ21J~HFQ(m z>vh}G;M8DlqWX)(`ULr!=cS_N6-G4jO@@4t7uJ(wKV(W!9mAtEH@ft1%GwrmqmC<(w=|U-9tFWYG>tQ`)Aql zv`j#{<~BCS;Nm{fkG40LN0p8gFIg7OgK&w|1^sd4$vjr9GqyYCxjb89h@h)YA}DId zP^LJCU&63KM-uxRJCk*4Q|W?mhh$)VenEi11;gLv=mwhc~`edV#dku z(?%kN`Zw#XK8dl@-Kx~-QjqUP)wIKDXxXSp=b-4JdT8`IO28<8y#{xgHj+LZc7dNZ z)U`U^>J|uGvZts>Uo%RK)UP-pI1H6H3-bkj{dAYf%R6Dy5!V&MVvUkrMc=30^GoO) zGroH0ugBu^cYX;`d~3F?dd*~F{?y9b)GWeB@IHpZIGRjj+(Y@t=#PefBd5KG6}{O# z9JXGd)jLnU2L`O3qHG9fbykT~Dn@{B=)KIpwO>4Qcv#tHM6f$+1AsDU7SCKun6ckn zt(D?!U6!$hUc1|&2KU^lD^$KervoFp$@du6avpHs;X&Dx%o}06I|pF?_deEtI!>{< z<4qgil)y6TIFFEWT@Mr6&lE`Z>7X;|qh#-TP;f08dFH$jsH6)6!*8G$cG}%`;1l=L zX8_vU&4eQn2X26dkOgParwmG2vS`rd`{^iLHn7pgQiZ<4T_Yj)LIFEvG!u!-QM@CaDmlF@OqRWKw)+N zl99~;;BV^o_Ws1d9=P$0-xOZc1}4%BkPp@=i4(w>@08T;WEc1oeKVN5ibu}^&n+M+ zB3nw|xgA@x(7`eXjme@Fz^WP3>HAOyX*`u962C9^cc-aDahOb`cIbSKyfpzOcH>rB zM2I}Fzf|SC8@_WU&(}`xB?2KEI7#-7IQ~wquF#^)hz!A5!CLHAMNDZd9Z_SZqv8Nc zWPNfi(L}AFt{&dRVSqH^zJxyahd>WVwhp|T;l;lTdZaoi@=$!D0P{T-g+!ads2-my zI0+^ghQIB5*9HQLQ>f+kwaz<5?Pykroa4_tv&(9GT;*H_rRwUjg_{xkBb`Ls)r>$TPyok1QTHf5t)7f zUbJ_ftck1F64tY*k#VKQPu|HShd+ABF1WFOamWdMNSR684j!zNKQXK3<8~QLGpoeb zO@w$rbt!gh)`GqmI%k)q_QRF64a1eWj)#w~Jd|RlxZlz=mwAlYzQa|7!9nIo%vTyO zn+;k_)V$~uV*F57gExxA3`2NPB$bmZ`a?_^W=w}p$d2s{?H>o?^xZ8h7ijcAzYk2& zE@FBesHvF0B{Bl7<&%9jgUeD&S9T1^_OLsV7+|#eq#lilh_3~SKdvvLUsz=={Qfzw zra1o5uo0k0q=IBfuMJh8ew+!CxMjS$s2FCmfJMM5&~j$}R*IWo5Zr@r73Yij)qZzR zOTVpp>dxb!-2;E95<#hus3@i(xokgl1zvjLD#c@2Jy{bs+5V#Rz_xcj8<3Nnrl%Kd zYxiRe%Un@V8RnbnC)E+H6(4Wj>E`Yc43g0$Xn@?R*Y9G=*sFHRn|$z1ohqU7Bb3Yp$G1t`5)i7wNNr-|c5U(-o~JO%OCzfB2dP zlJ4STU_C0Z>asr~FnAEHRMY8+-@oPfE* zrMmg-@7Gg(?$sM&Bg@+yT*2ko&WiYNj8d=$qdwed4Lr=Aj+7>XD{Pxm2!w|iPKVxeHN*Z zpBIY$K}j2Q3e3n8i4~Q%U94$_T5~Mc^t?jYOimQ&ThnI#Pu40l@#xv{{TFbQmvaAl zmv$Wtv0|7Vlq&B_w=V}CudZX*29eu-{XHmO+cvxh%@mvJ*+SuAdj8gI!h{D1fBp27 zL><~o)%aMS;^pwm>pFTWdT}75vd14~GO>bw+sRqF@y+WIJx$8bsFRGv2*l{DVrDdq z!_g&TLL9_(_vvl#pHCwui6`15H<%l|KU`!nZV-Ki`K0<@@dxErUR)yWpLemI-6kBm zB4ojb-?@>D*lod88v`Tbjz0zZy)CjLqFoE_v|(s7Vd$ljI%#bjd3wGWEk-ufv*+0K zN=z(e(YFR&E|KJZCh}d79*cv;DxZyab{O%FyS;hn^b-8@NLMgX-i1O|6z~9j6pN7! z*Bk$z<%*x+Y&!ijq3NI`3xGOShkfy7j@fRLbNZ)mOGbvDhxy-X$>Nhw@B~!6F~PRf z`cH9+d0lsY>E&};#+n3qr`_L-Udx7%(Jl5&q=K0${_s}H@ngCDO zN7`0f4}YC{sw~!(1SKP~oyuOC154Uq!%zmu?_Y5acwe4poLWH^3F9V32h^hPd5B}f z)$FRqSN(pJSIB-)y8T{DM6gjrkM#$;6gQqeOnICf)enR?^Z9d=0VlF31#YQT#zaTe zDc!y9epj5X%aoBV^E7)D?^X!zW`1*&Td1V0)0Y?kRdyPJCFNM136`AxLvj$f01cr# zre?Y+r|eQwLYoiIIAUeq`2;m6C6OM*rY|zMpvdZJs|l%YCLLzJ-ly8#Zrx^?PD}sA zwzhF)-`Iw$S~e06D|%MdJGr(ga(-^D{N0xvd4Ml=!984%8xsw>IR{PO>-4&Act1&l z!c!9XuTO4@&!V1vK6)py1^kUVGfe-cF@P!|xh3Bi<`HYBjK6bE0c!*_qmU7gs{+6D zZlhYQ9AV56&q7gs(cf>~qWFhDc(rw{$~9?WvVCk8o#49P4POZJS$Y>KAW{Toi+ZAH z6Bh-KHtaaOhJn)R;{%Glo(NO-*l7o##qQ6HJrlTPx#UIim~lauR#W2x!Fuo%F(ejc9(whxlTdYgL9WHVLMWIJLjJwzujyCh3zPb_cDBny!!D1a z+6f;Ph9$gxZXI<_|5&BnLfkUxqtP2w1nltvFT8l4Bf7*R5*jv21f23URl#}HpGG$q zBPk2SRlAeE%x}|kT-C)nwlIQHay@6Dz)ksfeCkMpFS7CR5Jqf_ zJRAN8YW^=e+aSmkH=Wq*Z1Og!jZkIzI@K{t~cXu97 zN7~(AR$Ck~h208z9{q0$$TR3bV;+Sjw@HS?O?ohXC+j*#Cn!o2SUW>xt3b%9Xds3k6@`=$1c>gRaz$#A& zq;QFDI4RUkG3BXg`>_t>4o!#^dOEo@UkIF(I7x}AH?}5ic~Tehp*ov`)5?_jF*3e? zU=Z;Jc6?$}ZSUxS?W`^@w-)Pd<9Uo+sXlfoI3aebvy6e=DcS_*#x9pD1uad|(D%=y89B;AcbxMV1j zF%-#ph<&Qa<;eIY0$VEegy%#-~7T&pO>KR@ZM=?Y*mx?{n@pI{W!O&s)m03~UvCeqWe7m}oWESU{np7exZ#VbLoP zs8!jAe^g=CU|c(Hs>o1w&_sWcrcE$pxV3NC9QdmXhEO$nR$pm~%LSy3EPhfp=>S$y zP@ka}e6qo*SYvcoA~;o4{l(8;MrK4f4_}<1Pp_d;Txsw%gCzs^+4tjRHqsm49<93` zsCf999k$wIpF~dSOCEJ4j_SQlYRnBEANeJ!q@*zW^Q)4iybUhr1+EHV@EaUWu`T9e z+|bMF4an5LN~ocI7{wi`Mpm8@Ww`)N%3TKk+dPJ7mT2>Dc~yYRpgVki5=x;6+*bvM zQFGTzzSEQo1d8+`8Zqt$WU_Mo+MLDh_C?T}DCzr}#nWby&=(uZW?$1eyqIgI?eLQ$ z=QCkN=oW}M)g5@%8|NGjNi6s(X+`d_@2U5Zvr_J?AO>x1MJ1YueP75q)V)D)Jyq)m zUdr`T+TuCBh>6gvdCSB0*p2Yi^BG{S8n-xliCL<7rc~58bgR(lwkZtQEyiF^51c&g zTq2L>rs1i8*13z=n^>IMd-=^j($H0FtB-2#%5_#!2&=qWd{XUeRJC{CysT5#xisgx zUj&UFvYb=WXjAGIEJ^Ns@AZF>=dW5Q5t5+I1-!r?VMK>@Y7O@0Gf`evSC{(kQVxMh zkjS0{!Kv0@=aBN(iRpvT+|m*TF-?%_2@Z|P_W?S^82o)C=O0k^|8*6_AptRzZkxCG zmybb9oqtU?IK{ga9Fe_x{^d~2cegO&Y*vbtD~Ry6_4~&{o+05Ig8~mpH zdf_34Qz#@(|KP;jBr2BVhpAiv{7-cduV$!ObuO9T&CW%f$YS4?+db=qU|%8-vIN*v z012YB;Bio5rNr)yz(9}F?r;lve5B|ch;^65=TnP6P>ha5Zhp;1TzY3@a^a#TO5xWcio!bS$0pZ=&OGj=&L2A;&YI*tz}4W>kp?;6U;LU*_?ck` zg`QB)nc&tBH~b8cpkvZ&wl)?Xhr1efm1eDk`uywAZgEF-$p;W_Up#3sqt&A!c#s3Q zAh1hVU2nFTr-A-BZfb>iSuMP3Kq<_YH#6D31~F&xt$2WnH5nCAn`f4^GMei=KZR4W zcx~Klt>glIY<=MAZlGj#UC_{xP`W<%+3o_oigwr(wn5CO02LwCUD_l6{%f><;h8+7 zHU$%zck)*au}&;$rc32uw91LXH;V*|0+Qi0FAX}| z*a)RfsBU=WoY1y!LUx!d?Uma^ zfYm$eRk~;ab)GkM*u&cE8rI_#P<{r!DnU}AUs3>)9!aLk-wvsx4CQwNKkbqs&^={E zeq)EH#`jJB>}aZ6#k8-3o7~uC%*CE1fmSShE+{JzC<5MG^c~MlUu&P9@_D<{>^_Ce zd;Uy87CwiTCJxM@htQ)%p^-4h=-x$g!_W-A*M{I#im@*7Y1mkaMd6t-d;p zpy*K9O6>RQduN`F|F#9r$?fh~T5X%v#SiEUvd=tXVe zH578;)>WYyo6Nopk$4?P)@*)lUE1axXZ@<&lQaZd34xzxJwB*B+#sw%hyzWhN_TA! zk?(d!z;+l4A5IJFhH3-vfrZ9isDw~Y$w%~th{t{+SHh%(ec?F09HMj=-gCGebIdf} zPA#fYs%rlf=KFPq!(okrddUBIRPc&d!;L~=mfnWvyp_0hP+PFhDxED zTWb7QDJ>Yo`;Vxqh>X}*-S37eDdX=HDP~RMoiH9b(jgHta`)Iesx#TU4~y4tTW0z{ z%|+14_3;nWYh-nqenuP#pz8kOId4P>l$zhX{Vc~~Ano0jup@{q`A(=iL$}L6FtXG6 zPw?47(i9Eh+y_H~B~X&1O*}E>s)WhR?fk0W%RZmWcIhe^<$@ntV3q|oj!QjZ8}*IA zj-A9_((Fb1?C!C)*PI>=RUflL9BQT!X^j8eH)532IELLiLX4 zAq~nx08nAr>`UbVXa}V|tn+m1wJ@!Q@S#1EC$mu5oI{7M;zl40M_HN6$_o3^S&RZ+ zF<}O!*$tUR8^-SAzwd@%knGzgbzsFxITejZL~&$o%(VuE(TSuGKocej6KL>8>^&AE zM(})C@_EF=6iF`2wT>-#UuD^ya6+q?-Ax_hNnP@S;42;#-{C4xig=E`f_Y2q29H25 z7Bth$1SD9AkA#5I^Lo7y;zmbC4cXOD1y_Wt-=%lNh6q2mYr+wvm&Jc>@Nbk#u234E zEuZY&a@ARw8YaxV;}K?E!DFvZ5_WgjEbW2xAM)4OTj#AAz5QL;*iHA0aEFR{L^(t@ z{|!A2)Nj55ztNOK0CZ<4Z-h+oSI8W*@LU6*NL!%{WQiZCUkhFkF!4@QzZq*h7Tw+JTnyEK9$-CnrlU197w2tTj-Ugvwu~gU zBu24V3#bB%OBS6J;WJ|uF_EO0s{Wwkkm4fH5+T)m*p-g8;(_}_juk;Bx(c&lMt8_6 zgB^VK2_sYOkfIqi5()aOC;yi%Q|G#mTu#}knG=CQ#mst0tnMw;J!m(RqPn;-^zKfVPmux_e~!rA9gxKx`&3dF56#ecf)K&bMyy z)I(DBbP!M0^`#^9A0?#yL z3(GE1vQ(CQmK>V>Jzsx3llaYLbv#?E0iOr-z4+4ifgf2OWbwrUz39Gf<48xPUX## z@99QO$K(0p=0R*S6j*@?DLRQM)R_l6|8!KciiIS78j+%@sSdtg4|q9CNq;wAtu^}f zbe-{C&<6Ai%<;+wLl~TBXvwUXvwyu>`fdfmo`MzfQX`4%=)yG5;ODeji}7>?iJNsA zaCOEzfaP^P`r#=kow@URjKLn9l#+6f=xmi)ZK(h6xa5B*z>Hn6j2Sz~a0mzsB@$E0 zS02*vIZm;`YZoU8L=6JqWZH2E!b7Pd`VcZ$>kE6S=Dxwzi$6}bw$p|4a3Qt(R>jFlz)inC*f;!;(;Wy)b{+?l>sD^vHPZ_#f+!Rb?z-UdRh+hR=# z{fyRElMALN5w_zb;(ud(TBCLWDrP~V@blZK`bvVuz#>t<0fM^rdI&AJ2ZD9DTS)nl z-GW;e%HoLeBAN>ha^a7RRQ&@9Q@dDlgEFzS#78H>;mugkB^M&vC|bzSvr`>xQbU=zV2xO<2xG3eyS-^+yLm$vS;)P6F7e)PNAy<^Q;G zCY`nPaM{{@IWfuhub9koXq&QoXB?*#kM5U9EU9>%elGu^d3K$z8j1m@o=ktQQ|MUk z-Xdrc29m1gZUQz-3Ba=Vu3e|29>`!ibViE?JZ5}?y7Q+dlisS4uE}tV!t8<+gwy?I zm^M8_E{p+9%0CAGt4eUu3Nb$9El{hdCp!%Vf(2u_oT^Q!FdEj!gNC2+=S|>U^C@ui z&ZR0Z02wv>pfF^6$YN`q4tD|Mma9rAukGo$q-if`{!n|=(tUQ9Nh z+GCe@C=cDhM-P2R!i6z7pdejvN75?tKO!LKwfM#l(e=%G(OcQEz1m%myKm1qkAi`Fy@r`KMs(hydCzU|8n`qPR0K(0{5*tFaY|vR^S3jj(BG( zh7pmaXW8Lp8}|&f=FqhE{f_CRIv1JUVTf2IcCtk`%wG zug|Wp+gathT4-Q(W>6 zhTe1vai7Sw1(Hco$8l^l4KGCLiT=Y20BkKru{Ar|IB??(RPGg%I)?!ZK2DI>aE~ax zDC_DCshJjagw>%mT^xM*?axa~2F-c;$UJkR%#X2`sK?QnKk_HSF8DFX@P@xm)Y?Hq z$y{I7b|L&WtTm2X1ZL~x?~BnxR$Ht36>VGUruP2%5Ei@qO}w)B@EhGK%8OgwT+1!4E77A5q_y8fx_Azq5K+H!0Q-t-9r0Mz7cQg z$R)InSgFYX1(nTUPGq9d8;u^lI4z6O&W%PPB|Rk)R*d@2?k8uifo#Qj8}q19@bstsBRpSe0YAxK%{utcI~l0AFXC7-zB|;bm@U(S0y{n0 zcj!;bT}$|L*m^BdET6>g$}vkFdG)z7bjz4!n5W<`)|a7)^3q1I31b381h-<) zgLHBRiRpg0%?g2}z>PY%KuwMKVs2eXa0ptIhR2q#r;h0!$I=2~oL*9t)|e~NTg-w~ z(DOG6Vhb_Yf@#{+dEsN*NUSuvd-O_W!;j5}1&R!+iZufpAD?n~bG>SIeluPt_|_a| z9w&3~;eE!2Me@&n{rcy)u{afVK zJ9IXA-|VkM2;Y)-nokkwfy|@)x4;f0@nCU&DIvg37F+$x_tWzulh@Z#Qc96LB3GS& z(?_Z}C^}XYONK9N2JJ4Tlf|3EW{ydG2vYGx@HY$4U6~Wgrc<^jh2kE+x*uTlz;D{+ zTP9dH$4NrwGSZ5ABN*BBryAvdzL%ZB>)^t1c5Tmb_iz&w@c+U4TuO8XO6hqt55sBU z3uNLtx@t)ker}d`WVz{)U5c62!3p|K!%%HiJ@#ClZwa~dLs0vs=UJPb5%NoJY(W6s z#D*~bR|Qtoqk*)=jt`krHqITZFvi7_fl}>Iu#5w!TI@5a@B!F2SV}R$KIDo(;Pb&% z9>P#Z++WCwKwA)Xmep4m^^{4-Z2ubuG_w0zcoLh z?tW`DYit7ixh;SX@O`w)bjs32-2ko+I?t)0W)`af9na{B4lylg31jitC1^mUT(P?1+Z{8j)DyASu*;39y z=t;>gin{C~YOke0p({-%XzzSKoIoOP?5i_Vc1*u6X%RA`1YBa4nGaY%nL3H6P9uY|PD`q%GVAOetN%vd>wgvasv;lxNS^xi_!R-b74T&ba)m8b5n zLSLqz*WX1AxShLLN|b-FrortLQT5AOFE>uL3o=xkV`)}DjF z<6{WHM1#Z$TZ&0Yee!20Gprskq;z_97(YrQLGJ3Mh@~Xz9lSI)p?;CY&qXMUt+4q? zzbdBZxKi98=c0EPYEvMq!kUjxE*qeK!qiYgnKOzVsAvXx7P%G)e@ue5lbvA+3y7^a zPQF&QzoxSrYM#A?AWvZP3uSghx{`_}sNzx0`5k|>-lnmoTyTO*CFr$*z8XiiAx1m?1S>cs74b8b_Tcko+5xZcpv|50z|0 zHtd&*g6=nOEuz@~uGU8%ipVr$c{jraHt*4hmyAQ-OL%Z#T?W(ePd-`79tT=P(+H)) zt!8VblkRuu5;r5xrX?4^N;rQj*?C=ZUZFJ zoGVZ!n5T;D-|JuTs$@W3uq#n1x9h%q)y~gvWu_zScqLL$*Mfg5VOb@x(6DMtOR15< z7Xz0bf2x#6dOL*wy8`z=4EC}H03QjvhfMRQ3OhPhH}65MD{&X6IoAR;{Y`Z=?HwCi+7AU%ba$hb|bk>&fKv z(L&9;g1(B;q$w?dUFhs_^6{!r6I%T+g_P#yt^-Ynjt4L&Jt+<%xOq@W&tY7e!PbVD z-HN6&f&y>78`>eF*4eFgg$)XpwuJSvX8Q~KoH(D}>ixVKf1};#p`QP86uM=5nel2w zSKzRksK;-zWQ#~3O&p%Nsw}xdsc()gt;dXH&}iCen^GVfch0BRTh!gp$Z-DP#-AJM zSl;$UcBTxo;}`Gf+vpKhX@-RQ(KvincSm&+LJgWX1D#F?x(-I1p~Ze%>>Hm3jcV=r1I)T%>|D zq8I2oUT?YH_QYS(C$p;@sszOX>BI5T*#ujni-*Y{Nt;b_2QH!^r{Nwk3dkutrMK9( z%&$2h0wG@`$^$d`FdoSR2{611833iXZY#fiNkNpqUX!>S1mGs5SSdxZgZXj_3JA~8 zn#nVasqthMj?EdC#x4Olkz3f17J=BNsB(axRNi6(h>_|+T$f0Zm}G86&``G@0oZ-a z%UpeAozRccxOe@?`FrGy8D-4YjdUd1wh3;!4=f~&=@+jf(S#la)H5W3Dv)Ma;N8JT zA1BPCk6t-&cpPHIyapb?Ygod}2=fIpp2KUi6`M!7WtJ~0xd#vqZVoMZ;-1=t2jxGO zVe!D`45YI32(nxyL>G7_#KSfETA#G`-)w9MJGJ3mC=xSrl>LLALjjkNUgq#^eNn>k zQ09<_X-Zdt@i*}O8mR^3*n*)wI%wFX{LjiZ(_2k$^7i_xNy2X`1ilzB(3NciK5HbP zp7hR|g;s2%5gl1%Sl?g;fcgTC4c()jZhi=6e)C1tEHan>d$L0AqQJtWf2Q|-Q@m=CQl2F@l zKYm^4ocS~z+$6z2t4r0b;=hVXb*^F;A8u7II?B`{0CeN`nMAkeN;+6F^JRgn??WcElP5EFf+J5%phA;|d|zw7A2=w_Oa6U zpAYz7&-*u*M7Rh!-eq8q8(TVnC@fe-Y8KXN&us6x@zYSQJdk)2#7 z!Uca-6I3;R4|t^gFtT}-LbEbgDmN~}z1zmNe>aiIHlVnZn@QALWY8IQN6VrPj$oI- zHL^>4{4q$iC?8dfGgBT!${>Jxm~I)7>Uc&zzTjKx@>XadWQ1n#|@PTaIEIkZg9xkCqSsOTp*`& zGrrLzOO8@qV>p4|!eZ4Q$X%uQ15r-cP}-VsC=TdzoKp7Lea*F(lRePGi|6VicnB?> zd!+F@VC%z>E?J>z@;f5&p*8JSJA^aUEYtnqQaD&FylN=uc)k}P(L8rALN#K1`@k|h zlDH1ss+j#c2&w|><}6+?G!D=ls?aQ>s7$>|DdX)t6sbEDS@~9z-u_3$7T7cIbVA73 z=)|2!GQ$&0$Y-=~nDdCP@$nwDFMJ@m4e29lqT#W?Dn29d=VeC{I+FAVD;eimc8%>t zotTM;bsFfa@DQ~|bMkLV)*KT(byGv7KGYTJWi>#-wx&A&p+E#S<>d=NG#MD28ud|Y zuog10j<%kOfl3>i*Hj@o5}+7NNmpzFlpR(n`Fg61AHVuh-~$D**9tS-N^ZK)h}U4l z4|7pz?B+TRGf6;-%T{TvJ@}sPfIKI9L;(ZQ&6FWMTRW@?bo0Hp-BL~Q1gTLE);zC3Z^yu4xiUyfA z9ar=TO6^4&sO|Z);ei!NdQ0twvA`Ffe2rSK(IIz8>Xh<9sK{(dqBpewN?da-0AjSw z1es^t89$39KB)^o3tEmqIvx{Y(GMjImMk-*U0;%X*B%`r7AU#B)&bwkohbnRb4S+WhB zg0KVs-~}S=M5H_}Ca|;Po2h)wtn*yN%@62!TgiX>`u1Aed71)Vp2_uCwE+dZ`BYU_ zx&#&^_@A2Hum0>=V#42)!Ij_DfbTjnyp|2nq1hdWj!I4QHcE;xsq0lO##Yy)PjhjF z4=<{-B!%H9+{`7$*tl(emk>_t*CPvxzBJiC3z^T^;=8&wVn(<5_3rd53-Xb)yLK| z%A^&5H=H7S#+Atu8>?i++d@2K5j@Reuggc+H|f2mXhJ+Yqf?34dYk189-Lo7kyZ0rP7=G>m_Diue|^{YyvSVDid9}A^T6opOKqs^s4NI5*Z%TF8-k!fM7(~IN{Ynv$`Y`XI~SyPLNcVWu_Q#j1D^N(&j zeKFskjUMnGev8m+bBo`F6}Q7Yx9k*QCVtF8$}*)fLLQ-cQEWKLM*|%JxFnbUaDW%a zx;&p?0vUH{Db~CMu~T$U^00?RuP*9aaCFde@ArO+Pnez_8T%YR?EBb)*&%yjXqitX z)#Vd4ok5tB3QJGDA?b2B)$eCK+UDnsumMq5>M-Gmfh7f(=r?xoyYw-{&B)R9J7^0u z^>{)v?D?za#4iDTgD-EIX0Wr2Htl}#?=+K`we~=E{D8x+u$s4kC0-(gdjuv7h#AVx zjZ6l%7UI*sUr+Sehp4n8QqM6UAuJ|xyv zLy=&!3ov?ak;nW9idX1ZEs6pH>O`f#k(vaPiBOu#^0gF5yPuU!$_YGjgYUiLp>LQ*y8 zuSxdiRLt6*=g;$VR&6H^O}U-Vg6juCHfoc#-$By@`~~{ImKIW^7gE{0~C75Kp7xcY;^gu!0$Ou*{?wDD|^{1M_|cD6N; z8P?+h6hY#bxMFGPI@WrxA*UiXdQh-f_|?5Gi!Ow|EnGWh;Q|KR*X~ngWi1Fl)^-mj z&ZZb17xApBvI6du=|(7e7UX%6Cv-m}j;bRr9uf!6D;pfo_OHAdvX1Yo;uEP0_zkSG z@XHQdKK3;eVs)RW)ZQ;#G>`k!&>*C0J@(b|JN(+xh)X|g3;u-^^%MCd&!i3j)nhJ|@k;2WZ&58(!qQS+>mV!HG%XWB2gpKv5e@ZG6OqWyXowXUs4`vp^^* z8xdK_%e?~3B8GbeyVMa49mtXNTO4CKG|qZgO*FFMGfEOxVpw{WlAhq#;)4cCJM}7F zXaw6{37}B4obD%niR9IRdTKbOCH5!xrNxEM*irm33AV=Tc^~!Ddbbhyi<!->>a7I|X((ULk0MU}7lZvqHEY`7gaz?O7%WneFHX z5zT&3Z7%Ko=$yN(150W0eGvKDSh<#H0^-CeAWoUjk12m9vTinngy9g~)-!L$FjuKL zAtLemed|>8qk%bjXP!x0vpQ?#36ilz$Ndb%;#2(=!LmOQ=%t=zke6OY3}oqSC%9Uf zt;ck;RlLMjyZL#ual%E7rtL;zomhww_s`(J^1j|k+Iric%mLNgD~;FS)kVN=Jed?B zPe$5-G35#KZDF6}Il7V!ERuMO|9bBij0H@F+SrY{5+rM>1h{95G>Cz|vcjXyh%=T; z*gcOoADOQvqJL;PL`XLnSQ8gDw>DC3{^bR8&$?~c8ISYk7jSmh`?=%$5IFZss--n+ z^Ur6??Eo&aqzF>)(1%|ko(rhccZUJ4H|S%GA1{9Mm^=iCD%8R7Zby0ppjM`d!W37{ zcv$mQ;G2teRb7d|HJsf9WdAD2e(mrv^wa|Wi?P%V?-F>_MrXFO}LjFM&dD|CLDmzWR6jR zOxzf6;Z@({Mrj?Xtr&r=3HJ&c`k3%AF=h)vcv2uG;nE2t^0PV_$I|Mg|EitJL z)kkFTd9-Csw^iGa*_?0D=$Cb4NKz0^b9n-3=k?Pl%h0H+3#~bOXn<&cQPhfQ;KF!mjwO1>7F6{V|+ zMu^f+Q2buNaVr|J%=ba5K!ONO0n01wIdx7T5a$W|P|h2GV;)9&-Lum8SoOaNL(+ zYp>-P)KBrbeLX<#%y&U`GC|wI1NAbGEFFy|Oqx1<0VClSSQaJA+7qX*Y{=*^qrNF7 zz01Em_=A<~BT!VXKXU|;HCO@!mj=oFVaTh(7sbOi$!gctdC-Z6Qe_Tk-7M~XGBXo= zZA=7NL3J2KCgvsd0&RlP@d;v_#fouti&wL;BJ1gRdy{_cwyTj9-`gb`238#G^2Tzk-Bci^8m1n@}?li7?v zHYN#=4#2NexQc7S8UW2bL*FZJN}eHb=zHXf?RJfR4BsQwmoeT&I>$#H={jbLNpt7M zU@Rw_kDhKi+JE=?L4i4}vq;F&;HSW}gb>R4+8AzAsdWB76{^4g=!bG3A&KJ%d8P=S z+?O5%2c;>~EU|dZ|uo|&nY~e_>wfG7|Jk4pE zYD9ij@RWw|EgpPA6PGoTq&Q*^xHj+H2Dbq+e!Y9()1gW%f|>4W+tm!pclUmVEz6nM zWYmPzz^3DuiGp8y&$ZmWSY~cH$Jnr+-*Psx)WqHX=(BbY~KUrWGYZ`}Ap@ zgg8MU6G@j>VR_Gu>B2G%3j=Eiw5~A)$G=_Jn%AGlE$I$ldTAZ*<4V9MKzuS85peZ-EY< zNmmH_qKLf0{2)&g(1>bFOms+ZH6t!XMSg2ThQ#a<;%`hEibCM-_kgH~T&2|=(MAzcuMCtz@u9jzPP!(V z9_F8E3IS;d1fLcf?)K}N0X@Rs9wQ+m8be<367>IwgN^?vW*XET0C|{_z-cT|I9_$2 zKgD7XI^ZW1PMn5b*KbY)prwS+hB7M_CQOoKJ=up3&RirF-|bd6ER?DpKxeRrlvf0| zMM9;Rx(L_UJHLe)PDu;V2(}pEuieln$F@X-6<=JYu#AVSci?*I#awQMWJxs{OnL8Z zPRo@9`VN&As4>(Cp+U#hgzB2WXI6fMt?!2{cIXVx1Y6vG#G#3UYBsh8SHUfto$JYK z53?S8ayxoyvF*;QDtX^XijnjQ69W6L;p0#t$G`mfFy0f zgDK;r4UfQt$Q*_9fsiYC!X0Vb&cXWc6yq)FQ~o(SoG?;1d~%7fxF+Xa9IAOV^~ujx zp|8XhQ4LFmD<;GbLZ72-)EJ%Lk8)Oz>MDQ29qu;$4_W*l2r--udF8bp6n}p<|8^j~ zQ4<#{+gRS+z46%=BI3lPO=%e~;xY_+SHU3)8ypf_UL~(=`G6-+Fr&Kf*-m za%*EwUy)JtRo}nXV*ixn6^Veiwj`{@V0UNhMcmWy_l_w&QXl zL#9?=Qy;5fN$Tf?ui&$Vd_e|IeZZ;yu}bcs>zo&}`(CyNmlC8xyZ22$0E%M7IPs57;Npi*IdiTrH3 zf;HMFC+!0`dx8{}2Xyn|Ay%f+drc0-Y2#RBQm|=^igV2UeC-^FGjxe->F3%b zJZ7eo+!tbC+#Zzfy5L>_XL7f$PdxP9vOtn+_z-9|KuY=I!_f25Nh8lfi@Gh3@NLR@ zeH-Pa1oue##&TzbhsFM99kGBC*JtY|C!L|E5yK!e{h&U52GSjk+x@>99Ch)K{CBWo zKV7rh@+~OGiGw|^=CPmK0f-d0cit7TXmDs&MgA1%0O8?M?D@*M~MXU^mL^&2W2MvCfB^1ns} znpzj{1#jE-NDM4?1O$QzRA9Cut>d!^w&6rmM=ZP}DMEpl;UgpY!C@#EGZgvbyiVbR znCZEz#z%B&H9pUrRk?zFraOd;x@z{b(a^ZdqFje5Pn;EqG&mMndet#T^ykYB^X#4X z+PlUv)SarD59k&d>L9rp+ge zo_UGFULR|(dg>qF07Sq@nnoq~`u6z6kyaLL2?2;obDX_TRW%H330k`C_zK)}d2u)j zb3L>4uQB)7pAf#VV08rgwCD&Up3<(FhSk1RKTw`Q3`ODe@)@AmQ5Qt|S!;{k(miO$ zDWYqXLwP_a%8-%p*eG~3u}GOo9THxtw`erx9{bI*D=e~R9W!cz*IR4dvJQonkj5)0 zF$MIR*H+Z(yJ6=*+k=*C^$fNKy+tmo`E`w<&vf_0Gb%eah5>ByQSr@XZNoto>U#y) z#~Aq8+DQ%0?rc?63fe-KUpp!*Gmewm1#FAobrw9i zg15p%#~^8Ov&B(1&Zfhs(23FFRh?z+wq_?L=rmiL;^Xo~)=cNibWHU_2E7jP_X_iT zok~(Z@tdtoVHFf}%U%3(B(Ae-0map6Tkdeno$^^n#m7tEP_UEvl4%eVW0~5v=IKtxcFNss3;F~ zC|vzzO!r{0hN;G6Wc%O1`Y#^`Ze(7fRNj5jaj<&2y3&y_V)(DS@UVfLBHP-i@+CHA zJ@e0{a`r+ZyDujPKcIHgJOhCuZ|9yhJ@MXx-Jyc@WVlT&i`}Fmx;ONk8O8(iN^2+I zZ-{yF#i0jS58nd%Yz<#Jey)VpGI!zuMu@X{)+Y8X1&C=Ec{d-lZytA0y4dOOaSq(i zeV;6RIqsu7SYEgW#KgeESFp{lzr%2K1w`;%v2RcUR{GaV?oRAY-CMX+GY+7aD2VKR z?|Nh~`N1ymp+8!4lVa=^)`AUN8k!9X1ni(m0pc@3@~6wOf-hw^?H zwhUNzsm-sEUBi;FP#K=IlNK_)Mumcry7*kJEw?FV*@Ymz5sPk&|$w^-}kZT#_S<2hWI@o*XJl5!S| z&tb>DW_xJlaao}7qYdTsOV|}_FzPsIJZSKR*7FxQwH%XBxYMuQKZD((d}wQCv%UER z-zvvMCVq0T$7724rM@n>V`?~`D_vsw!0*u-QU3k&u*d7ANS@!^IXL|-vkGSd8RaEM zUio_ps?mtIf`?F}P0D0{Lao3N)i8dfvmt4V@P`oE7prMu+i91{8Rb)-=T`WIT{Se6{lDf#SY)BBW7;`1rHsDd5 zjBqn?dkJ0iOX-cyVzvf=4$WDbLXNNjPl*cFX8?!P2sY@Xg+Ykbfx!+zP82E$+-ts{ zvZsfXw7>A^Qaz*JA(x;Zl^TA{0`b@i`1#0WZ4hLrcQiA(7n2e9wKtO0 zs-I)k7}?VZAsvP&CEAi8pw*1{u$Idl2?9$5MPmeei`UP)ms)JHTWSrhCQrC^Ee}ZK zKyEt7v!aK*YYP|psFFxQeCsvY*W_?;rD&-bw;E^YA0$a@6_(WnO$z$))D!H*DrN%P zy!qX-TC!9h zQLbG>-npGNOuVPz9C^)Rgwd2hk%cIDJB%V~%232{2@)CSyB+E@9vct@52G&2uLHa^ z?B0cMj%4^9Rc*%rg3N<<+?>KS%X#OdJ=aZo1%|0ds$?qBpzX^_cC`2 z#j8wLDdW6C6KxM{mLV8QJoRdAvrE@nFLR7xQF%O|u=z%yq{VVvmP>U3{mEB{Xmk~| zy}6frk*EFlMN&9FpUXO6m2(TkfjtGQK(l6Ds^t&TX=dfa^c93W-cN7o_TDfzR?hL6 zreRcPa%*ZtG8$#4aC0y{dUmWHsQighjpUT4KXIOBzpwIBf}ZyjeQo6OBGA_>u31Y( z^|i$NK>D2{KV|lx6%u1yju~jf-BjZS8n0De#U+|zq>NB_#gXw@SVIUmpx@Qil0eRP zD%pJ9Lpbs^P559USRJDs7D8ylSgbKJuvb;BQz9E5kO2cXKg8-;z-1-y;JH#}AedQ5 z%G0u2!=RRMaY+U*)-*>hNyu?Ic*x^?iuI`Aj)TWy?RV(Em6K~v{v<)Y@G_yTQxdxc-z&NVMAmrE#1Y2hb-BxBLoo|1Lf zM;jPY%v6RbwL`xY_X83?$)QUTiLQ8pEiH~RUFw5~E2~^f?3jHWyKCN<>%^6!So?DV zg(o^0<5r)lDJ$peTEMHucze;zlF3)5&g!?pjGCu!2i0#+?waiv1&b!G?6tE=uJG>t zog>s@0p=rL9>}6yGhY>kU+RpVrY2l_#@Uz$XCx2e{j@r{>b!=o%O@H;=#Vw>v=H^_ z>e&v9$251+t3crlt%W!L!VUg~vTS`)6=mVkI1X?`g4tj|q$q0nFK)s}UvOo^!$N1j zEx{nR@^>BJZ^vekin=kgg@4GPc)X;Fn^EfjoekQ;#w$iR+*E#uRBEuZ{1@Kxp$sw@ z5una0%7wlK$Du=082VnD;e92swl@3%o8_1UG*tn_rhrum=u~S!j}xc3sz~^R03j2q zh}}b-;n@~uQ+;8&KZ1{15u)hKFQ`B-^hYT~4}+<$W=AMN?@T#**mTnFJMT9$-_+c?b^kiGt9EtQ={mjFSj9b)6K={C=hh8DSquYu=h~hXjBs z+1Fp&R>Po2%gan5M;w~g5$mqpgrfHPIWnIg|C#%ruV%Sp1m(AY@4_boy8fiEA$dI z;^(-B&b59ZA<640l6iE`^CT8eVb}_l?8VS*jQ*-e918I>o;?x|LePZ6-AI5*h84?Z zw-ACzec;wDEWR}C&Z3;RI6so(^$Nj1J zS$LYC_HfmO*%)q$8HR8npKo+swU8Lm&1?=X^veGlQJoJ4zx6IecOfL=ivez^S-__tXW<{EgE@e0&3fIo;?@ue)lyR#|@TpyKkH2#r-28^Q zX07IgVl_Dr0I)3kgg%S$^V4#O;`@G`Vbn()$L=XXE5lHv8O@vhp#=La?<(w{KVruK z{Tn_{RZ=iM%3#~Yka+-YQlIU)v32)6m+?rP8vE%X(=cxDP0oCyihahJrEQBPEWT1E zXe7>2lcuGFNb=#kIyQrTbe2SJ$O+%XwCd#a=Lg;ImdJ8b}KHchoOYeMA^y{#MGt!zb%ie%GW+XkX zL*;04LPae}WX{DF4EHSjnG=1TKVsG2p-&NodLN{)jY)|x@n#HVlqo-_XR;*${Pf}9 z_1PmbPQ!6F+|ZSboXt*%KsuSe=XS`TJB5KU>|kZAza$lcU_xW{+4Ou&e?tp(hQtgL zEr06eTDGCe_T_WHYxpAshxuGKRA6RUUMvORRS3;)a?)&7)L_P6Za0*(;u7EymB*!n zs0tHBYKasjVO?UBCii}3ej>#iCaYAR*I}r&uI=*OV_dC+8HLKjO00)covN<*MobNK zjS^7MhH>)cW7-L#*M2MvlCm@AK?QTd+tqR_gWUWCV04r-!xVY!e4nTotB%PSI0Vex zK(bXoKi!a-xD6?_qaG4$mz`7&2{+?=4aUv&2U@@mWs?uqQ+8-x-ZMV)8XxKS{%jSr zLR17wUI0=Uvx)fMvNlE3gZo0K+^-eToAWrS;O=>T;;skRsc|mQ)K#NXci&nL6~my* zlrk+yDlu4Iw792yX0mqTq>VU3&BBGI+kTl^aHNHMrV%Dqd*7b^*GkiBMK)Q{W-mk8 z;xXmOYFd@d(Qq5rW))|J{yQvIefRKMp6A)EY zbjuHsTgGus%(APsx>r)|Y|M^!2q;&}_4Nnvj{3tXc89UUHgN?MGDbI6MU4E?Q;N)( z_T|}2q&nEU|0=OFh-&%NyQeuDV4`73CSSEg{{*wH>KW#ftEQvrD28R(7^bK6j99@z zb}1S?8&ASLNspId9;T*aOgdgsmyZ~~ESxER0fCLrjZo2(^0TA(y5>eAL48pCiN~dI zBy%<76G>Gzz9KVU)>mN2!q2~&@A>)APixB81+51cW6BQwKKtfeEXc#3>w2jW3zGuT zw(G;6WaIzW9@`gN%r{X-bHfOHp46pYT%XSAc)7XwcbvB`I$#a&U!8C!xxw&~w#(|y zT+AKJZxo%WtN#Kbb8*_zPnZ9#f<#M6zg7QWBxBQoeW9{}q#&LM9$7I3myIz!re0)81q6Bf@r^5eyv4m{TGMYa zh9y=-^3&`m?_+7r$~sj{tji*H6MbC}51a6O$H}eUr6oCe_7%KpJ7G?{z&%hdq z(Ft%!0Z~*$+DBLkTlq}&cxuIWLTBgVi_+ql8~Y>Wb%Rv3^LI7i2vCZYgql}PktZnl-bGR>-#i`;qzuH zIKg*(KmK?&PacTj(f)16%*@7+j2I9_2-}fAL+{6=f~50RBM<5vIsPjEHEB4m_KvB3 zL2}z|OGRxlL)RsZQ{px{lg_KY^>KA9p5?jUhjowbgu`omPsqj%q{LsjGyE2Jf%TNj z?e$ZfSBbjoOVi0Gui$&4h+4lVz`OUofhM2vcicDVd@lRAm!5Q%PAJ0%X>@3Kuy1s0 zY%-oZ--5nz&mVExK9R4%O_UV84vmpq+@7vl%*HBU{4&qPTq1sm-IUJhH&db}(j=*z zWdwufSu_mV0|iU~%!h>5dL)z00HCY3?L{vHtz%@*mt$}a-O?x3Y5C!%b*aRWsn+*8 znN?q8yfor&&5A`_BrLA~3Z!FySaV(Tr}l``VQ2FM>Z(6Z_BfvI74Aqc=T(m8gMDXm2%sPwU5$A)e=$#X858k9-M(Od z&eaxz1d`8ZEyCB%ADP|WYP;oeR%;W*19|wKLq8`vxLn zXEQMBKgV+@^!q;iP&Y2LGp&HuD>}m)CQaj8jl=ics6HteE^m_==A{%!uX4&AI9(5; zbKHHPNF4{JTOd3@-Z!_SpEF1axL^H+?XcM%-tvtKfc%2oK+v}uyrmjZMokkZBWz&U zi{Va*=^ysTkPG9Q?y-TZE}8B`a9Si_CZOX@)WZHSdc(SnO9txNc^ zhrwhs;-)o}B`Y{ydsS~xYyVx`b_-huwC(rB9oO+e*?3U~L(9%?3ezyO+hTr66Krj@ zJt^Btj^OPGwiEfwnsQ%WCH6w$V{SR4QFE5brXE7^O=C$(7>cJ%z2vBW+wAjtd-CeN zO~sYRvxek|qaL_kS;nT$y`DT>kH#c4?sm%m`q&;nb<@}4W(-1-+1k2zKYB#%fd6{iEBfm-4alFROoe2usw4NckOM zv7JOhmHHr=l~e3@$DsyP=AvwNe|!B!9)Kv{a7CbrBPsy}*2Cwo5>XA+bU-?LfcfQP zO6dW&+&@U9Y8*m79E@ZnCBA!!fz6{kPVo%g2-b!uYmO&JzdsNlMN%01xAY320s5=1 z-&9X(2L8taE-9LUC0kn?_!+Dvl0LsQ32o>lQ(K-CxB%r4> zl6GpC*PCF?P)5n%9r|$Ok^IX%t1JC^?qOhBmDeYJHrstv#=ftklzXM8Vw zAc-9Lt66C$Xw~edky zQ@|sfO7y5X9cMTmSP;uMB3e~pxO?ibQMFLl;2?gFX}P8AlGLKgOvwEbkdUj<6K3Cx z=LARV7>Rd04%?~l3&4}B#UD4V6f))IE8|BzIPO=dafvs{WwkitJj~s0imNgW;6vui zMO3M68IJb+`R-ZnHTGyjB$C%iV=cm;5Ze-FW3AiENUIz>B_RI_MoJ3wK1E7?0!6{z31d|u@9L2EcXqwF7c4I zrrVtXgFF0&Q3q=#eW?Ni?}={gG#Q0|@)tds{kCOyJi5njp7U}w#)hmKJoo7r z*N8pFVfqxgX-Kq&cj1?~gr(2>G7tIMQvy8Yq=MJ^po{B{g)r487wwd^B2tgCgL($W z8tanT9bXSK&~ziE={A*7+zc!Ng7o<=z*cA+3Fsn?Yiie&s{BO*Pa3grfbENwh{arU;l3)#6RjH9%r2M+u(j# zEjQ_Zv${4+X**W(kU$YJfXAm@M4`$9flOL6JsO~UC`;Eb5$tQj4ka)y(octts{Ug` zkjf7L-xg3F?HRLjtv#@5bA$Ptj&;{}%$zehJrw5jsm9xd5Cva4Bv3U#zL#bF)mw|l zW=-F1{}~E!>p|E->B`9@uYG^Fiy?XY6+}(=qI#dy{_3IAHGfR$2ciPI|CorVH5D>K z>szDOd!OMm?s4q@`f?Vj&xcX3b^`#h!!-2Cy*`bfyv33Q&eG6MdL3#KMMRzshy-;HnJ%sJYn0Kwk@Y!XzB2tX$mT4Gbz_z+4LZXHE zJyd>sQr2p(*S%9+uk;r1O1z#my=(@k2;OF4XuxXT;!1f@3VQ=1y^uC0w!nEy=YM^k zn%hx1R9d&|I}CqB`uw_yoHL()5mD#vrK?kWyw{P|ZM&b6KDo+x%9X(!$rtUPvNWoo z5Jx$5P}(O>V72y)yY{HOm3}?P5Pqa?WSC^sq`h{V%~KyF|<)JMa8=aP5<|& zqbmY`xn%zN^nCIPSU6{OiuG;iiE6+4(rSH>eA8&*Bx!C*U$s!;$oK{LZ+Q- z_J;6b(ob}gU)MdZ;nM;$|NM}pNc@UFsy~!&0fVE5{$~eP{*4^Vt25oVMi#%-a~(4QQVRONR|Rbk5YFFK+pj9>;UGSMKCkK^=Vu$jbohk{`i)>JfBn$^?e{N25DzZ6 zD4V6lQX4}+KkhTNmgAfw2TUr=M%Rv=8QxGo<1#%*S740)6LE_nhNfK;? z7RMFNt)zx$z%mXpHqq`S^J@;MxmfImF7v$$+}JLXUh0>T9Y;u4^+n9+A-=}!ug^>x ztprRaSaRDMoj%}@plcXMx?s6)m!HV?I2cf9rhhVUiK~m75+9UvDQtbM!-IO%(iR*&{N?Hw=L7lA zXwi~~bvlb_n;UEN#;wh(W|x)b$hP_zgI7g~t%Gp9a>3LZ_hDBBJYEd4LRslavKB!u zitL)+?L35{T5%QXVq4oG?aj*YKhI9!e#qIZc&{M7Cy!FZK3g(QF z&2qb|yDXk`D9ETAi`mth-ToE?H88QTRNCFvE{!>YG9$kJ{oe|zEF=7Nh|+^t zc@@ERXijv3uDjP98y*^z%k7O+LQ@MIzc`9^fAj1AJiZlJU#)R`0XrH;w=3`a4QXLLc^BL z>zwghM}mjT=-VKZd;hK@tl9UgC|G**pKMBUfa?<+L4RYc9jSbrZ2_&Vzi9H0v(6*}?%nFyc#2wbFV-^Frl>2%?phju*?XjEPO#$3H}}YT zV-J!ISCZ$kRKD3_4^UHX*$bKWx}lG{L^PxsiFG>SVr%**3q>%;(wBDwTM;ndaob+K zELwK(9tX~z!gqKf=qW-7BUFihaChyuoBUh6?}iwluWz@;6?G{TIIcY)DAUao^zEqf z_M10mq0qo&RAaEx`x>$9dYk82-Nkz`iiF+gvObKp=k`~Nv^z_`GijTKPU{~n3+W3D zlY+v}QXi;Vcb28n&VUrqh}SD2t}s6DyPAx;k}4(rcF)A>_`hn{;Fwr!gTs=$^Lby- zw9y5uPM6Dt`e4WtZDfk}K8cX)#Msm7dYuKJw$$X6ob}uHESX1Cx=Yu@i|vX+hn->- z=eI~WlX_&^Uhls{=u;6if4d7-^F2lsh z*uHMvpScFE`n9FNOs%+I4nmM#k6AuWR^UFq+;<{cQMs*%K0Xs380?QRezC~bE~#|6 zI9?PFjnH_K-4fOHvgY!7xw;NK_EwD}HraZr;0-W3lheH>n z$sfKh{iGll1U38k+?YT16$ly)o5r*oF@X{uexUNHOt0f@VoO@Gpb?RC?8ypIEG#!$ zs4SefrC3+rvK!AHtnzbA5L`GNKkvT5H`*OnvOc30$MJ81FXQl8g}Ic8JfDD3Xy&vJ zkl~Tg3+lpS)0$wH?^|2#B4n7nCe8~_q3nf08w2v@9g1qr)61`vWm|$enYv)PjrBv3 zAVYyZU~nAQ%nel3#y)9T-ukJ3$)QA>&JLv_8qp)1CygIe!W~ySGjepjculS zvbaHT`cr(TNU;0ir<(4KE&4F3_mlVd`sT_$Z?%|)y1ZeM-;`i5_=sfcyfk!tu@zxf z*J5RV&gacb1f;u_kZ9}0#d9kf-Ft?szynnSJ+mdgY;4Yesgb^A5$`B-A*z3i;BAOJ zD~Oh2I>QyE2|{u!e)N_8ImnA$ zQt9Ybrjp*?LuAvmWFCJB8dK1Oz55yl5SSUhL2&8DQr~jipD+BXT4I@%Q7bM_7RNC2 z=S^P)hnZ;>Q+im3zc_PWQ?}E#Gw1o5W4sJkBLPQ&e>@BSI~VUe)qptv183&Azg=Dq z5V+N2PZ(0iq2b=^Fz2=eEJ)z6^9Q<9v#Ct#) zqWWD-+`1=7EePH=8i-3TI;Bo{$5ec66+{Gr59ShUl7Q(zX=7oGy^7w1WP={E9yKx(7GiF)-w!#GM!$s^BNEo+;xk>Wae5nr#)*(wZy# z`ncs;=z=oMu?1ILLe2>!oSYx`BSM+{QD&4dw60mCJox8AGFgs8V7{loh_+soeoJ9% zT#6T3|H*RlUBjY0IPfR(ki6C=K6*CpHr5Q{b1Y*2&yt5f=DT0dP)PFM>2f6JJ0I7E ztFUPHjtQv7jkA>pf-2XpXl*JUu+x8I6xoQIl}Ny;&-o?I-Q_cs?$+U}dmf4+UPdSU z{ayZPN6TDyeq~7>X}+_5O-QVpK~>R=!4_?=_c+{~LBnVkRTi>68U|@D?pyMPT7;Y~ zzegDh3Iql^?B#Qryx%LkME){^X@8+lDI8ozQg?F7Q-X1>p++tEnxPS5= z!i7&LwO1uZ{B9a{pIDUB`lY+v-ToWD_h(7%rXHY$ELk66@ZMEk$3Bz2Lm8t{!QTy!6)b0m^kf+jkZPL>;fgVT`(t-Aq&BUVs0=S}mR8#D}@~yL| zd6-Y^Oudo79~Z{nnL8Sm(!d^9mdtbvrTGYL&nnpCUl$Kr0LE;F!U$q2`$o)~(PHV1I5lNd=iJNU&{>|lC zpZ4$da)jVVl&J`2DZCo6Cq@iB)%CJbo($+ZLXt6dGmW6%z(bk`p`hp(l zlz<(}6qeSM5i!2iAB!wV+xX+`T)z$Ski^eAkcOLiwLY??H$^0nYD$T~2`#jl#XOUw zuynhui?^prk+dew3%sRipEdI0zNSIDP*1%Y&6ixM??;dOxx26Z>Ls^+k|!&(jkWx~ z$TVq4W3$>jU4>dbtoDK;*9H?I>W1&z@Uk+{aoF!pfqfU|n-O2vV+L*51hZ@pL4O{3 z$qLBuZ>R9{ZOImg8(wWvkH+-hH3nQQ@7!gikm7~+K5wUd%>hQ1qmR|qE%0XudVMma z@*|Iz(meDmeNpY_1i6+kNI$l~S>tGVnH@Ed^Ac5eO!FSaN9GpjH zWX-ds>?&j1qC7pnwIHAAn&)Ima8!2vCO8V0f$!Di%rNRnn#`YABxongO;z8+V zJ=$UB@oR)XQ+y^N=I(r#_k1F@pjS_w%An=~j}H>hfZ*oiOeG`p2QG zD1A)KOv*s!p|1vk4LEH#gmA$Mvv7RHBVvpJ3L4HI?I%3At*gp+mD<| zu6vDnaEkid2r9E0KC4EOZzzC5rlMpwXl}q>vh~Fm^BOJjfnim2GcdMDBvhRO$~i&U ztX(>VolAK}nH!su-=F*GFncvljwX?*O-2XRde++}3y)c%3cPasI zavm~d=cJ_JTLN>|B_6Ar7wcG8-9e>`&-+O_#BzC5own*OIjfMHv`%f7dT`3ZkG}8}}ilh^X+~VQ_xSB3jmhDNsheW|!YM^FjmBzxi8F z|KcN|=oSu-Eysuy9cSDE^XnkSZYjOZ?e^~ZvpbNU;YS@NJl^}?^XIJHPOQ`Pqw>kW z!(Dg~xA91^LhQPNi~P;q_HuJ70VjY!Y##Jj@fKLL3dAf%P7K~%>_ND28E*r8p;wDc z$K03!=zUCmRD^HX-hG>}pJ+iA62Px57fTkfpAm~HD7iBa#C;V{;KCijd>CAXmQ1bi zX2eTcu;)}{U7t-e4gj1lC%=i0VM|mOWo$gRGB^11jArC_t?ss~pVi@6L>*;}>*c9N&}B1Y1AD-)Gm7 z7TQ4L0w30w%bSKEHY=t_h0`sRu9mEkR6BI%qe)`NzwwD84>tMrl7uwQz ze^~b^+ZdBTJ4sg#c`b6wPm0iD0U4|;$ntM@IFdk|`^3-ZHY>5c?8dgAK_^Jm`)F-^0C+5*@5g}e3Z4|#c z=D`2qpdkHK9nyyohGp*1S@FKsh)I(h_k)DF&!YRN)4T>vTakCmpNpdg;eK-aCClA`$MUcCNpy(x9U#l6;@(t!y>fvseP64y}z5bos%lg!EohLpN* z*5Q@#l6oCg{Qxy==%;=}r4a9}Ba&8e&_q`j$NzIzT0})l^&Vk>sIC}x4B1bFDyO^` zUWA@ifeICihO3*N`T`u0QUev>j5qgz>6y|AFPIby0ZI1iR^W96J;BQ9&x#{Gg%Z2P z(fQ~hMp#NROei3Lk)3znG7YLb?Po3A?%;U&ivw}(=GEf9Il0`+r*5TPE5thwV<`JA zaf>&-TTZ#nwd@`%turb4tM#|&kVQ7Zo1JLp!{206-s3I{CiG+4=y7$YFIENPVT+%n zEv%s1g(_@1JdX0|Tjpd;#h3>i)W|HkP?z&+?-VseSc)i!Um^XEE?TY2+_UY$0V`<> zsM9i!iF5h&Hcnd~vuPHNj)UBxdRo3YRff$(Eo z-#X(cQr}1uhU6?mun*=-DH`X18HoA$62B8tmTDt(HqMmz$5~$<)GkIIAcQ?%#6$zKJ1zOQEwU zIXEIaIts)9O#56zQb6cKz*kHkE^z2fxi)k@fmOU@1T+4^xPwV;)iH(%j*?9t=>&D_ zz$Vg<@mFTFZTlRM<@%iyNP6um+-2dUg~jKv)=U5c<4)T)kS@3RG2?YHAI55OBrXc6 zx{kY0jx@RD-nhuZ0`*g|Iyl+wY904tU(oUa5>^f6>AGAe*%hVZos`em0k+`!kVu9 zvlM5Hm3}*Y!2ETBI0^X|LW=3Ux6U~9g%WE2eFwSP9g~szZm=yiiYIp+4h%lW$uA8!cKH( zv)exKm1UYshfAo;v;rK3R&`Z+60~ zPXtWJ6olyeOWgImOZzUTvw+zV;dK7H%@#KKwyd_PhJse94tK)O}VvK@8QYYd}P_*yWPlHXV5rt&YcyJS5=K^sRt3=3ykFmEA3RZf~jw)g9R)N znTMZ(qVV8_!*jLymuv8ts`HNVHzb4&2M{*&mtoAzP7myGO_z-ilVJzqZPZSXyDir# zuwM^wY2|z)VHI`g$(R52q{Zd{_H1Qx@OQYAaEgD)e>p%qyFO({XS7pBwx8Q}FZWt? zs-Rv!dT?=_mlJ+@xgt=bu=S&ygW=Yf7TmWcx=0Y7k>y3&phy)hFY8@WYtx&YO(~V) z27>V6TnBmE$A6pjr+!ul=l&9V?BcqnG1{y8x)e4A3enSjCy7n#UX! zTZwy(pnth5G)itR#hMcP6653<8+2@^he1e~D>M?M(`LFNPvmP@J;RAGC$bUA;il5F ziMQ%8!I$Aa7cGsa`E-51P0&I*C75e zKCO&8Q8-LRGE-zT!x^zPnCZZefY{jb3`~-Qeq=~b7kVBlg(M|mNuC>K!ji!~7l5s< z=Aw!ZIv-iT)R5?AY9M5E5cx$buc*TGNKblf&ibH|6cJuVlCL4|@)t4oOg+C43hn2H ze9F%YBKttmWcL|r{*&u_WD4;c%r!HGB~?yktpR*x4|q;t%wS?+<6{&C60)<#cwe~pf6@UmS87{i!<(a*fT1-TXf(wC6 z9`R@G3G|tBsCZ9c-JpH-nzd>c>&ioB3Y{w2whxgwI;Tr*96KBJvrFy`R5KAoTyhyQ zv$L8zN4_Mh?qNH!>D^#F6Hh#ZKU=Z59lOA-ZLcwjIih)B1>wSUR}(IFO?LRP^4g)` zrE(*2^Qvafckdz561V4_xw?|UC7-LrPtAOc$x7rCw7Jo77H6GlC9CSVep!BZ*4y$Q zKB@>_SPrq5=vJ4jSdD*Re|i^^43vG0^S6|T z(}*`C?4EP;c|Ol12@CRn9r+zq+2Fou^5=bVXEYWSCM`(me1cO%T$3yR|6$`SsDdJM zO2%F1tF)1ATK~6_bN&XbcC?Or_3Nx%t>`~K;s57Xzd;(xAfK9PeylnGB@uBFD$K8q z>=0&qiZB5W=mG~w&`%l3PZ{l+vj6e%V)IJ~EB6kYQ{TI0xQ(IT8Baa&KrveGeXo}? zewU>!mUc^W7)q>y@3;P~{v#3xDJdys=tyEne9_uVc%IVW?dpc~q5G*zr9^Fc_^y|H#q$c&o`?OAHTf04S^D5 zXs-Y%Tgf=G)ncxqzJS{Xvfh43FC7Y&8_>BK7W{f4kOjnyw*QK^KRyf)p97FIMhWVc zKpAq%IGB;Z`7UuH6H!arO~vCkL_Fp9&XXTn)^jhNfr?r;Q_{}Jl{u1Lag!FEBLSVv zH{_k+B6>=u6##w#Cv-1$r&Lrxd0T|%-<$NpP_TW?|f!!U$`siQpsm6{DhBV=d#uWa_Z~qG#I26 z0c49>#-=8rZkzXeOw!9bL2?82zaMu~$H*_?&B`#%$&#tp(>m{1)9e~nA`RYod!J}7 zJDg{x!O|9GeJ4LH`%+go=HUguC=|yg!zzey+?IXQB-Eb>A=XN$&@>|6_c0)RM{W8= zK4Ypm{<4U1J;VKwj$c9tNXJFWqu1_rF1*}ernJa~mj9&o3Eg`nAo|mNR{eE66CT#} zpDSOpb_^X~1ywy;0jJoo%ie!xU8gW4hZPV8AAN&4x|LyC2m0A=-0Io^hPD`K}9HXbcy z&(n@Et#v#Yc;m;TTt@iz*^89+)So@9Yqxjyh~%~ylVs${5_ zmT6y*g6*kJnav9wTx?UyuTQm~ts3@|oQEOhHJho~M>b7poT>|+fLAN`e4V4DXa9rSV5`3BP$RkT5g zg5HD`BdO!fO*jM1;M?p1WK}U^;Ik+kucDjzmg{f$kyzRf_wFU7+LoM3<(2BANh`{7 zRHHl;!nn0D-*oP?f-ZVodNOs;=uTrtMN)Gm<_Dc=%re)j<05)iHvv)|E|(`Pnh--& zuHawNyyZUn5hYN)Ls@owlGEP8D67>~>lBxKChfv(Yk)F?qNfB%$!eb}7q0V*?wpb@JXT0SlNYZ`arkA> zT*ZX+JresKsq35Im=n(YeJGiC2}?<$ALm@(@yaLclhWxvEhl)pX}XZlb7DqRCs@~A z6yo<2U@ok!U+9Mzp-$#eE561S@EtMhbtzm0G8ddMo7q?$N@H8U^JAN>-^+yjU=JNU zQIRZZxVB8Wi|1C~%;o(u?7JDB(M!<7`O!Se2T>>65rxkNN4%DzM3}Se$H09|HHGN8 zgIn5|u$|>3C51Ndk=`zWzy~LIJjpC>n7MLAvSx+n^fwNItDA{WXPVQ15TKn-H}hLD zYTI$7X=>s2iCj4(qxcyen+RJLgaR zwGt^k=k~*Oy;x^B6wr9L`WB}47Fo-~>bpVlkg|2WSi{r{otx{XIXSv>2GNxZvT3mR_y_%b2*T6M&w~g z4Cz=S<8Ie&$RE4#6WclLg*At5q`wjq`QWnl3cN`R`E;x?OLsUZ@DbDcW-dT`yUR zLUG@zmN(r<_1;BD)}1YEWz3(@4Bd|r?H(I2O6lFm+NQJ~@LqhBtk5>3hC_@us|t_v zB$HDAvmFGO@O;CoG@+*~ue&$a%+MM9PTU=dUSfsdL!p4*Ski}3EZ}=4xE1I|g}0Gz z`xZKXkZzbVW~?|^C~d22Vx*6B!5x1h9o@5ag+hIU?oEn8KlOT%&~ABqB#;#SG(2jP zc}MuPW0E@TGtih5;MQe*x&rzm6;8A75Q5KG832w(nNpoc^GBjDNV;hMbM(h~tm1OH zW{huGR{sk=&+%pm3xr$8rs65A!;u%B3rQ0vr*-F6JNFWo)dUIneH`L_>{=K zO6>YXm$^9nAF?OkD5VY<;s&G*IC347{U(`t_~iP?pU%zHc?oN$jjl^r)C9Gh+r2+s zDv6SB#<;K_9P~c(WaRsDZ*PeNz)jyt4--2=4FwHo)vKI61(fAxQ$DPn@YLS!tI^e( zv3^3+OL%kdAu6)kp=iywy?9`VaQql+)S1_$#}A|e8_R1tqabaI{J9sX>7D(74$myl zKWAAv@L)CJ;{f)A!=n_c9snr~=$k)H2na{ouw)cRWz*>z$#8l0+kD^^g%LxFokUKh z?m`>s(WmUNyb>X@dwI3&NBKa1QoFu8Tsn{q;c;C}T zqzhN#K5*Xe(aCY6V?993i>hbZYaY=x_g=@>QotJVDo$-j;cO;9MbYD~)Z;kilyNy( z@q>aW?o7qbuUb`WeIa>P7d2kc>090ohvTzuhyq9y2UA&49)}Sw3lyAP=r&SZn!5La zl6|+~>hbxuk>>K7^1Iu$ppno4O@^zUB&d$Z$*YbB&)(^?P{bJon()IgNt@I+mS&}* z7)2)s^@D0`&SBYLS~-G5XDf%@3QCS#5INnW|FWz#pkXzkZZRa zZH=C~gv`w6JE;^SkMf#1&Wbu^C=sQ;5Ip_}+6^~fFbID!@cV8At8o30`jT-GAe>i0p-IDL_)`Q>7ags7L5(sL^ptQN(CK+SRp>dKNK?=D^4$ zBy3SdOY1nCSaspIPR(~pM6QXNfe0L|mh3=dk}t|UMkrsDD;7&yx^5cni)e#GJc^~V zIiIlHqS3Ee+?h>SpzHzjoU>n9C9%YvstOnk>$Pi$cK?2cKARv~A+d8x*V&1CQwOu% z%S}+jhtPIr5?&9!ES`>HdKUfY+AgH`B@wmUdPGO2WZZ8%R9Be_g(dfnxNGAEstz6_X1P%rc?;CzH(S0Ixpw&1MiQ9+ z?~8AqZ^ubJF~f}&&^`r*X&)PFDC70MTBoOc9Yg%vw__^u`=IAto0t4FL9eCsttZ<1 z=G665>!yQzx`ldsul`zI(1VQPM+t09SIec!PJ|CG_cpq(Ont(HW=so2d~Cs=FdF0h@r2Z z`(JB*6~9*RE|{gr)NXIs4g7jp_jwX;z9K!VB&~r@-FeVBe%{!MSQd&|pO0DZjZUhR z-N0w~;4Af}MDRh#>MxHT2ho&Uk(YQux&&injtpcUFnz5dni?@ex^hVRd$;P2bSckARJ+Dl)d zr|#d%+aIKw$blK_zZT3Gn%wcT#{Ni1EPto$O8hW%4TF>~_&wRB<@p5SkPoi;QG)p@ zDVTdre7jQi2TeD3f2S%pmq%I(1lx6nnf9{O;3o&#}*N7N*2lSj1idm-icQ9Ky5A zXPa6X%a2R}+Fx~o7oOGL-X{3};j_B;;-VE16tsEcu_wt1-`#{@T9;+E;7PlCXf*K1 zh!A&@B(Qj1#^f(Om*2LSXa>2-Ce>ewEd|MeP90~RN_}uAF|2m(-``xAB&IwLj{B@N z9q_MV3~F2W3qHxcy(0NwC`?f_J(!sUU*8_^?$XiA%-*0sRF}}kEMah;`XMpLr;*s? zg?W-NGSg*+Bib{DVRd%)Vl@yTjkFuQ8mRA>@d3j-*u}s``$W2b-uVir%#8(#osv|d zuPK)PI@=&*LCfml8UBAL`^um=11;I$E`tYWa3=(J8Qk67WpKCP4DJvJ?(Pf{JV1~@ za3{eXf;;4K@9y2VRlED-*Hlq6@PqmKobJ=7&m^1{(q_xOaqJYg&rH#61LK(?gNq6A z7?6%Cx#2wj3PfuW#!r+Ti+^lCAL>K?PD1z9Fa?MQH?P6%9jrG|CCdsM9V`nA+Yc)a z-*V=_9-V06WB=!;2iPx%@IZ}5-pS8!2(7c47w8qCcZ#y@G2p;XA+JLwNozDtgv*OHoZo8+2cyS9pO5LDDuGtqSaX{_EMj!uaOh^OYjun* zGP@hi%T<(??(gy%EHOg~^%RyX(P8bzglGvD?JF?{)y!K9f;Fw1XyB&sA+DVK5<-C^ z@+zmzb9)%tPRHma8kZ!c8U%Leo|I$cA4)lryc_CcY&p`5i@5BErfq6deuJ0CI1W*- zygYW^NwIXG^0z@s}7$pyQLxq6{vSP5B(}BB%Yv8PeOkL}Fl1;2mV(WdLXSrJa zaOG0{Isr7y#JqNhrFgqY8{_nP0ezD|4EtLu1U5}DZa@`J?da5oZFG9ZVGqG4vXG@? z8lQN82$D2ymkAL7p+y}XA}DCeo5-juFz z?Vq%dK;E=@p+?s7mfKeS+kPsl(bR~;?r=^4uuFF(Nam8-gHOz>V&YNI(TZ&9hBZs> zGVx0NgZh&FgOExGmfjg5)rbW5w#i}Dal9(L6>%3lNUzKt9WI+ockFD)#(-j}a=E+` zUY^Z$6W0!}g%k7U1N58^-|Exql7!gnc4UI67V8z4a&^2{C>=u*$wRp!10ZiMd@rWo z5{dY;@M%(#n4OQaJLuz>I8bRrL9ig}TauO8!N|aMV$v(1e_SQ=vn=xoleT$d>qDb zEoH4w5W4O$f8?@iWKV_t40hcV!Y**v0mZ3pv-zh;0UTd7Tk%;ux`M*>$8XvjBV1h>9s@A_3BjY*b zu2Zn{M{q3DpMa;Ls;>oO8O^8cz2l0jz|nk%fy`Ly26Swng!)=LgP56tD>FjePQ!nG z_H#loowacw_n+}BmQo%?6BWalOPbUokdMcAGVjl_*u{4cg=zJ+|Ma*1FZFLjD)wDC z>+SVyM%RtD!sRM~XwQ2^#_`Mp$ivkm|QBDAv8;o~r|6V8%i*$*s4q z$%E?%-l+DB*f%J;QLGUKD%IwLHSwqisp|rc17g*uvMJK5S7xk1H(Cy1yWjQ=CM9$| zGhRKYZub~TS^@iCm0}yQhY?mx!4r@buJnnBY(nZ!3}z0=0*i4-V|Q1BCNOr%!)Wfw zq$pT7+i+=bN#aR2Vml>DFCn0-(6m2Jd;FO0q5+gQuye6V?SEb2jX}sczX88uk!62Y zz4b?mGQpTev6I{-Q&ckV1uk#VODIUAhW1?3jw*^f5E&!<2*!&IKme`uFn}uux};T2kaFseW=3aR!$nCj2*PP_5t)MZs#SNvZ`3E)&e#+V&w@_uk%wk5 zPasIsZ_$%1UuXKwA9Jbi%&c<{kSE;&{O36v~LCLz5DxGi*J-A!YSZ7_&jNfm!Hm$l9 zYh1sOq>{5{9aj8J8Oo~9GOi<>W^-xCi+$e;!*tu(aN@@*gGl_3e3|n_42Hr+gxIQ%N~fTh#NmGD^ZNnj9IKIi_2e+%`Fx`-4p za9Vy$g(`+I7F~v2OP-l^dLVXQi@nWbmF?OqIq!O$N4Tyj;`ZYVfhJpoXei6ORr^z; zMSX)iX4d>Qz=-xWF}s$NRoHt0?3*7p9AgrP$lE@%t@_bp6inlFPco8V&z#O89-o*}jhd_r5KlJ;a~y+K@7&Me>4UsL zo*sXSaL+ixIgzQo$h}X}@j=u78zujRTppzgxln(xy z8=AkR5J>W%{yQRji940d-DoxwsKVKQGn@a~a=0|~Uw_;GNC$M?kRh^`$J!1LuXnXb z5|qh9AotnKoKnyCG+Un+*8&DVM5>RHBPs^?-(MH4rgOgYWfBC%R$kI%<4ffu#jTp<=_B{S83m|TeIP_5g z+F>{@a1u+hb>M@I@RJY!Ac}^_WcQ`1sH^{gr9>K zTu_a)v2%6wzWTM+;zv_9Q3f>XK=YjaTZI%~hC^3Ow@et4a~W4!aDp21L5Wy; z{z(|1aFmmAy@l)8KrS>KjzfudKr$xs8lI}^JMO0yi}f!-pUNC&w+{lwxYc+~H7Fyd z^O{gfC@&h%R1!5>9b(9r<(43Ws6UZQP$D3X7MIgu0aB7b_fV4$E^!`8x#U8JiRsbx zDkE{TBMQw(f{yqdgayam?-SSHieQrgOu8_*r^6JYuUW%aH$Ev*NmMA}s;G!1 zZ&mI@X;Jsjv57@AH*;-LsADKhqX)A-Uj;8!L~k$-GVO?ADYt`Bn;|&2zI*;Mv)`Jj z;6s-oz;()8C?P&|al)^T9$Cq?5}vPMQ|Fq7;%CYtvy1Pf-dXFcc69i|b{78&^) z;_x`N;jPlTl0x0DZ3ZG3uDExcAzkopoLb>hIBMHk zF~w;UFwFZm5T=yoc5rY>MIMjwo~q7MGBt1*Kil+L9;7ce?VC3s0JCG;k z$yVV?##R3M6yfs)>T|=)?aUYOkWrg%(HC}yDV3>ccxOyYg{$g(90~HuAh}(#8NvnBNE9t=s%# zvE#z^C1GRhUoy$Rt0n)Z7Zxh``#uPnfF&;WyBi8KR>aD zK^y~LANC0iBeM-mHtr_agDzr~mYEH#t^(A9W#8tVdpGQ`!xl8RKd)%{zQ6d5={+0? zx)0~g$qeaMH)2oMf4^(ueqweLz8&j9SpWz8?MEU!!JTQvu3Y^UjpDx%f;1pdZA7yK zO#%^O>)b9_ToK*uAcGlLtkGoSD_XkCkq}ReWmjtCLL2=~a^L;7Xi0wfU>`@o!_B<3 zD#~eo_v!8{PfQ{=_05uj>H0jQ2nTlw7lAoD;-#;j|L0Q|+~I}QGP#?e=gqzlIHeLd zwwMg{O0ZA%={tjBp#L_wr#(iu={|0t%gM&CZf#<+*7$o6 zh>_c*W~ih7A?|3E>#xmvrzh0ndxG3$agqetEqelO-4MX%f~vr4`k!Bg5GjxtoEexn zKof~_O(Jpd2Y|P}y0}KWWO`v0=t0lV=*d%SQ*sDGg0u9q|+N ztxie*p#$NzWB{y(9AJeL2g$1FJ_*q{tGfXFZE-il0zSg%4Z*`bPk+yAOqfO?lJM20 zbxP^8*6uY(bWo zQtXQ^4sn*?aCe7ITo}=GmlVI6cvZLl^6FM}niLSK(e0v2uSLZ;PFGAiK?)u(5o z5)2-e;mrAC$$MmF!pQ(xkquRL0LuzgVZ5%}aAtG^Gsk)@d8A5ypum7JzXWV3a0@Xe z**zX_(K>^{Cizpe2lacOZx2Q8ltUpc^ve#*>5Fe9`-TIqww!Ti*EO8@sa-KFgwsJz zu7PciRxeT%T1QRM)^F;~id@@g>}F!j_obV&_SW#PR8flB`yDJ@#VhSp7V0!PN-H(5N&fMgDhYcx2IvOyTgrtF*hzfPZ7qdq zrB3Pn*C79|H&A-mN`*dz-&D*B+Lk2PA$Fsk225V-P_M56aDQwxiVdj}u_dED=YXQs>3kj4*4f;uR9 zpcXjg%a{(mPR}&hXLf4diJUJ?L>)9B8U$aDae^+2i+%qx8S~$}<7xWJCAowqu;KHJ z^{$LE)+BtyW}6lSBnn-oGzM%y;{Sf*t@-0EY8^=NT!AlohwtEj$!`F2s7eo(%)qQk zVp*1Lvc)}GbrAgR%bLUg&f44-^vD2Pd2%0~?)9hbxu*FBY+O?bpjRSEV@Z(z7PirB8Pbcso@nUQ@vDhUiq*|7F7i5` z<2kfI9oNT*LpZ{E9v&_ZmHWelcn`S~R41a1l-^ zBIR{5-Nc$fAEr`HeTX}aJ*~A#NC`0C9*#FNLeGE1bWk%FzB$`xCJbyifVbkywUrq( zD5s*)F!H}$wmH5;nK01(o)cjm$hX04QZ!jt^3tsb4ksw)p|q#wLQ=GJx{@RKr0c(I zm4QD>cCq)(o+q%$U&`Q%k@w5Z!a`w+y&?!tBe6Rht;znz9=HF8#3}guVD-`hkF`B= ztuMu8?4iiVRHlg81;xPFn@YpE7>8DSs-C4jV{pS`ypTitUaHe`-IvyGvkQ;bKcCqr z(atQKn|o-C?8B_;Z?B>Q#Ba+kFlr?h7Am+_>na1)b9D@OX1`C))jf3;NGp8%CJ1{& z)yL%g@697F3b=nO{u| z5{10dsC_;&4cN8?4?;gcH*M;Gei*YP zAJJW1KM1pWzABUffF%dwp$4y9yOf9TWpWf?Lgi$*6F7-HP`@7_gtjmlMbF?zqUHl- z-&?O<1V*vCKDT&c^TI%J{YsLEhfo0Nl~u3_);JN^zEUVNF+wqg5z#K8Rx}!Rjq={* ztv%NSZ}||2)qSwF;x1*6TVn9UsiOt-8^YdhAG2Iu>kvr$n1no{-%;DK8t|^f==`>a z1NQmY*Ly-Ls$#&~Wjbh$*>JliR%vqT@{-uGC!*$+ANc^qV^-GUvr@UA2 zJZn(ABhw}pbt>I5j@wrw`C6`vK?n0!f3|$HEVKdxmrOD*w214?r?FLvzN^7_<8H>C zjb}`RV6pUlta=x4tz_TW-xx~9&utb){rw5YCzo@I?SEiIbEin3#AO-Uj**e_~ zny~+u;;G!&|{yL5+^lAdu3IP*B*za-lj>YQR!ltWjL`6x2WEV;37nnn|i{ zy)+Kse10!DYcmukQya+j z-G2mrM`VsPq8Nj5dO@akV{J5YPe%NJSw07kk)pKJtB`Z=^xX)*q?&?sL4zc?In) zMe{;4^@7n4wVz}6%Ah$-21!{NEd_V-N3X-wUkI^oXcxG4v|6KMzT>mMck+FI>DMhg zrQ;g`%rv-F)S6;5?n7(65&rWe?%#V$79Q9~fyKq1+tyCHepauQo1@v1@Oeeef9KO| z@J?S(p&T%-Z!FJKDJ@rF@uBMu>n%+xBux(d1+w;U66AlVnE&GE|1F~qp$+Mi#L8-H zJr~r*+99OBYx-ruk9M_Y;O~FB%kKYPS>R+*RJ=Hx!0U5$t~da zEdhh#xt}6@5yiZmzXX|TECddz2DYRBJ%kyNQu*lcERTA4&H!la7nCTnH{s|NL~qE- z8Esc|V=9wKjsg8)nRwag1%8<$1)5JO-n#-Wa|En(c(8TKFt9L|)nsE*OxpnYw$f>d zS(ltfI=V9Yw4S3MGk4FEsiE$(WrzKHLO;dhsAec?O`{J2_RvMPCvI=O{?W+C-PyC# zHF|FEP28eBANRavRfhpdI-f6BD6hz46=iyz%czFIz2rH<3b@Ghcxg~#WmwcR)Mw+NWUxaTd9GZ zI4D0l-+PQBPDoAhwq9IP=vA*b{Iu@rwI0vA;!XZZ=>GGO zDmBF)0sq^Y+z=N9itIny%L`vzl-m7Pe)IY81{Mvd1XmthgSctbEBvH-d?S14u>YDm ze=G{pGY~Fv0Sd@hd@460p;3PkF44;qSVZcPtaAT&J?g$(@c3qxNH1TB)mQsFHE~~% z`bxuMTGQRJmRKo>as#t*x`k}W0#E$MjxD1!ukMX$vEafJwS?bnKf2e2&8pH30k3bN zC7u%K*`$n;#Ol^&BC%H}bTgk<&TlMvRP7i#lF(z%sBq=P`jVLGz^3h%xGqyImcvI1=;5 z!O~)XCo%TS@u}#bASv1>z5xnrTmYM;0ybfq#$bpp+?}f7v=GPffhtmNAiH*)u?yV2etZQ(BlUDV3uE`vK>b zT{$wK%F-@?M~N;LSf<}Q*=Z6OMXT+Fm@_k%oCM)Q`~sYhsa67ZWrV}~b07+-6A{YN z&wv+PU*>t-o{X7u_`nN4Eg~CIFSMS%v>Cnsjs;VoKBBjIuEtC*Y<3ubTsshkP^mdy zN>`agw<|Rl6QGJ@h0O0p&oY`(5htnojWXAN_Z^2MZN&6KLH`HRfnrr@2kZD&4->o5 z+uC~%=2w>ZqRts(#6z)H(s>%pj2w6sEJPVgtMnbzaW5mAj!m0dj(`|1av+fV=yDYy z8areT;RLjq!iFiy<25%Hp^>5JEa?uy!SB;>bBDN`Q7|rDz(CG@FbI;>ro|a3>zU+si@BLXF?$z1M6j*&qpYXg1bl zLG%Ar%nVULfC)@K7pF52zM0eT3`96I-~AeE)0#!MZ^+^=Wb|fz(9K4+%sTKMXKf3Q zj{Nle{ZkiL{2)_c?X|)0#|%4(m1^UgDq4qfl7F=5|4qsGZ+>_VlnQR;243mi4s>0k zAV>FHvi~&~y{q#^;7ss8>!8PGcz&$^E6_y`_QD&8_3pXK-Q*p9xMX%Kn!sL#Pa)hZ z7KP4uFFyA?37I^=KJ2-P*?udpn_HzqOjlUzu1eYh6`E%I? zy---I-9G41nra;2I#M)|C2muR@;km3=kVu3twC!8r(w+Nus3Vc?%S*)Yp5mkah z#DU9{$kKFyubAfLc>eRe^ZojOjzr`H&Hb{>`~kN6Z&DlU5ZlRb`T_MyH0)_F9?_>p z&DKgrAnDodpPu9_;3?xn4Z+S30bUru&rw|Z8lNHj3_1!zP$rl|tM5M-A_s4^9=B2qC=xYg(1kopwu)Zz{54z{EeQ#`flg$2>yapr9go)dWoJX_ zd-gC%a?TLL=%|gZ(i8*;f)9l9r_=}{s+}w$&Ij#}Hkwj+$x0IeqCHhORrqRnie#TP z@|e!$)M1RJk%OQIDI*vjKy{4UW{4B*xRgWxNfCn-jvX@t8sp&tj3o(BJ@|le>rbvd zAz`_kl77fYNJT$8rRr#jFCaO7ooi6AT#1Hxr*q`n-z=E%Q+`v{2Sdti+2lm@1cOjh zpq@IPW1XCJHq5><3T_2anhZXUALzNj=4K!p)4~7nCS$D?quccTMBW6>0EQ8d_1vn1lMuK|D>! z=Unl}jsPt}%|L2ds>|f{9oFg2g~yxrFXE zR3!q43Ey%m4I3DiIE?l+pWW_5&ZrhQ%&?bAQ1n z(LbF^&LI=}(u_jfE=SQ#Da|?o+M%B><0B$Ur_qTZ;~m50AEywoPXAcmuGt_In1%c< z71*SKo?V#2gwxLq^QT}B;gg4g-C<&ODraE)ujU=W)tci+vW#CnSzZy3Q4+0IILk#! zC__rQ%EuY97+x9+V+s(+r%bf|a*eJ6MlvBMNi1P-@$bL^rmuGfsF$4!Ku`HojzBIv z*^*i)#<*$$Ap22TOKVqdFt`OfIgk^YZN1K;j7C(64J9TKQ;i}cX2QEAYg%(hsO)7Ypy+O`_h`gOyByF+A4? z1(U|7nam!%0FNWVRliol&n}N+x~Dp`Y>HLmqWI~RbgBo(9-9h!xuzd#jIW_9~P#db{nb&q-_=M>;3b zXzXM;*}{I5z6T65%}Up5iAc>*g(gUYEnvA7cJY-Do%YuU) zLK;**`c#kQ6Y_mhus&Hb6ZZnK^bNyOX!qm0V#sIoCc0KKoYuyac6M}nv}fF7`xcgT zM@I)kWwZ}c?t`FU{5{jHVxXG-+^s*=FsroT!|SoJ4eglfHa(&aB5wY2TQ3-~vLu$; zh3d_}LED{_;j8~vHyVKip7&0P;BMOC(k$8xA!LV%DX4 zXW2rtTtxI3c39Hn+%&3RpFcCKE*Eyy9y`rnX;0NsW~L>vvz|JKh?~yGgrBY@HAtA} zuyy=jE zrdi5HfuMOkP2)5TZhP(|AZ1K2LjYw)h)0>OUGr=hf~;~%5~1ZN7VpglFqGJ>D(Ol= z>%-lqRpLz@yl8k3V+=JAnJUAq*^nJmy263j+sf>0PUYzBo}Ju@O#(>0`hhlcY7EHfFU;f4#K9O2dv zrF~5*^i@ibh~$#mDZ^3r)a!IFF4gDV^cGIbCn}+WuhdspW*}vcw&V~=?h};=pzY8E zSw&+V!IUYIA#)p9ipW(|Ya807Cp*+|_~aZ-5ne)7o5u_D!u;h1Y3HzvC-sHj~*l@g>qpz&SW=kqD zONET6C*4Hrma-Z(f=N~!$5*sR+B9D|6+_8lB#AFO&ZiW=5-ih6mXlBbjqXLM{xm7v zHhl}2pRRQf06!fy<%$SeZ>MX^I#NbzyvuY)hUcpookJrdh>WcDI4RLG{rhv9(7t@- z95nl%*QXQcG$tK10#mWPDPG5&lYh6J)x|%s%?oqw@V?icxa@_G(2E z77eP8^IuuYN5PjD8OM`N`X88NZ5fTQ@G>6e=|Inz$6^7gujw>l?;UF)ODNkCD)Gh$ z$wu~a?sMtF(oWZ=3lCZ^2G7qoE8I=uR5N(icc`!o+%cOIoq9Xdz;(3uS zm5CM=JmSFB@gq8cjdagd9{3sOcG1xN&7|!@sR+eLg>1c3u>Ae|xAXS|vgR-(EVh-* zqYT-FHT3_xiTNEM|J(imhFQX zsB8YbS#eq0)dphpRa26TT9l~glAT_DbsU5m?|z7#n23SU_>s_p?RY+HMaS7t>Dq$f zt~oGbku6*1nI8<N)y5fDKfa?Ub$`M5Phi?TNLh!WI> z?6#&iG5%1}oiaVS{aoI|3|YBS>O{8tu>6>9;9@|sbw_=WI=p^s)6(sp<(~sv%H z@%b_@vjlodHC*GW`U{~C>Fy*JaoRVB`glH!kmn3v2;(p;EnryquTbo(?H{)EXCqXr zYv5QIE?GAOb+!2j+0YiAE}ERH42#TYX68DCS-{t&;D*uORbUbB*rY`wj~V^^;7{@Q z;DbLuyktTK!uJ|FO=xh4_o5ry{k}-2b@4DSur=xZ)F+)7+b1S@??KsuT1Z)$ z#iDSSD+N--frN=LLuKIU}Xejz_De3_OWc`Fev?mH&ZFl9Wi`$`}E z0sXF6;o~bt32_Mlml}Z_a;3bCivERVuN6<7GCu`PLd}#w0U~sKf(7BunZ}KiirX(GkT%jphY%;&2QR z;XV2?s%@(FNFZ#Ne41p?8tMaX1{)7OZ551LdCEi4H2kFao_8AqQM+rT%v#9l-l zp_K+sgASPG9yM=i6-y=C+>gI()bdGNW~~^k1iMZ838X-8nzRk3Cm%{Ms3c@1S3)28 zFNGvy2yfLHC|XtSMZBtNk4t-hb+UoKCMFtuN+8_CR*vxFLU|rg!lN0W+t6sv4|m;^ z<0_!KJlxox`zv>cN<5j1fNtp$z^F^{pjMbqI8^?~s>LwFliru?in1xuEA$>lrAT=Y zyzYot#hPA0t45+{8`A%25z}G0g22A%XpYLT!;F)`V^ZHkB853pw zfvma30Y86#IKT)FkGotpokaE1*;jT)g_%BurHZ@mKY?@uo%iE*nJ(IymJ6V`TWDMN z1bN`~wAfJ@dkY))Gz|}c>@EH{zwK=iC5neF53hU9(bNC`p?Ch*TS9hYf)~t%zpX*= znL*Uw=3Ikh{*qHPuOjge2s-tycM1v|O=d&h=7qsi0z!Z_NDGjTyTU+@y8x2lmrXNd z$HiI;Gez8j;&^5sDk}%ifC4p^Rb)#`V=Q-F*zG5sc1dZ{IewQ-C16kUVWO9D3ywO; z(Kh#3Z-Htln>)S&+04S<1}I>!yDS8de^wTT;|pf>nY1<8v9LEI@xeCjv>UPQ7gb6g5Qb zRKrW-0tqdCGf3N0v=kZUuYIxeJ(oDiCf5m!T;T*<9_WHysV!BrWq<(@%_qWGnm!te z8MU}S8X1GDN2X96mDF|sy=3N%JU5N|(@|Fs0hB2ze~nqxObVb(H6Lq<0gp&42CXRj zAO8|^{j74hH_zhNvuZ76GHCT?OX!ml>w7Duum^c1)T&sp7h7i!1CwpCK|S~T`yyd% zwS0@kC5Y?-b6f5-XpV=10i(x;9+vt#H1Xh~{)!hnTwBpeisMZ8aSKL8*aVyo** zc`EdCby@%i#~?EyxPrq>1`&rx{{VW{a_!1r^U_qAMWfx zNphe_Uz-~cS;HU*1GvNk=}@bO-1kUuQ8!c3fZY!hwv{k=+YqdP(X1ZmDJk%S2>8cM zDR|-qz(s6+Iaw~gC6-QERW82KzLKP-47Y_CMp4VKTsGnSEAa2|$NS9{a)(~8Oj-d! zO6BR;;tJ&oa;ZT^dFf#zP~`w;CIaw0dNd(C`aJmspM2~q^eys+^^4HmD|qHVps~rfX)jl!{%G z`F-x=T*-j9GA>(Jt1OpK@=_Gb(+G~>`Y^~nk}`&#DDj1MfN(3lk)Z`^ejpDn7?Kf_ zDOB=BJ&57AVdoGI*no1rGqOd;91Osi!3W$_JR}Q7ISf|Uj&^o>(BRSegt2}a$Cjwv z(d=a!jVoQ@)vLTgMK)Fz!{L_Cf}Dr*#PD=V_|h=x-KL2%sbpxz?)gO&w8)mP;Xp?) z81kP*n8m%)#*D`U&s?eP|C~3%C$1f+q|Gh4=iyB&4m?UvJPyy^XSb*xl{%jD117?~ z!X4meS!v|uWM-v;Scn-=agk9*>iFah`+Zx(KEu0 zWH|(Smp)Znql6<1w+bfVTH`|PjRyR5_D@F4#&9QX^DL4hmdR~Q>dEKuj}3{7FKhB# zl8-RF4C~Fu4$*-K@D-7jfms}q8+z-4!l_bIJiJZYWUFH%sj( z%Iwu6-zvs_oO44eJ~NuC#toFSfuz<|;FBS0zk1L=BI*js)@z(ufr1-7?&MeG-_u}a zmLANoeIBJatBi=9nK|V+LU~d(=_pxMa~aEdipeXTz9VZaM9OQKMj~&%%#+L@ zBW=VK1Hhe_$ij4SB4y&KxnC73FRCaub zxvSQ=rCAtw2i1P3Z0e_Y>D{OWipljAWESS{Ha4zdzMq4Fp^pnBwcB->y7tF@Td`h@ zQZI3r{B}qmjQ)k0{|VW3Cy@_))o|%WE|U|NsNWXGixr{zM{YOsI;#SK2qXXI;}QT& zfu^(q#7~so&LytDX%x2`VOR_AuLclF$jRUC(gpD?d9Q-ol$7gw8nk`v|KEi1f2uuw zrLkg>50B2i#|HHKWCv}7)lla)LA?_8ONcb+xFhmDUImQ?)~0|dV(B0|2pQ_1DGc(L@NrKrY9*w>K9M!va8U5UiNprzg_ z?CB9%U}^vr7k-XM$`FM#lt_Jc%dx^REC%Al&6cY)4^sge(%1C~U3)+@T(wDwwqPmu zJcHJ_`^!y@v}x<-&46eQ0=<}w1mw(y@RHF%5X23U!YMMY>KBbv5YNc>HZ$Hv*h7Sr zvbUCVr0wKXhwLDvDfa4$)mK(;QhgD;I~JLO>V>01;eTXP|J;_ezhHf7MmLQrJL{lp%lD{La_XttUNDpgyn}1&(N`okFiQk*AGmCIbfReF1 zd5Q}98-Powx90nyN2C`~hxAd6xuYEW6H&8T{&33#zF_qA%8l@LjEqFC3dL=(I`!f} z=U2LGr6XN?q?V_E+LY3-HFv@;!L*atzAZnAaXa{635i37Wef>dBvgLBDOefrVLjZ$ zi7-LcYy7zQ!Jsg{;T^JuB&d#~OQ;M~J~9)flOkej#utNTPDfc9%eDMv(;8G%SbEFi zV^bP%Uw+I{y`y^`^vHt6Dk*iW$9?0B6OS;U*}|>%-^GC2TUlGt4__;z6D- z^>lbq_G^CGkZN*W&>PR8qFddc^mo2p{WA?wdt#!}`2e!?2t3@TE@f*{{g1R*KG{=a zE@age%|Lh{>Ia8(N{znH2`t`A^t&E2sCE(s5*u95Rt_Oc3;F~-Z7f9~pE#^ahPh^Z z#bO5b`(e5VXE{qD2H8s>O>1Ck>)BEq)e?0RB1YU06hPBNqg?Ihit@+OS*$T8afHFg zwTYOsJa^TxeILM_Pggo#!~AlehZ-r>7x#>d#!BlPTJG;7Asg$F6Crq zo$VM^&my0})o8NOd!oYHg_~ZZlL))qCMXOZ$-S3_Hyqo@O6N*_PB;?rr%RS zO-ll-mH|q@aeFUH92Gn7a8fqPAAn4FPPiVcduc{uQ`{HYNz_INMNEDb>Yv2K_bG^6 zt4bjdMbqAJulf!T*i5Hcz*XM6$33D9N$(X)3nydN$AwyfnbDuotF>&>r5p5kG$XDm z?dH~EzZsr%qt|5PFaP9U)b?sy&HlyXAgs4%mHr5}axoib>P*5K)ta4StEl7GVcPTv zIh6bPEb+cFXHNTEG)_`B;P!eH#*EsW_C_{*ch|yoqbA)aBvndB9D<)4`3i?~pI$KBQF#-(qf86O>Qwo=@HWM)NP5r2=A zP=$>$dT!ke9xlJsUePYMCJ<&&H(g8|aBayv+|F6<-$nM)7nvC7$@^_Kj z5B_oWxc0z7x1{Q~%vZLrCr!JiRjUVY%C`b~h)&OCddSr2{l&J|^}#f)wUK24-OJ0w z?`I|3eXr9MD?PgQw}c4~SHI(${}rDpAO={tTL94*mYy ze>syJmUzsg#ij;nE1Wv;+)~1$#Ph0?9Ambq*w3x5(6(wII4eW~ukA-)T0;7!afsA8 zoTRUym-T>`gh$$p`RnJtU_N3)kc6MS+hv#EvNs_GOiYDh7Dgfg7+5cZ8I7s{gu)ud z{`3TksAb9Q=CRO6*JcV?87$A^K)lQ;RFMJg5LK#@u>uiZ4qM!pu!XU(h7k_}CanbI zxe^woP}&h9&aY5Cb0v0Pfa;jnftJdef~-bMgJFFrxM6c# z+u%Ym-wL%VbI!meo}6|2d_JYB*hgxX3Wyz2Dz0Safj*EB#GDv!(DV_w253~;VQ-=( zC`BILb%nS`GAv3k+}%5Ud`kMw@C_uxi>0*-BEfQVV8wt@1(wQ4SjAlC{&4-sXjH?u z#1>gkLqmOE2?;7nftAY4K(Q%6Rx7XFpi0BGTa< zrS4I#>AO@XHH?e38FyI<$28KBRSr{wP8(1{Q%T|3Y@+BLa{__M80-cfCPBm!QDN>6 zkei7vovajUg!1i_zclg)2CYCaiFTVVbBbv7B3Y3HHo3kX8a7sG@SX_@YBh(4+mb7ih# ze@VAfYw5C&0Ygt=#VXDPc2C`7`iwL6{Po<=gB6<5%(^OS}H%-JhuRp~a+eAlexe_VOx=vI@bPQQb6+*A(d+w>7BBuPXAs zW;~bb>~XEjk?5j+J3OBF^_5sd`jU~$F_ie<2fb9@*#*BDAQKc4#kXJTo9DgP9BaQq z4a_|=@eP`JLTYEysVK67rREFlAA8*Y>qN_xpE_y#;R;)nMfA;3@wOJLf|OFcdoI~Y z=U}ToHip>y_Oy+6h82$IMYz7ve z>UtiJhBVHy|C=uLf10L+5PpRH!OtLudhyfbx#%UTt(z5_(Dqea7=()-^qu*mx3RjV z_}|KpHY`8QU*8;q!WrDwj=|jTY*g~0Y(c3tIxUz?NpRR^c$^VG1CBJH_+L96_CU65 zGB~+FD?1Qgz2Q?o^CVKkU33%$W(o85njq@tEL3_VYbrSkuN?F$wQzCw>1EMtG4bWI z=K_u=_AsR^iX}n(dq>*M>U*vC#H1}U6h4$W_>^^g@Rf6szkc1{KKqXuIB@y(x#wIy z?c>s)Sp9y5t_N(#Z?-MzhK#YV!*41@bnsd&pbc{-yqG+V>71x>oRxH8o~}ETdLD1B z-keg29fpL*%s1Vh7E(Q}wDnkdzscOKjb~IDsGYOi`xiG4x2+;I4FlJOe}WcYPpeH@ zfj3*oOPM<#xve&tm2y$bPfgaQs^7B`8MCorKQSqMXSJv*6`yick{1Dc?J5w!pZBd?`3 zbSrw7^YT(I8edq0JFxJ!8nRq=_E@PCZX^Y7yEHFDauLt|Y57;*Lk5}P+vc4pO&|4q z1y=FLB?HL@F9M0oathzU@L9gqi!h|xIZFOi*#J-|PdIyE;v*CZwur>3hd%(_SejX- z-?)yKX30R>`Mk}3@B>8acEi261-~SohX?)7sG1|s1kh#2R}wTYeZtrVybK`!Z}*pyDH3o-;W>)Xtfq) z``DUXIJrrk>ZvS`mmtKwCjB<~Jega%`ca&?V$tHTeXV6<_0g`b>f*u|Oeco$1fp!E z`1|Rg=jlZM=$HK%V{=d-H{j_Kq2@R3;!(z-L0fP1)3ZXOUAF&@L~9GF19L%6KWN{B0W4B5QxDBqR;Fz z5q?%mC){H-{lKlt5VfN4F{%>d!_~!)i?Y@0f%aLX4WJq$9y1Rgy1%U&2$RX=e=&BJ zL2BvdolB2^kPe=XiS3oP`{Exk3lP7oPz8sb(`|bW<^N1fEl6@Mi5G){2;i9 zm*1&4heLr^kk0Y1xv5?R1UQoA$l4eacSH4Y<08RY)%qfuq^jsE85%qv3Oxtvy9^jo ze-M#53Qk$F5~B*v*iVq5HSOusE^bZ)H#&OS4XDRL>~& zGEbm1D4){CQ!lUJr5^eQDH0kwVMkS;G13%$F@AB$INkKwW+iDaYME9hbqKSIWkuY= z5z=ZI%D(cd@Gv{_tD3{->4i_zg7+%5GJ##qFpWF}#>*Orkg^>w7k7^O)zBU=!$b#5 z7z|-)ps|ObAstkb-J)FNpRwX8I)2a3QhKkNekk>B62^918BMIZ@DCK%BTUs#{(Id9 zCkYl;nJ|PQ)?sD3=*~@5X;z@_%5=jSikkcGQqjIwR0c0_197t> z-NTdEiKqNv6gEzTAF}X05zg~8sV`utnq?J~Hs_JW|8dwhltPRk!Shw^6F+D0t{L z|KGvpf188bOA+^EhOu>HehlkuS=qVIWk9&a9+Hexy?EW^blo7nUZJR3c!{E-1saAT zySuyFoHwmiBH&E)$J(x6_abY<@1r}09Tr;4dqK|ze7YWGxghXqSH>HEN+9!@3s$$UUP186DedKE(wO|M(>hzl&z*jn)^&@i~&SY}GeuZr78F;of_bvUv^tI{Da5 zbpF9H%&qs4b+w$#paan=<;?P6EPqzN_d+P zu&h%&emg$q#_{|tSG`~j?6brZ%^5Dt-rwW2dji209HU)$z&Bd@ov zDi$8tlTiiFyMm^#M8^a2D|EN_>eco09=b+ztylcZB^3Zh;x>HS;u}`yF}^bb-IF?-{Mdy*9-yw@(QUYC zd298b5d0;GG*gCOb7l@d8J2Vot;x!l2W^91^7wDdT#i-lMm~i<(H{dy|GeUO?(i*F zu-Bl*dF3JCg*D*!`KQ1@E=+RG%>1IRk(nE8mDox#%jVPgM>B+qI-Q#biW!Y4A`PYy zOv1^Piqbc+GzBeq396zE;D5E@2oOFs=O_C-7zRUFgIOlWeU4e9%!17-=>3n zbb^?@_Dqxab}D$eA$Agvi}GPeqm>v`VWFO!y$E61@W|Eus6{AJ#*gTkdn$qqvBiRn zu`P_D!^wC^gUWA7M`cN|r3H0k4`*B%{yPKeMt2rp*SrcZIF5AoV)3D$!FrFx_ zhQ2u}V|1qjN32;1P$T+%q(owa9c2V`j!iQs7{za81!|+-qcw3_ImmhJAhqQhbDX(8Il}ba@pS=>>^O+6y zyQ~m~#{oi_?34OM;b_7*?^yc-wgK@x^Z4D;=x_xlF@Dzh-yp%}yCb=D5my|NX@x8c z%_>T#tQ@V1WN<{PFnSe{8X9}BS1Uq*@4a=^UT{U#Q4?tAD!78a(WOYOu0wI>kF+4Z zPOY-8L_#&bP141J6%pFCz<=6IJ;Es4&%Kn{Y-^8j*<6Z+NF0~ASox2Cur)+rZ*(i4 zfo2t3Q)BrPjN%x)Q~&y-`6$6KqMPqCmld927ZIKtl{rNF@Uoto-|~SP7uyjgbWiC9 z;sVj_{|cki0EkXm_l|HWN1)e*^@X+mt2UcoB`n_&&*-}+g}v{HQS+8}I|%$+Rvl)0 zv_`pf^?y~O|M`mlg`)WXhGzQTfZ6dZS6CA`Z7~)Yt?YV^NQX?*eR*B%VdN|84&O8Vj5%>XGqTpPizeLIdBbVzqPT>f< zsds3U;LM}WSMDhrFkvH+!g}F_8Nr&xAhiwk3GZ+J7-nH@!`K;%uDAUctUis@GsfFo zmC7;cvrSq5PVIILlWM8pR$QprQQ`Agvz)dQN*U%OlfXZWBHNlMabI2*eJ^agUn*EF z;rGQv0@2IHF-W3do%kkrlW!P3du5-4)~S~1)+B+#IEcAEzO7`A@lm-lE^u>u+fN}N zjv|472RZzVd^)cN@jNF)o|N7`Z!G_h!RM&%I~kSnG+rT%>|ZDj!*^o*+J9X_U#GnG z$p%fn*4wTLr(&3pF(evB-_qmrS$R+wxLr_OX?v8pF^fglpQqvXOYGC&jh^PdC7zK! zYC&;LEyNy-Qm8|Lm_9y;(~K$ z`;^>QC53%`>i+cD7sxE>5zKai@F@$$hJr}P7@+*oeGTsdc``vg06%~|=czcL?RC6@ z=oasFrPNR@OE?bD$72o$}kAS`CL(TcfbengZTU<|@pr(XND3hG!`Q zt?jzSp20ouiGm%v^?hljs=~ZHVF~_}L5hvcUP1Yp72Z^A4*HXD8vE|o)q?MR-oZ_L zPh{*7D3zf+1a~Uv)Hsa`ILHHr_n?kRgZ!gCR!HQDdouxtLJsh6=XL;)Ua`z{kVL{ z_0pQ_p57gbaK(1Q3puh4dz-c1u|i8LaGUr27woKx0H-)!9AK|?xG?c|BQdSViJBX^ zsFT=7$aO2~F4l+$&KBG7`A1OOZw9aVtg|H@DigO;yHE@=roY*2s+*)n>5Y}<(I*-N zph5u&Q2c=HEP74+uY-auLXbChs(7@?N-W~uso3V4KHxqv6r#Z(zc=iD@_Ko5R3vWMG z7|7x7Yu0LJS@Uh3y6T5O=ceo2-Xs73^)`b#35B_EM5U5K{!yoCK=6lyu`?^B=GGs< z$p;}*BG!Hm6Bn5=H5-d zFj}+UlG>X#V=BaGQ<|uXvYG0ItHRR45Cu{8=?WW)7IF;)JBc%j#8VI|LQ7Qgvcb{F zsE(0QmC>kR<}dS@*jVEKiW0ipm!v^r)ySW_q_Im#snMn_x7zPNV6#;SPH`If=^28B z3s)h~8<#GraFY^Pn)gQ`D6a+}WP36WH&(JFtXJpHtDH~zjRcs~piS2)yL}LnDwpWo zlP+oi7rhSOT)>7Q%_xhJs-crieXCqos&+81?iAWa?JLcl2h!HA-Q7B{4Fz0qKEQf} z7CT7*#2hMH==+>EG9=KJvn7Q(FlK{}sWWmJWok+oRbC1Sh|?sd;yVa3IqK*!kVBN@ z=(Rj#!aXSsF+;v*q@a;DqYaK$2ty4!YnF)42wQ?2aGS=&jQYMkJI4-}^}(;k>!tpM z;FA07t3Y+5{t!RJg@XB`bWz$wlNr)f-@Jxkl(XIK;0E=sOOi&q9~YkD+bBs9SaI9u zzE1f-(2%g@F%S&eO*VbVu8BtV)}_I!OeJOW8yzSJ*T(%+7br|gh=a09D3Y;dV7J#L zCMi>ko6xrFi_*G6OK1SVcNMM(!1Vr7iyI(OLy02{I{$+2hxwuMvvIA# zjm%$|(rz>Fz@#3hbMJb(<^NR6W}@3CB{@wX;nozPAxobU-1>NEUQ6&ixn@d;WlM7{3tK%l_H?*b$$3e9M@v9EdyYR> z9t&98`yWSYki?!?7#3C20ywfbW>ejph-R?)1h58rBj0A26URRPdF-?sy;zZl8{nb- zMHmWK=UKRqwRwZ|8m7^mZuv>(mwL!13S+GSZ2A_8%3fD(%|7GQ>>Y}RB&hC)K7jKj zhNxK%g(6egbJubq!@HFiZe+k`o1+gMg$5&S>jt~U`kQyvFa1Z4L^lyx(h!RZYs|)U2Vx zQ6ewboco-Noj2kXMnPedsKxR(Nv;t2v?7{ymh398;_P3A={XS_}FF0(e z^;eN;XnT^V7*au5xmV#_2&1Lg0OfEgKeX2D!tv!%`miLDFh-r%s|#NLX4KQIO@5kq z|8~lkIl|Fh7y!HV)ADpetdwoAg?J$m*KNVs)%(-X1?S&Hj0fgfMYnnBxH^92tbQl5 zeZzku&AJ0SD&9q*H-gQIQTHbZ%#X z8VE3r+ab#9ri%1BM4{pik#Pm}4?alEU$x6Hl)zMN38X6lI-~Z9h^UlCccc z^H=a#$q4oE;h@kj)WEHedVzYMKbH=p#*8Op0wrVMp*~&m9*>hmugq(H`ZSTA!nWGD z>v|BEA;e~FdtZE}y+d4t10~ISn}gnIMz2SIwA(;+ZShArm9l3U)+BY}SvWQjaz+qU zcn*RTFiG>W&X-#j65h|oMD@I;-q@Z*K(#&x&8mQEw60BPOF16Ss{J-k;YX0=0F+1f z{cj)hr7f@K_XoST;HqMTkRG+dA5_HSE0J3fPAAeeAa-`LWhxUX%qci}V=JjPp4b#O zQyfO`iyx@t^3v1 zu0H2=C8u$Wrkky4G-g4)aT|-kU_%aP>af4=kzTX7hNP0tSU_AL-^u09j6R$8FNX$7A=F z9%UV!(+D#BI+m6u$HA=7+c<*jKo|&iHa`S|92bD-SOv99{MK)mFRdBWi_P`1KLVHtDaUYYLM=#f6~pZd01gw!q9YIZc=dG64Qr?Dq@l3^;PJ!E ziHc7Z0x2B;#iJ2ZKEp#L)Srw%%F^dN>JOz zp5{x!qvbM=5UseGij$sas?{=@!j5Ud8M^u->Cr@qLWh2( zFQS$W85o2SNJE+n7xkUjXkII{RFvE48$`JoMh!eUrByvFF#+aj)#~*vh+-v29Fn0- zOqTD|N749Kmtf=ujW|X@sI8DC1xxZr?5SU<8o8PV+z{(K><&gU7Cg-=S}ovrW09>I z6~db?QlSnhSo}ug$#|j7h#oqent=(K8-|dsHRXs*E?b~{2Ur?PxQZ~%euQ}9Z`)h% z1*k?fKkQP#w}QO}0kY)Lxd#->7_NP49U;K$QKVTR7 z?)-JDabnWZS|QH&-r3)l9oYe`N*^~z^bWg)&T}zEuqnRhG6OLC-bV{$2)rI%Ra<7BAjj2=a6CJ&!Dfq1Z^uF#Lo;-Q^Zkcmo*LBbEI{1a( zzz4MDj~goGeFfsR_`FqZ)r}FWa)(DF!3h4u+zAaOBsR8`40VJeM?;Il59$o1wK9Rw z9U}H)V&d`oe0Kr4=)6F9-0K|0bX__>e7=uQEw_7rK3<>;eExL_+_LP3q8Zm0cDnJ) z`LJ9A2>lV+FCmzX%eZc?tO;4C9&WPzPBZB++!n^rI3P^B)`CzmBfWp(GVEDb8H9b% zye#m%vDGM$CP!h|1%^8A^LazmOymRV#yBSa5m@&CzAsnk+os&;up+Q|3bxrS#a_}H z>L#64w}0aTzIGb4M6j}RaLP)z2^h13c0l@?HAb+RLMC-#asQ%xOoGIiv@Qo#|pCfPU)8t5=oSz=feF31FtlE>Gj z3m$AFN~cFzWHVo&FOS#jW}BM+`&mU>UIl0#z8gT)F!i?m<$=LKWNJr)sOUZUdS~8w zX@&O9GwK%lF25#Vt3U)yl*MwoCF^!MtI<~xLwwcxY3Nr|mDuC^@m~yn&nQpVN@5~P z`VvIXkKf)yAF!WVqUk;{?>>*UF)Px8e9k-lbTz-*J%wt@e`Om}a2&FOk)aso|1gc6 zc&S51&OM?r5X2gpqM2hAEb@-jYtEZHt|1H^1@3+U*&s=zdGA%(HHO@5#ehk+0ena7 z{<++=pxo7$>!Q#R=fDo^&7|STs!#gV1aBIMV${AMfC`8_DcmR>S`k|P6y|5-zYXp5 ziDbt@nkIVtJBG|_&>h)nZTY#?e}oLa?Z)TzO1qj~y9wti!QY{2+p#{0=u=LuNTqXv zH3e6Daegdxgdv!V-_@GZwYzkq0)8hB?N{})Wf$(1@$+MA4ePRVsR?|t&3lgWH3u}0 z;wg*4od4uL@g3Ci{7u&7D8=wVtMdFTsh`4Nx&_0YC&qE#9DL9V@~zT8pwLFp#k2g` z@a@wyO+rgR{$2kI%B4Qo6K}NsIhcEr*b?A=L6~P*mN4ay7uAV6y7&X?4rk+9iyb|c zQ()KLS>Y?({jzG-l~r4 z<7~Ge!|$dyey@o%v>Os7%kQo5ljhhXncH3|h5p&DP+oflx({01GK%i6S zo*Y71TS_k9{;^%G!J{>4A>Pg>4kSmvhC&MMj!95$c`)?nM_)i-|OiI8B5bsL-a0($i*;y!V z5!JLB)T8_k$b88QRivz~0-Gv5=$@nbM`cp$X}e8O5!ts^Ci)}%QD9Y&q(xx95;AL{ z9xK!)h2V~T)%MS*q}PHY%^MNG;M^BDKrm+kw<(b-_w9EsXc|A9u1;u>s47|0VVK#3 z5aSe156i@D!NlOl2eQ$^^o1Pj3vI)%c1m_w1~MQa3G!dnLoe*uPjjdL>MxH8jE);{ zBQ*I+;z{M?^t~0Cir0uDk*yGIRIW8X%`Dk15f9Frx^tUwAKmk3p%+Acx7g&J~jGpYklj+&l2h+q~N zrZBwz*bdL~$oQE@P6c&G-l0p#QPzR5{6c>6b8`uVe@8_tO^?Y^e^$jine zlw0%rKNc9qefgUIQquBm=AkYjd8r?|qY)p&@JXh_VVx|(;Vd3W(r9kl=7f?>x4DkjGxQZ3!19S^&%E#q3JV(%xevYsDba@ z1%I*C_|-P3Jnhb(7~k>4vO=NFY2hy*4UF~gQxMi7lr%l|hGN0D`dQbvin;h}!;~Gl zM`^CuIg{>K0c6{q$_Zmq*31Gkn%HX}x2J|7l-2-TC$mtArN%Hefp8H1I04+Tm8FiN7=rp!@)4 zJ9gHXC*Y;TkjFdhx%dLlAS(s|=&m|RQzQE4PG7=oFn=c;Mj0-^(@wSio7fq+=4}}0 zmtf3@OK1LI>7ef&0J{#;!|N*8mC-``v~BQA-iCBGAJ|`a^xuLeBwn}P7W5mFeBB1& z{k<#AKeK$% ztT&~Q$UDs9rsP23-mpD*ou_z@EY@xI;+RF|b~|<Sn>M7q8glQO@P5{a z^%%GL^}~?I4|b~;yq;S5X#huTZW$+zo&Nze_vgG7{`i>uy~_ALXcwqOwMVcbn`I+5 z^a$C!g50wI*lgE41(EVhvf8ZjZKAnM!lF<>N1lfZiuwS0b(QbVF=f*s<(;f?eXi9IHkE_G9z{A7O4~81j-o`41?km& zw=KePNV+8l0M7n-U(b zOE$q`JCLd2y}>80r(t7{=)6>CpZm5!#!b7~ZEJSdZWYmcX=6+Q&_*-T&L(eD!7}SZ zF1F4GJpKO1xt>@%{WOU0w&oO58h2%7X}Th;qXQObP1bdd^s;ln+)@q^2Xdi%FUhX6 z10&^)(jQ+rD}@_9Rnqly%o8kPotO%;%`O2w=9wvQ$D~rz0Ke#Tn~x6vdl%MMUfrlRB=G^l*KnS#OZrcIt$la!N9C#Z0g4GGp<%=2UEFP4f~v!z2q$_Q@5PoYM*V z>=7w7z-#{Mg<-V+Q@zr+yx=#nT}ZUks-WIB#<#ABfMm&Cvb<3?^t#zG4FW-3erdl+ zVic)amL8O32Ae}6xHYJv?Ll&+S~?8ybPPXr43AfaG|<7Wp6P0b-~OVIrbMpLYExDV zUPsd~CzwWj9~(rfnsaHxO{y+so7NZfNvi^}p%T^Ob11~F-kEP*iuE%WP#xR#g6A{1 z)mO~?L46;Kl|Q>4P%TD?kX*_!(^xQ&Xw;D@C3>&d1C%ZznT_4t87Rb8byaoPt7vtbyz6}Z$as}fJVGj|GD}uY7HwU5KSty6I>AOq`ZK% zWbrpc5}=3IdFUSQJVSeN4__ZXYaK$*c)6plG@H z?Fr_jLKo*n63R9_07agK1nGtS)}w=u7Xu!OXcKKE7lUc`X6Ff8=d8|?n)~UKY308}e)zQ( z`ewHuJo~lgnv2X~8wt*6N=0vCUDl31irsX%W}Kse?P1$#a*t*ta^u93x5O>x994-) zxZ-W)X4_^_YY)GDUYi%6 zL29ap`?HHBFlNt#G5w~_ab}iWtO;L4b;#gS^J%+45O_3Xhk_csi@ zK;etTdHxdZmA-||p%m>7{k~c5K#QBZ1x~*A3H=p{)cB3q7ut~Dy*ozix)Oc))$4rT zU@NNN5G8PU?n%P^1;W_u5e7!fKF3QyRilImS14=;e&x1QMJrUULE%tVe*|`@7O1ysh z_@+VCin0MEoSR;7(>+Ll#&%IZV1f)Tdy2z$d3r*X)8Mx6_{BKEyGYnWqu?T>wlT2! zkvaG*qDKSZrVTkzl%0o{J6rFY3)kbL4!Qq)Ur}9mL3Y?6pZNIaAS>i}3wiqR0kT^Q z%78YnNwXwYB1hgpS!B5#U*HYuCA3)%@PT7EMsUEsL{mE6=KO$ipzD_v7qT>B5Pz`` z6`(M8$i4?p1ZMO1tFLBK;DPB{`$-HkxGnm+EwlFmEfErW3awPp3#SK{#MJ?Qr$4WE zc!z*$9&)$dLwSzi5y>Dvzke3|h?3A{Zf>kPTa$K%2{aVHhvY1blw^;KMb?6n3OI04gT!S#x$L+h~=f_z?~i8MCsf?gCvWYAk@Vea*?a)Lpe6rzw&QPdbQ6VtAcNJ<%WnB*;ZnI9V zg!-T=tudp3Ta8%6kviM_Byu>_Z9mO$ZAX{`%5L({{j)!VY@*tN5)l33 zW|N!nqLIMDyFTSo?tVV}FNJ#rqIugM`OMZdgoOK$oaKTuD@aA9g71JF%IH-`%^bm# zW5X}`aaz#WlBl^7VeWJ{(=;nzwvADqWYM=wV+Bdx;Q7f6zPgd$l&E%L-O?f3KYwMX zJ;m_1q2A@7RT*YnKrkr`Dpcvc5{@aljT$G5H{DOxYW;QrzzuU!hMoVoL$!@qCDWf< zCs+BYZg1JcDCldzs?#D^+$)4-c>ULOwIX>}%%ngx>zfp%n`cRCVh(K# ziM5TSW&z<~(!PG6L8K>(Cmz4kA`lQ&qwMmfl^pGYCQ-u69%5Q)B)xu~;=bJbyX7pRO`A@y`ai%`pxfv79XWqpI_J-)_mA1nfSJYc=K|3;`tbG^fR2&cif?1C@OF z7eD+Y*X#N8Q4p)iGv7}LkJoYRj)F7~E8MA|9nM!|=+4CC53C6h^J=tbX{s3KUj^jC!ol1(eJc1fI zOGo9jq_%3n+{ZBju}aHME=Auc0=R63xW=w+H9|^vy=@L7V(O+18;(C{?j%*(usldv zRJCxsbc?&zNCFVsg}=$yJec^{fg2})V$(X~aU5E2(|%!A?hX*^_HqBOg@=JMl#@@B z&!@M?ZWxuUZ`KK1+ZVV;@3v3lnI0O3RsLT;d`S_t=hm9tah_Ovh-3JnF9&i~i^X2| z?sgmY8t&Y>02|#5CdBJ_ZaOK%M1=n;X;S5(Hs208*5IIJJD+wVlIOPfwZ6{hSjX=E z!<+`=X%n{-zW=9LprY23laZw~4SJdBTlycAL*jI~DfYatm8MS{U5M1ZJNIWe8GJ*B zT#?iXgPOch`1_MQR}EY5pq?LvOtL1V@suN2toQ34QS*JGfryUKcGV!Df5t2P>gYJtMNlx7vB(QhCfedu`Y{e zUn;}cK8~~#(26?<7>R*DYBz8i5jl!R^=yH!ChUa%UDSGI%^Whmsu29EIVs2`VayFA% z{9XxF-I(mSO!v5DYE${R8twcO*eYr=0gWe$2SP6Nwws26Ip7Rrv%sm6H!kglcx#^Na>?RGCR(TVmv ze)w@yE8aW*BCxq8{{gPC?XTjSkz~}niYF5*G54^Z?LC%~-kLT&;Ia*C814mywVW*)s6H^1LyJxS5=`YOjOPdaZwI?zB;d~REP|~E*4~FFaSBD^7Xj35B+Y|zI?r7d5 zKqvGR#Z{=3nb&u89K4-#5h}AhhI1NG)mRt#woHQ8Z?Y!^&eNoYT2^rOrbiMYw=l8Z zD!WN3m$vM9?0ZX$7P*CbtM zgY-|c#LX{UMI!jgU{r=;979U_LY^-q9Sq?Da$aC!N@i^ZjjAk&pTTVhe`R~HalTXa zTeOQ@`fI`Op?W1x%mblw9@}zDtW(q5CqlAtoli$<} zl%D&AxUBZXxM*J{Z6sfwAtC203%2Z^@4$uf-Ye=J@tW$Rd0GY%X#eqQq@veWTl!84 zx0R15gybU1yf7thZv3O30zCYCY)GyGx4Ktb12uRoymTy($v~{|1o~;QyJle)tEw^D z8rV>ja#3@aj+ty@U8k&G!=v@B2bIr-Yhv1RING2>eKOF%n(1=9iPicX=5;X2p0XU+ z3Q@1(*E}v?KbfXByVrh1|9ff~)S~$&3AK4w%&}tn_VhzelYIsG*3N^DOvnlwE}tll z5*8QE{)*gTaP7wolfSm@5}q+7?2F+&VY0S27_cggj_aMRBb$w zJ0)76JiZxH6P(T?x>2vi(sS))n>OMOxcrU5#`F#8rs-Hu@=;`+p;kY_CTwZ%YLyZt zzDpm*5c0zAY_ZDFH}6t~?_X&+Qx=>B)2vuW(0#Jb&sq?>g5wT2m-gXQSoF8=AKnE4 zf*xj~rCN|3TxN6!AEL%K??0z)XOq!;>x%XLwcUT4*SA2_LQL_QyDX@IbIy7|?U^GH zMN`%ey&f%_hdF$G{e9IG;&ziXNP>Wf$ZSV}X&|Bf*}3)F$t1rAlGZdfcfVgeoPdT# z{{T2NLwdwlpPn3acqcg-qYjpv?Q$$LV~C|20Z~!IEauWeXSfCWD$`Hs zgDK|%_C4QzH2)kYH@W)BHZ#_w_t>@+g;NqACD((r3(KJ*Bxmuq)>EvFpt8{o!)CZppFfN>*zH4|~`On@bi| zPu~cA;*n??YRY?+$Y`;isMm-7YS{Q3b+>beajw=rHpi~E1&v`^nd_kX4_(j9fXe@5 z9u43-nz*KGMf(u{4E8_>g)p>sAG|gonZb5gQBgq`i98pvWd%E{!5A@D(vfE-i8_RA zG<8!TQC0Jk!0~yKkcx^Zx$AVPdYdF|5I6|#A8CLM8ylw~A$(Cf5b%44P<(;QHAfa=$y>pjIu$7 z@Thx)$isStSCi!ggigJ0gg~(Z#dkdY6kphlMfucG&al_RRm^GA<{lX8DOwmnmxOa} z#CmUUJ^}Bld6rjhEK6P!7@I}+&)vy<07iBj=LaU%;h=^tibZRW0;XW)HuYNMb3% zUI*3s+eA>3gIh|S1y>HjU!jJDC@X)R5s-N@fL>N8kCQ;~qzZ5#ij9;sngj;p1i6+E6t*lfWoXUZ3) zDf~XjuYoY&Xps?h<;)?i_Nk+Ie$mG|A_8<3#$J|Z+EwhO?-dh?F)9QSTjEsW2rnpV zZJsi0KmSzGOflO;78A!4eyTj#K?}%3m~-ii6n^u02G*I?Ki#omaf}*Y(xpgfwJbAxBUA8cpKHq{=yEUp=CBAye*D1N|l%pJ?-F+e^VA5{7y2wRa^z86#ub=nMwv1`S?1A z&+M~0;lx+`Ls?-ObX-!Z2nMJX6Uf%*lNL^!6i2n{6C5xYU#1mDIXC=JF!`BI$vPxk z9MCJRT})$hWGhW*)(qi}luOjy=*rm)cTDJff4WfYhu?^l&D~6Ky$(th44UY2yTl-Y zAlr?v2Eu#@zUfiKttto*tKB|6*e2(>1uK_oKezA|dvee_o8on2mQHuJ{s)Pq5mdI% zW@M2NSX`0J1+icz7ZElG<8d!&g`1*%Cm65qsaoNq`P1w-NKI7qd{NWb_#Mm%;N}Lh zkTTbQ+r_da>YfuCGg$W;sk5kcn#p%Coz|u5>@X>3Tns;K2g?8p{e_@7sVt;Yj^Lk6 zuBBeB%XJx7r(w)e{DNnh>KMQ;(lKyFte8mAVPCvTJi&%!<7rKnI~GqNW7F#owLmFg z_V&>$SouJJYn|1P=F+^eGyQSq09bVg(g)+|lEB0JgoV8Dv+h zT`sTu^35=eN!yrcb65t`6xhS20(%>VKQ_0q;gZO#DPsj5nVYj(v^wu9RFf#yFv5gv z)**>$lhO$}-~na(2;rcmQV{dq=nCy+%tCK<1!rvP0DaC7s7#bQ0sA3l?&4yGZlmDx$$4k z7+i@wV%;O)_|@K^ly#`7m+Rx2WNOPWO@3M$_4k4ICFSN+!ew-mrn$9lV)n>C1V0ZP z5rJg~{0Rv$dB20L)LZf|NrlCd^k4uT69F9Ou?4s49UJK8$c2U?=3r^{qM6QfrmJ_k z6Wa!ZI`%2c11q71v0}cgGCEkHfGRf3e}$Dixf;aPg4aZ zFkwj$no0VhV)5mb`%M7qzPEnyi-}#; zjiuJ7trRLXMer(%@oL;mQIMtk=WI|0FvvC#yuw{WZvCAVb8gGFHOh4sLqv4T z|F$-%i3?SVC#%`UHnHp4Ttqw~N3cGJBf&azWGX(nyGYOKBSTINWbodM7%4WB)49gS z%aNB^8b~x^7}sT*?R}U~1K-@Zzh^~JR816b+d}nN-oT#OlvMH?&PvAVnc4S9EAX3V zOIg z!!-B3+Z*zcX148g>*L&Cq{i=>E_=|{ot`0$dbRzy9Kh!JHy1Doe}r|byq3Ry{7A@Y3g zS^aOFW!=|YX~Clfi=c5~@SUoCC=n?0&D zO8V2tq@iBWe93P9H0~471>W78yP9T(8WZqNHi=#W&-i)kPjkoNeV~EwF1^W^XIhc&yLTZ3g9oV_pY5Jz#Kp~yLJxh!KiDCzzG4nqFxhl*hkktswbEFU@V zD>*?FW2u2#PsbAf5U`pIdLhotJNmrZT~@9>XNXo5I-e)lbHiQ_6vvOMQc@Deb0AtM zAx};{dpJuk} z>3V~(0Bg-Y-KN98*ZyFAIaXp=v2sB_UF0yZBXVwm2h;ev)d}O1ilFyBTL`ylb*PW- zm-xZ8B@x%bR_ zzBM!7Pu4^C>OarkwQE<^W@YByF5+p<;%RPBMPfCaRv5JlyZ_1*)G-fFl-L1(Xbn<4 zJn0o~(Nanf`@k*_l9L7@&Xq5Q$@|h)xSqwoUHkC4 zTN{ztP{g>UX!h{G2?uRjjOQ!~n~p3KRpEgXX^!j?J0l3R#qcF(8>&SqA>xgRu%Jod z_~tZ>8@*f8dHHlM5IP$sfaD_*kntUnnTvZbo0{rqHy3(3?m446WtHcjxHM*K6cL)B zsW5+BUSic3%FH{=Zt>1{ru2&e+J<=f!&v@}hIephh2)4fbks#b>k(keCPXaCzR!gE zPw64K)Mr0!sixQ|G9vt`BJt@?aU%{3eUJQ2MtN%*gL_mGTTr&A-(w(>xJfv|45D|cIFt0Kyh5c0%Rk|4)72n?x6KJU+CaSe zfU;4vskemn+KaWb8P#i!4hx26N}0U+t>&aP7TtH`DD-fd!^@^_XN*I*sqq9WixU_Q z(a+TqZo>akp#5$1oGANg49^d}r`4pza>2SYHuB?1F8{&@e77jpSjsXo5gq9;pTFR< zhC7^kdGB>3HNMd&OV6 zmQwmNWCZDWFyN73HCx$G2C&|d14z2NnF8E^gHzz@7&yVhKb@OJE-+Tc!3)N96aFtb z1%IiCNR*$KgaFJU01>kz=SppP&kgBOoqw4yAj-W%P}nOUm|3#G#Fy| zeuA#(V+lHf;xnc*u40rr>)B>BQO5iPy*%6wsqFljv$JBm%0fGqT++h8PNkCg#eH^l;h&`2MR;YA^DAE zK-%8GL#FcsWeby$Kas;2vktHi?Uw~I)vK$q&I ziJ4a_$rJR4Be)^_Pih)!0b#q?JkpP}PlEXp@Q~;SOPJwB3RgqfB;3oz{)fpBPrGHv z(sIq38M=;r({}4lDhR_wUYx1B+B8ojis&|+Lu#@Iz)>hDTdUzz8UO1;16;|6x&(e`1Vk^Dz_0AMtpYqwx(Eh_g2CDj-VVx-W2ZaEh(4F|Ay$}bd!Uo8QgaB zaFH^QeqP0Fxv_t(mP!?awGnO|mmBHZjm}eajO&1~Sf32yl@KwAYdidI^*JXdQ(24z zRutX+{*ys~&UvX2X#=lw*CW$OLk+vn+|4|xqCSr<3X<=V*cNje@`AI_>(Q>zm(L}$ zJ&(KT1${RgJ+j>iU(vKuK5hNqz=E3?OfYsViJ+BN;9YO3`E#^_@uv-+eesn6s+WzY zxYw!9^Io#>^TQa$eG`oMPb_dSWN=q{29!Tb4mlD{QqM^lz4Nr7FVA6iM1>vy_hEB5 zzTxwgicRtg+esM>Ty^V;Utf-N4}~qo-Bw-23X@Hg9>5N@>04k(SRD!lWGuf+bXVfQEI zE35%cfUWmIHZEQ}VyNa?0H34Vb-aOS`eJoi5*FZO_VV8&bxecZ!zHC)(}^HLeFK=YQT6;j-0| z!o>dYKfbIkGzRm7#l{v0+`#sZ`Ow#V6uPuj!%_-Rfmc=1ko+-UW7|03nQaAdO&|gz zkn;k&6q)JBtX?CcuH|%_fN@j`HiE9hgB260Ot!UBdN&_%zdmfFD_8ODO-;2_;{kLlGp(xIapW4!&OBspR|rjd?(`n-bLaqaGc7uFr|)3HOvw< zv$8CKC_vm(eJd9wC6g3w$nQN-@fRPo2XRZlvFba*#^0M*K6Jb(y#84WL2$rf^x&Lf z{P!euZY}bXc!)N(+Mu7M#kkiQ0631UKi&t_!+^N+8=WSj6vRgQJGjSIXp1HWH5Ip!^yoPdJx4oH0@%vL(ag)@nWD*iMQ~GehvCyceb0vfMDm zpPwLg27#eUdu7mSF$iYme|ybC|AHYIEWM{_NTOpW3!qj&^8AUNIEBnjd#Ap9!HBPa zbGV@QsHCHNdBmgt(JUgx+d2xR^$PgZ-Fv6`Bb+W0cPj3!O{@;VreXNHxNu|V(Fd@K z&AV0=OP=~8RpNi)a42N%wpRl`m)u)gA<|lkTrZ<#HweuZgU0WHSgd#Of$41(5U!`c zqaAc@9jsRZT4!kr5w|$?U1_dNf z6}!h^c^f{*tRjAAk7A-6=HX-h~HJp7wd#eIpQ>Nj@&} zzo-cWlS$`tWJ;Q-#GR})v);V|0z%#2+E=cNKfL9J`93@uQS3{Ryj=05L$A1iwpORe zuar6SJ%Q%IS3Is9owlv@csmMbeu96CuhsVZ_i(`l#$)KNU_~-lQ({HmUpFulu~@qs zGuCWdE_LUc!}F`VrJK@v1SF&z-NhIqY3J~`w_eSeX3XhQRh!(AGHYPVj(VXV@0$&L ze~I8|BXv&h-_Fj4vj4m2XWH?5DNbzG}O5^$F$2toUUDKr) zjY7v86<%D5PB6wS#d*u~$En~X6C{~Pzq?=u65cn3mW``H`o4FeEz&4+UQ=(h2tRp89KTYzZb}3p_M3$+o34 zG85o7Q4ffLJ28hk0dReB<=Zwv<9_GGyv}{QPe;(y9F|&=zr3>OdyDTqDwc5knK|*AWD>Sg8R%)O z-GpVRKk>I^YYWa)vZ-DA$J|y)5@K9PavfY|Sr5;#fB!ACEHjhmkXLX2Kgw`e~7%46NeBZ=i}NBAf+&pvqVW(%;jRmA^l5I z^7rLmDiX6L?b0^t<#(BYBJ`^N2K3JGR#8AAUdKi#IW}9}_41(iF(LD>-Vr|$SXEU8 zG3!O}yKUQW2)gwO!Z(#@sCyz*EfJsho%t0@0@D1~F7@97JybA!hErGL4P5omSIBhXvqWG#Y&3bo&=y z^UqvC9~y)O^se-Bt_Soz^19o53I@b#D)qJ2g0+5XKO-YhziI?gUi_JAs&wBlsFMQvuv7{O%s<4vI<_~RCt8rs|NWZbK z&StwB*mi%Ak6H!ASdxy0n>`0Fl9j}8%-&?hy6uLznUX)UwG54yAWW=6$xTKRsHy=c zj}4*{V}$FBI-XMMz2n8m@XTdNczeGMSkV>eOHKB;O+G&Vq_Q-8Q|X|)YE6)cs|q+q zbNkE2+kde(YxLZaIJB1-8 zdYb}C7DSv72y*1Is*KlK>GP9qgVU2lCBbB$P1_f=Sl<@9awJzd^h`eaB(G+?g<#83 zq50{8s*lOp?ihok)3gxq|`kO&od6}bV!3E$oRlyX8c)C0=f%=M0)-;(bz92Bw z_z))^FW?hlz$HD%cnIbS9EX0w(ppB+wLJ`=PT~hyyuX}A1g9)3My+h9*T?w7Cnqo; zYq+NtKG9Oi2TWJ@(Tz;MgugEv@x%QrFv&g#H?5pDVgMe6Ck;SHv+|Bql+epg)7%sA z`gv`j^t*w|(Yj`_20|{HGNJJap6k!VCE%m12UE;Mvf7%#WIdtq$nP}K{yC=E9lnEb zbB~PFvU=H@-yFUGHHFAa^`IgyNv|TsVd?Nd#TA?0R%27{yNp7H#1hg{s*Gvv;Zh@K zWitag1p0i5C;Etp8FWG)cL&ihtzApHgNlO={By- zKrs1G38(*E&>rmZ`-mvXD#!#Z#?6#T2HOeC&9G;HHqlE0Y<1=_7?G6gu}3ngPr&b$ z53&JWxR`-QmJk)&E!AJY-8pX@p^PHK3%uLDT)*vHfKn?ww8tKl&`E9cNmDFfiU=C5 z>9-k-cnpmwMTKp#GM9rFoZeijGHBNKeA~tD$z!|6)ABFJ*1t3_D|oVJeh19mF^+z> zco1hjzqPTs@0pBFYuKrKfsF$quNz%HgKj}B7CK~u>@?uS&CJ=#kTMxch!sG7hzLLZmm z;q(w<_I?pex&ksHgNi$0RrAZV^XcR{5UaB2Q*BkQ_@Ej907Du4R?9_rX#H=>KbrTx zWo-HFJCB``4IQml;ZeEc9bO$f$Ld96DSK-hWUOQ-SoW!zw$^2+ch=ii< zAp3~};&`&m##xZ^Ih{spA)bi1@$alEdMWjik_D$!wn{1et+-x8=jafLU)>QFq>e$% zXPSM59(VrCH{yCyO2PH(kx{4mC;j0eUT-Qq0P9BQsMprbfTeXXr@J|o*~D>(0NQq+ zC`)5uu*;v zojDOZ^%ajzwo`Gc$>s}ObcI?ON zdssmfL&^|%wnYHM(Iv^KQNWJYS$ankob3ciZ|{{Mxm*hjn4zVC+Ru@RW*~?-)Is|xZjG$=5sUTwKE@oyNZj2 z3e$x>WL3My(5VeNs4N}E3@>2w<8OzG-XDJ!Nhy1enk!+-7SHW0I33?4bYOu;Imz1C z&<|1zZtnf{4bChxvsmNI+NW24Fzy+d6d`naps$*}fvSNz~^;{CQR*RSp88Y zEu~dipJQT-ITKw{b-<4hk7e{ z5)Z_JaIqtGuw_|55Q zP-Sr=?)aJn;dg2T)K?f@Kf&^ZuRZ+=a_0*iY6ZyIENdq6ya^7Q6`|ZW)ppQ=a}tTj zFktF1%O30cqi)w~)y8daJkUF+{V>NFx1a3s9py_s@_qP4-P>DCbNpmjiOAuSxzZD9 zgXfxmE`=JzgL8671zopgwTiDU%ojt0xs+~S=fW`padW7g(=2P0u|Ku133yJcR-7c! z5E~JlQs=C{XgW+{#wH=4ca}-rx?s<*)X`KOvBy^Jd}B{MSE}x=)DpYxTj1n#etx)a zpB>%s~k6QJA?O!KXd}%(gaV}kFsA%>oKD@GO z^-b-W@%)b^IiCSca7^IK?fOR|7Bh}fex$!s@XLhCb9=yj&1n;2=lLvuZFj?eZq}ht z{NKB9uri7@NXUFs?eE^K86Nd*=*B9X;Qb>s6wz-cbKOG6*vFEM z3K4phmIA(G)BEQnv{D)eaeWNLBA3M^&#@JgsS^f*=`^_@j3U<2xjtaU?59{g^nJQ< zjtL>Su?IbTr_u%5Esg0XNQR}cWU!D*wtyBlm2?-`i1FChNmL+rMP810ml^Lq{H%p* zed^a*9T36Tnr^?kQ=}Y%0rv~7LQYyj?x6=m-nz&t+`cWhSgn=6IcNBVZGXn+WfPQ@3|t((M8wO#}{r9+Z<2utY$x!Y~+o*g{S+F?HQ`m4JLAkS;| z>gEsYQ4IYSrB%bI_51ChiMOe~2*K$bS2l#0jPEk6tZgyeio^pl{3R|&xt6^d9KeY} zf^f9I+gC!yDuy&X^zGu;%5$L~fxLy~9|aB`(TZAe{+F>{udrJaDg{(iTgCmm*d~HH z8F@m?_iY8lWES&L%YCYBR_Z%@a|FGAxaS$uaffGq2Z8}cHOX)WlZxI(YvEjt97|Fz zk%~-4wJuS}gGh?>yx#OgoBdmT!W|G-m#(pm{?I^nwnb7i@9*CkKYogep)g^=OTiPv z#njLc)B1+2pI_6d%4-yW?6=z|BIpaelh9v*&q~bQpEfkB_l^A+^HNa|z0D52@GaHh z)wttuGR?#*O)nJL4sVFu{4kuP|aK+3ED+ma4n;P*hEKdS=o3jEhE50hZ8 z(ogOfK=cyzp6K=usKHm*2Ue!qAJG(s-q<3nSyEk(%cLrIw9xm$Dn6W2WQ$s$wv}MP z*{j!3Yz#@B9-d4XypqRZQo+BfAG2y1b<)4%GKv_sdfqc6wxBYyDFp}Ch{66jWd#VR zAC%BR(dffV@>o_U9HXpFA#h4SBtqGS)R&6S1os-CxIjEDj}XgeI=g`4n#mWPs9n`3 z@Zmsav&y1$0*S47VEHhp;agD-yU^h82l)kUDVF-5XGC%no0+;E3?i&+vQW|C6327*!eu9V2}J5dPQ14rRj$*D*YLaMw`}q4RWu zIt)5sW^>mm;K+byu$#Lh&j|v*zu0~B?=mi5TU!$@*qK=c zj*VG6I5ksW(gqE!eI?{IwpwID`YCUUrGZ?q=cq(oRTqo5x`SuzeR+qYvdFQCSD`bH zK^(Vd`ZZ<3-2tb2i>lM-HQ*NBbTWgUMhJ&zfX22u+G;BH8wSp4hEZ-KH+*qB9N$-w zJ$Y5KCja}3mXFokmJJa9zG&?1~RZGuzq zZloiDJ3D7P0B*1_5#nf5VALpNUgC8v(K`hT4`UYjj%Eugqd7&4giE@@k&BIEjcGhR z21~-{A`P5N;XI-$9^$W3nOHac32uDezo#%*&8hpM1KZfcMJ^Q^*;pgZzg+l)=ue=c$$D=vXv>^k>sdYJAfFx8F+-g#XwS4h| z$;0qRQKJqy$|jSgiuyByUl`H_%=i4fDGrhop3pA%5WB{<-7dB2ZEOzU*XaePGT4DC zxH3V^>vuW>6L5KxTiJ^l84a0BuI8C}OiPQ7gzavhE6HaZoRA8ir zD|QA_%ZJZIkiz5Z@w49440> z7l|I8{6m}x`KfREggEo@(+G!xb(jw*`T7FWcv^L5zcZOaf2M~yX zai3M#lMrsGa~WmSk&m`BOVPFZ;6qi@na-bQ`b%T11GAdx?lP?)rI`doe}r1qrZth$P9J zoSq*Rx*WY$T_UQC+UCVw8tM{PY5rM=7&JFag06YmcCyoS-uYSOcWmK1*5hs!b>62( zSkXvM^!?8=@SiB;?~k!60k(rE*-=f<)T?wK(4EhJ_j%65@GeuYK;XTnpqU*GpcdU% zjv?20M?(XrMZ@LNr{0ojBn{K@vG(XYcriR6`$5c~dU5lolEgjS zk~u9$A0K0o)zTc{56#c|nAK-|b7n-WTl$Uh$RQ=lTHdpZQ&vBW$LMX~tQzc>I0S_t z1X>Q+(X3h-YOx~bw|~|~>y(ylF*3?Am9OuHj{lTkF5Vtin5~zx87U=^u=Tub;%I<= zE5=`)RR;&d2zqaV@Z9(rr%Vp|b`Du>kvYvyW!t#?N@dA-Q&bJ)Dn{z+>evB=%EbKG z2L@}uYND89nr1mi5hE9-rp!tXSc?g*eyqyN-MQ^^ULI-G(22a=~Z@NSOW zLFG&`7hXrDN!URL>X0;DB#% zqx?0_iju1AGf+-%n!C;C>-|aZo?faRcVRM1Rf)=4UcQxrP(T zqcBHmfcwC5KyE~sSvhC`b3yOy z`>T~Y(WOz*d+Mq+YME-clt^>=BloVgwWPo8&bLzBv6qaxeJhf0=qT zP;4_aY!rjPRW-YNB~2d{Nue3 zzBCB-TJyN9{7l>z{komKuoAA|-3vkdXC3+9BT6^k_cPp0ODWFVIUbHDR6V4^NQRs>}I#0|b?)-5i(wE-jO(!oyDbVchZl zd8aIs%?xGQ3;jB9h&oL-$9Dsht#}!n&M7yY&{0$Sfm5a>;=W zi7P4wz3%a=7LkXJ}|RAT@<_1b|d;PS%L*Yj|Shw-AvgqVZA-Mdz7FV2aAo<%TnM?*gxczXx^U zU0lRIM8vZO*ffbly+QA`H7F?`DwM#(cc|8G3x;k=lRAGN$yg_-u*1&#mj8W{IbYKZ z6=NA-KC9yoNH?f3s!-jSTwBuWDeDAUE3xmvW+wIf_@8k-+?aW3!5Gb{Q1Sh_I+*eN zeRoa|+ekCqRaG_i7AS8I0Hvs}l=ac_NxuZG!>7pkX2n?wo-!OgF{@sGO1acQWljGJ zcnX0#m%jdGy4XKMg3v)QJSvKiGA!2(tnBd|T} z-*u-`2ovDju!aZKTeo4kd#eKn0c{v*mFMRgo&(n;kai`Uhc6Ue&WRZJfCVJ4>g)D^ z>>-qIzuL!J7h!xQ1G0`8m*b2N8`q#JY66f11t|#06wR>eqeTjSt2u53oFPrp=t})P zIwVl9!4j|vcc-;f92rlNMLFwotZ^|2Ov$kx)ptDyj$EeiowRyOxU-WGGsFr@_is7; zjt4lw5L3LW>_$|&UxlKR@YyO6E$FGmhC3v5#iR||ug5Y_^#Oz;6PjVV(8)Y71<^9E!Q;)^r?P$Ynd+I)+0dj0L z4ao*+V-X^X4r{uZ``4&n5NLl}V z%U9v_!3p4rjLV*GB)wD~HCPK!su~<3KppPQ=Nck--+Q&(AztyGuwp|A?3`GCiG-kb z1)x5hi%<{^kDb;UKn53*7onChVVdtw3D;5;TDrRt*@`2-w;Ilc|uf z9bOe9r!_IO;IXxG--uaM-ogL`mc}Geb0Azrb#F=Ddz+*jXj^_Dc|Wqc*=|NXELL&X zZd+XuG^p%>?@%iHhyqtp>bYoSASOANAcCtIRI2ab@B#5sM<%s2ZZn*tJnN5hsEt1I z;Td#FqQkk@g!`SS9hLf)5z?fe(EJg_9oO`e%X$yZ%l>4B0wJyEu3Mxle(75n^0{iw zI5~Uu*Cesc_eWC8S-vakFx>_jJdIXGMXYTm>H*QIZ1Fr*%9 zx%!v0PK-Ea_(r1#yY%b)Th{P5W$fRaGd=`(v{2K`SkumdhGygF*jd~67brnV9ZhgY z#~KgkyWT*9Lx=L>ZQT3lD%=Q4Z|}ODRvm*bPDOh^z&v9e_xz)d z{wJ7w2hZcc;df`o_Eb(H>fHzxb=w0T103{)g7 zE_;=1h1ACNA!sL&deke^NhLXm)v(!}o>fG7xo%up;o~I(h>jEQVd{wNJmr2gn~20U z*$k<4_&or>#=Lz{azfO}K)b4*#-8}cx};bk7p(K#KJ3wzuz1e!?Eom&_pZakolZ41 zxJTU1TxdiK-^c|zIXoF~TD0>)APg;QUZTIvdN=W4C{r$@p^tPAM z?7M`BC%?$FZ3~zn`wuz+q9_0h#K}qxK(_jwWAsK6{v~mp*-w{i{gjT2na|tLahM{J zy&OKaA0{tH#joZXlel>7^g2z0nGg4CX-xu`i~*e*K!(KrUA&RBIKFz3injE&i;A%g~=Sl z8i!WT8`p2^N5uE((^+uGPdp1pk_<8!vBixj){v1oPXc?HOmp4txk7I^x@}O6{3-};~Md|~epLh;14A1FwL+dd8Ma^Egjr8O^wqyiz^!MO1?cS9Dm)}RPNyv-l? ziknvW?0ztt$51Ifsb3ut)v&*osQ#sl8jMod#M!s4(S)W->flT+T15M``ef#G)=1cE zGIIIW+F4WbU)&OSn6zY_N0{r0a9K%4t3BvE_ztREA5PFbZJUStqLlJ9In|Kr@3Da7+Q~Z1qhaV=fo2CIPrnQQeE+Q<(!iK61FJ?Rzs4o>MSMzAYglNWp%N6f=CaDHw-8%tG!lR)mwy~~0B*c$vxQcP(_<0Z}rDld=zi5c|?>vR~=@6kkA&=%3h?Rnq zvBQ|oY3;lnOT%&Tb?Uc)7TzVSLp|q${jajZ6-(1*6?>jT+ zkMM5Qdn?BCdQK;zdE00)+WX+YoUIJ;R%~fvGK75Bi{^29n6O2SA}c@gBqNSx(2Qrv zYpBsADtBT+8mbf>dfbV{=5zwh+CNwkc2yA`4+gh(y=1%6i|^3w%-u$QD}vsr}Mvbda?Q{_x>2^GU^=w z)1DG$mI`L}gK1$p5_P}!@ylKiB-ig|X;4|5akxv%3Z&fex)(UE50lz>X7FnzIK=NghHR?MkS!oD2uxt~hos ziQIMGF2z9u6yB;sx`3qh`%^Lwlz=ZyPyH>If7*Jpa+VX;Qt;HfZb^ZBd1*uL^-n#y zuRazf{^HQ!c~t7st&}vwk6lk+x~wONg{-Tdl%Fg&DZGMqIUxY0pi@e+Iu3 zr6Ypc5~AAvBo&b%)Oo}c*4JNT$E?A}a2qL|8LOe4%=>q-%^hP1!4+H@)n0(p2Uf9; zz*ral2&gn}_Za+_P6JG~uuC&FTde_)ESp^1)$e<)M)PgMf;C1G5z zu%CZ(gF^n8zly#dbuFtHL18=B`C)}SK~(wy<+hjg1B37LOVG>2r{k3I(ECNNF_ouK zW*DS~oYR22?!Dl=HA%s??cZNcJ~_4yb)GLxEZYv3xV&i^b3oVAdWjGa`Rep?AM{+4 zupz(ly{0>2!C}RU?BPDQ`T5Qne-a!~`uf=QWcg_RAaLKEbi3h%Je-jK`YvZf&*zU; zpODhJis9$A;mC7`iw~=6uWryr-r^eZwX#GfS#@9m2_!nO0Y2XHX@Mfm3eCpP+K5 z&>1}Ix(kt95&sZ+G(`oDEG|N2f^W~SJ+=OB6XOKfsgW;Bji*Wyi|mU-T{XouUbHKk zSxePz#qyK&LU3fTt@Eol4~Z7ziEboJuqcY#WF=s^P-vkbT5VXc-=G-To{NQvbpdq~ z2q;To99dHaz@2?#f)hm^$fFd|v>nv7of1-LQwEr?84%g;>L<4YCay0&^^3_nJbHl)=3-X5~IkS@BtAq zz)O93IV!Hho?aA)W&)bPC88Wr;`choT;l$ zBspMM9F_uDNpvvo@Wr8EXEUpX5I=mLw`~KpYAV3;Cu}~RXp%MBiW#YmX;CcO({D5` zy_u_WM@kHHLn$xYKxj-gLb68RRI783CSD5HoJx`54_p**=m%(Sr6aRZ_QU|O(IUYQ zQ!wpyh`B0ESxycs&5KW&tj*yH&APTb?-_ZxfqcJv>Xz}>)b?*{O&IeO4d2@sB*gN` zw9P=0hx2R~)E%v6bWr}s2Kk?2Wz%Xp^1E<^<+Y!n^xO75VV*c~od1sQ8bd)ME^K~h z?9zvKBf0*bm+g?*wW06kkzmpzQQQ?cSmu;n(e-BRt?(MgKlzr!DzWgi;^$+hb+v1c zOn}VB^K^md#zM|Je0#3tn?ExFH^&8jKQ4Au0ye7KEx$a^cD02Kv7~gR-J`_1Oio!_ zKDYg|#r<#c$T^1*jQqePDdygK^Ct#{2qAW2%C$mB%ovV9RwLG6{n>G)(S=guO+kxU z#s(gugT~~$pbq=(M@$iGR#?AjHg97i5l2-*L>Pif!v?EWzLeuZl#6`O4Kg|KOK|Gy zLpZN4qVu~j9x*4_ALfWQ7-)!C6)tb3)0mx}EvGMMEdfF0Gj zIF-DJ(4yvQr&$ZT;r^+!l@Q(W`>*hL3v43@(Dx4SH~f6l;BQg2TFV!oP4{0K2FoGDMkGIezmkz*;V29LX zEu)g?lKfda8_)EMiewj+NIPzalSSpE#G#VNOmLh(TtMdJ*;JK*L%hJZh+R>*EEmMb zQ+PhE4}{2I-kl{A^Id8azA<*@egZHdwF zanTDQPZ9JprOg7gYaxQrPau9s34vf88lP5GUb?^bk$;|mM3>doYILqK8kPLkI&NUd z)rLGlPSJSV)Rpq@DjH?p&i07TI~R9_X%X7YEk*;p-G#-HgGH(Bj>yYUuz!2NWPM>1 z=_AC%*T&i{+KvCwsSpFR;Q7s=Ie~+-@XI6DS*afkx-hW4B#x)>oIUB<+URVc`+{Yw;*st9e>FNV9J$0~ zzV$;pm@Wk7EE|U^i_%omW(AVBmLt08)TWG9myXI!b3*%Vv!W8k z7bPA+&jZQBxc-dbm~P?i>BHi@!#lx+%aO_b)4-%w(^A;CO!$Efp!^YdUh9&09Jy~s z438~VOm%0PXI(?Q-{?msXo;xYXu!VWc>hrZR4Fe;0EbB*Z5^`sy>}MaIo&-r*q;&u zv2`J2#d4-@z0(>yTxN`l3mwq!AuBkBbD0VZ`;ho$>4wM7q-E80;t#UlZ$#533@#NE zmIMh*u%OhYLYU!tbQ|X4X3ppN@7`v~b=w(s6!UD2meCQ7DLs#hC+oFnVSz zSH2%;hy-M5l)1su((Q?l0KMcXEOTBUaD~cr{BsE}*=1pzgfS+Oe6g|S6sHy$M2l#9 zu-7Z)AFj{MocJB@{o1R7$Ni1%U~k9Zj}H5FJs5tf>ufpYn4;%B;+-A(38;Ug99@jsSYePki3L3wP*eq)nvsu=8?$kQ*(h-P0>GqDT=&I!n5@5;63CBkye zS$H=ln<+OMakhhWtMLDBH-A6ci_(5Axv-L$lA>a90EPZe0e^m#17v#BV|3}yf8-Cm zocOHVPOCjG(ylu>Try@pHQZ0nDVEwcb~--i|34TuBzS=7qThxcJk1^Ey1yG&@U!4X z`ic}HOXACK{F4}fL+9DJm%gAg{Fh)@N>ef^Fg%JJ0EIu0=m{<9Hs~A*XaDkFqFxii z^Ml{-0NRtQSiyv{IttJXw3>^|HFXeOh?L@6xH&l_?T~({O&lO2^6JHEjS7QJSTF-nXkf)GYTbxH5qn;LER2!dPzD=RA-5oM3^7@*l|R>uuLp4fqp1KU z8|>LaV)^}2J%a^U5M9Ep&BYV4*n5V7IWe9+6P**OD}Vn%P{84Wb_YW$={C^5u2O z4@a!6{9*moYgce%dwq1PgMd5~4hRDyZi%fbE?xyYr`#DGFyB&D(+PpzCYe<;Dh8yu6x#6V{N$T^y8MZjm-jZuZ(K*!QBMxcn{!MJ6alq%k!TFvyGe$NJdu)^IW zDM)8}H~OKQR3oa{W`-t5WkfGr2p6H&kGXST<{b|Xk*HYKM%NKb1tNe`T^B=Bc7mDb zm+0J`>`{u&vPsg*<)Ryzb9}&EXh_aULjSbP&F&JJ;{@*fTKM~*a7e;Kj6Yw@N#>-E zYF!jaC(!(l;o~f#h;tSuqrv^-b)$Fy%*BPYh+o;pt5k0r^rnqI%!NOiU)Y`cv-z|( z4yccZ~Krp;u+^d0t0g419;7B`1a%V~7No)chBXPjfCRT+vej_+rY z`;65`FWuCu(T^qmfyf68_qbRGDtfIj*<4At3^%7hl-q;XCzZzx0B>HWY-PL*pR{$>Qk!2hx~WsNryq&K6a2AJqkGxsPU13t%TlR1={+?^OpmtM zI+d-y&-NxVFNiP={?{*$C-^{tA!CS)gfoH7HsYFC?DoJ6UWsgJp~^^*U*v`~$=t*o zV&R$@h?RN!4eW~>^3440dML@dl4)2ImE2xIBrH`i;KWT-*9xbv|Z^mgdS>GUi^G%(aAl zpO$sb+VpA5Yawf^eg>YG#c*NB6NLprgjLA)#*F5_iav=1ymU0LeoP{WkR-!!(^uD3 zdl0v8`Rq~>#ucPwf*Yuh{Xba%kA&B+mH0FTDdVCXSQxC|!w1CXHkH-rM22)Inpo zV~444S5xDi=C=?;1fuDgA)dVPLxwcS?D$;@Vj6iX;VV`1rPuw+em!=Cmp2DdVRj!v%b?0a^oEOZqa};yMmep7okPN1S2Wo+R|Rv*F2Rt%?PGGHrHReD z(hLro@x7p2wL&=-QCn7)N~*0=0U}o6du0Q0Q~>7s+#Ta|0a~=JJ#48Y8IT>Wd8jrj zRN9L}S(OJ)BRfeP*lAxTV9L>x&q7C~ncz=S2c~7&|8`4U$?Ow-FI0{p2)u^WF$SI* zf+#YYyI*0ePJ^S>9p^l-%lutroPJYh>J6q;*;QP-;!7}XyV#3;4vu=l$mu(WZHAyd zUG5t3Y`&;Hd4nja;+N1ze{mgS2=O29JLXpBn2U)gwdA`U0~Sfk{^;fpkIc}_WEH`c zFq`iyvKEE{ymEX(ZBFpLglm+3Zl3rxmJ9mw5a2#yLS(Y+Nt&-QQ9gR$cZ34yv$S!kj@d z=9bp{o%eFWAa5XZg2T^aPAh};1RUPFrOIwHlTg080K{tVA9aD;ydkZ1RF}=Uv#f8* zklrwccyE>UR(hwnIE`7buxE-E!5r!U;{;sj)Bdy8;9+aSeWlSH<1A9);@Z+Nr^a|~ zMm(d*;WIGU*AAhOk+5uA5~paGdV(3!4^Jxq)E9pr-PxpRM_xkXb2^)h5Q~de^}{E* za<4oPZU_P);Fq~Z!c|lTSri1XeK<6EjI&=70TE+_7TWh#>EC3`^I;{vgEWw+EW$l; zLSy(Hj-7U!%UX_t3pW$Yb?q{3V=Meq*Bole2M40Euj(tP?9=VKu9?`narW~HBf6;f`)>^p4a&tlnJq7R&k0o|?Fbr7P!EHepIB{$0>#Y_)sBy0=se9L zyDsHB{z@7)`;}bc9nqhuWDNtKrYR$~)KJ1KtE#>8tAD>UDvjdUL~?c4?tH@jXki0* zQRp?#R;#6CkKII!zqVrW?Je=$h`8rjPhCmtdux?sJ`S@cBQVv72xV{UHK~Ss*&l?=3<#aI|8^(pkMHA; zcFP}$I`_2DU1sl@xbL6J54o01;p z`!E1{FhE%rlRJQahXMJwp2b7}s}J&nC}oevCzL>fVBwjzBiv8WQ!}jrod=MbqYS#1 z6-3^O3aBh8M9XlssF419xg;Q^+e>LEhta`eDp*lR+^Aa#JeHYVIS|>~h=rgD_^biD z?bR)VVruzwV%H>e+CXNUAG9HxMVPIT8<6)(wFnVN*#>LzKn0p|^4;o$LI&sU!hq13 zN6m@Etsu?g6SwMSJ|<`7WflO45`n+O5pz@_5AL4y=qo-dlGm+LB%4JM8YmdiGJYs~ zi1@Acb>pM2{2bgHkry6Xh1mL&DvL;{wCL;+6l=YCFSsTn$cG4ayY{m6JYC9_v+tY> z5MlGzgIczP0;n)hj9Kv9)j*~?&*Z$fi5W)q4RP+N?RjW2Xh5v{ z)9O!@7hS(4+#2??keIP|>6_&9!p+PY(Y6^M6iY!T5#Sr7^-PzSUd}I3ZnWV6x<(a& z$lw)!^G#5Pz+UU1pu6WO84lW&7UwY!?nOlh1<0PR`^I>8xDi!rimpe;>rv*#5lJMV5wFJB0qXe}h z6^^V#p@p6FBfE(EiS@aLzmxkb#T4bd+*Tf9#-!cg4p86t5byqGVvp~#o)H{YC?Lk` z&8G2Dc^WP=!Fs~HGqSZphz5hdS8*C)m#w*aqFIzR^5|Ez*=n6m?SdDwlB zcYWu8X2+cZ>h%h`on{w(M$@Its`Yt`s!Z!omp^?eQ-;eRQTt^6Ms)kRBZ8tB5QG=6PC}dl zk#=M{mPFbSYpzRkto!W1QS?_>jj)9JB@lZx!^DIXJLf3e4#;bI1Hb0gy5;+*no+f- zBCNAi?=u^KRfxY1L!C1)*os7Pa3t&noj4ZH0$)oZ&(r>6=47Y;eA4lYW$(dEX|u<# zTVD%>&^k&wlXhY<+r;Vb-$^iWZh9Ys__sLVMYDmmwua# z5+s%GKjK3IkidgdzA?763)!z{vV2^MoHott*^rG`m-J$W)G3G4mLnAN#Uif#7j}oG zejwktlvTC_1#Ql>`iCgmS_l6>vz#7H@h=f%#y`JSl2G64odO-_KGBBll$9kP*96M2 z8#*!xlFuQ1F3T*f00Lwfm~)f-N&cJ<1S*{|@11ZC?p-XC3#qQqaio#UUC2k?Iyh=_ zz*?k5Gb=ksOWEm?!NxBlxN3OzDd|oJ+Xm0e-@v-@3Y+PWM4xglr{h~T$O zv*-G%eucw^_W7JI)=RI9jeU+w9|!v?{T3Ikro+IKnDJ$HY+vuBAoxu}=0*>WNHAWR zON@XZye84wgtLjs{uxEAGIlcq#-;H4b$IRF9{H!);@g5BfWO7QC`VC(^o%gH^n^02 zn_%HJM~B&TysN$+HcBCR;&>&h#t?1==XB!TYK5IjliW=iS$g%-OHLTYLcl*lwpE1I zQekt`#!aX2FpC?Hp`KydebNE-_|9Em$ z;2giiif~|?;Zte4Js|;7U-pUuc~5dk^pvGv zjpBUr-44GJFQXH;?Wz2KL@euAF4r}aqpMo>am+cB)J{_3e`(=qDJ5fD# z<|A?J1XeKf6@jAFpgFAN`(HDWEjOxmE3#i{*f43iuKrTCI;nfy;afcYQvMd{S(`-v z(R7|T$|AEfV9p5L3rH^bKvzxR7LsXs+Z=@-6$+!KJ&>w*um-_Oh8h;QH4ahL~lUGm2*eiLA|=5vn)fLHmuoO#Zz&K$Q3)YYX>=Ctm;d^?=#Wiump6w=GP&&uOGVBRzuP zoY-4Oz>Dsrcb>8EsyvOqLjQM9w7FnV4$*t`R_)E4h_G$*r`hGT5AJ1c>H@6h-4o>N zK|LE^65#H0D@t5na8$!mVj|>qwM7i*VzbeP^FQ?S`GW|C>1&76Yg`fR)sFNp!9=XD zQgE`C(e07Gd< z;m_bkQiB%WC+;`D`H}m>pF6?t?o!u!a5M#fzdyvD z`|W73HlM=H2fZU)FZfRl1U>0~R?MoML2hw}F`39Q@auZ@1BI548stR^K4paxH^=Vy z@yr|ebNa!kQU#z8LG|9@N2$?uXj%?s*9g6}`ouig4=pio`n24THyPAC5!fmU0pp~b z5p*f!7JsvInH;@DNv|FZfN}(ZmL=tJ-8r@fMLjQ!Zp7x^9Wa)&un_d{Fsjj0T*-iE z9;C1nXM&D57ySnt8T==zpOThHO|WVvmBi1MyvcR|R!j51waL_z>2IYz!~Q)EgKjo<2Nd<>cg+qMHL>%ewIbVu^z##u=B3 zZ^DP7w4y((t{C_HrlDSz{`PEH&l;e%>pu>)srEP*=jr2O(UvH5vteE}-F}R3({Rw& z00u+6mBRKPj5?Y1Syf)#hD$o^I*7ec3vigJoq~jW#t+A9mvjUj2GrIFyiK#&hG-yv z+e~`CWibk)stqkKC)dcLXPEQyNGfd;47uk-wtGqhN7$otrt zb`74NLKQ`YalVo`gaMcC)VN|W32vzI-MJLmyjN&P=f($`-6R&+X!Rr!jJNY)jsq7H z-pge*x*I z!B9sAm6$jMnV}HXVrp1kf0oYgA{`RZc2G0Qm}pb1iFZojO+DtPjApVbid9kPHCah% z))~R5u)UTAF{$aMmZB;V1+E8)B++JIIl+-2ixLJ^l{_-1!xzO5GPQ?&k?+mjJm({A zwQGz3+cAMqL9X-*CY{)PG)cW`^D6s`z{2za=;=YvdJC^V(jx(4VY}n_o{+tL?#8m9 ziUt>JUfcM5=9YHH-ZCbZaB{;j5v+V!)v~#uHJ#FQ$a8=$x{g5N-)7lECYi;vVg(0h z=JGW^ko4{6U2-RLO1IqzRN~bFgv?yYJqIU9ao!RWB)42rn>`WpT8mIKPf~=#)pZ=g zWq}27-f6w%!~Jd*6uhXCaL$wj4C9BnV|HL5(eDRR2^Avr^X1NvK&!@*W;&}x>ftJ~ z?B=(|Ri%{KKn^LBK<8}3bp*~Ruts)O9R;^OTq8wJ*mh8tqDAxhag*3D6?InJ<@kw2 z@5>uYBLP3CahJ-jf+TRgy}Of$bFl#&lNjP!z!Jn7!cl1lilqX9p)S&_JgC%TWeUHl zSEZ_$-{#C8%i2ODzj|2NnMYr?wAn?YgO7T&o_R)->^&UVhS4fnH*(FZY5O-McUo?* zN@u@U`|AG&k0b%pQS-uGzNAsOeokzG z;wdLENtiCHA3B^UV!7{UXBAIW?U$n0Pf3x0c6Rwst)fpZ=5B|B;iAW^ zQrq>@!+*dv|AB{O<{?Z%#?=D2<9#PS6ojwf7M#%_-*1Qk!lH7&?ax#~Cf!?aK9Ff~ zeQ@K;N1j>Ni|==R=Z05>UKX_o=hr*Y#F+N%?UlAjh)`LwknDnQWao;CGR_daY}PPh zZkE2iXGWk$xRr4bo=%bx(-;cith(U>NW=bFNu_(LTO|S%N7}bS^numQV^EJ ztym774IZr|-|Mipjjs%J^M=FS;t0j>=C#@@B5$k3M1@rjkZ?7OixY>hvNdY28QyFx z!EDw5h~h^Od^}6inX^5Zi1f<}K2Sz{`TQVkk`55l|B6)@AKinDbTIL8P&dQj%n&{V z_UelZNW%wWPN{W3wuSBX+@vO=TUWkNb8#dkOgTC(z$D_~Z#bD!uQ6rvF22S2g6BT0 zT+F|~9wQPzr^@AJa$WQJ(vrr!b0&@;3DRGU@PMpimLp#iNBjw*)kDr~2mP9mkSB0H z3kLW2Vk$YnuMn<6>VeJ;iDq^1jWAtv=_c=Z<70ZPb_SCB*B?ep}uhrkkk$%g*)kmP!LrWR$vrR!NXg|A-o$121( z1x114f?}1^aKLnx<@OH`^yS9v!+zxq)F?ZDC&a@FFNrF%lehLXjw9np=|t$`<0bou z_sEj@S-P0P(EwQdHk+vj|G;ac5cj$$w(j|Ags4HCL_UQzyL{{P!JX$crBdIvXSs9b zaXF5{;+^g-?)R16>snCE^c$F8=G(S~S#}Zf;S?Al^ArINzaUZOftl0Yx}Ql$*N9NT zRb;)YMV4$D@>&2C6PEaU_mVuPFsUdWKt&L%R&2*&3L$VSq3o8+XRpvTYwrV+*6*ks zE?$yYmQckWshp)ALewI05LU%UJd3Iy7s?>xYYRZ*&VZ)O?MIKvZ61yMst9=R{a%OE z;eIx;%&gwB((c208lwU0jVi$aH{aG+kZD64&1w^E48;fc$&?2GpQ%|!=&y9FY%fA) z9eJp_dR8W-r6w8GHSO>x9GKf*tGl5wgk31nVuYy@lbZT5bscCW`x+Hc0@Ml}1KFpt zD2xemf240*3H9ge%9FpNeHZcl*{7HkFJrMW6}cM2G{OIvX_mrVw>%GhHmHf@2FhWf zPZ7#Rd=y#(C0t%0!Q+tq3>EnqVa142$1ox$exH7at<$q;{rt=BdCa(IZ;S>8nnJ?E z5u{oM-N0Y~Nl{KBo%^Y(K#*vg^?h;cht6H$Mgpa4x?R#1%}b_bpe_!STD1^(|(z4Z6rf{)<3`%U+J52^&U3#EP8y6?l!o?QSS}w^(L1{&CN) zk>twwMd>fEc*l-z1{QNo7%jDHN+s%~@(3s4feU|_u|+0=I5+GB1j_<4cdepujuOzS zNTKjo=u-~Le?Kl9tg%|-;6Ht4fjF4zbXBllzjnw{skql{qfXV#ZJy1b9pK81P8z-t z;z6+NkGp?QEZ9Gu7CZk=i_yX^b?2P(ynf7SF?f9!!Y((cUuPWbMW3}TEBHUygiIa; z*))zhb4~@Om0V&UAF(mV5e&zX;a5uPiY(O5jkY}~!TkUGkgOl@MGnGOCIfi1_mSPe zOgL%2)$PN-71wg%_x^0>8`KN++DrblqRu+}1%>q^wib1=fk-K%*V|iwTtyyr{ZK6u zd&M0huk(U$t4<#PKkGU^mS5TWX&Bf`8UiDCb4Uz(LQB~oee$C5AufJ>%@a*lew9HY z?<*LV#uHoP?PZb@q=txWJul7}mUdcy-;c@WFo>uU+QrlE+|A$Nf8ye{32#_~;hT9E!YRv6sd$tGM-}k7OoXdT1yx8CK1ALvx!JI$;1eHr?a&|qv+?>C6 z-gkk6pD$Xnr{xrE4d8d?FYmaNR&?av=$+>Foj+R{Wr zlE>4fWo>%>H4$n3a3fw92ss)b;>QLJ2}ZY?JnF(h)+AQN%OG{7m>|zEH{JoGW{Uov zs{Cw&Xi`*H(@~|Hx4=!Fve`i%+C5dSyZd_|@iOl=chQm?ze#!p{%(zUG9pe8Gemy@ zYjtK^VYU10VY8t#hYy#2e)kF2E<)6|>ou+0mVHaUib+SMw;Q*Z3cZ#sJ7zF=6(B>@ z!>uM*$*TX_3DKh&GKDy-bb)_dqZhTcwOQNO?&Z18BQge7-t=CzfH7%}Aq|wVYJ)=F zgtoCC`Ox}j=zllTmHUI?@j+n~&?_Fyx!y*-{0pyfsK=TeD!Ig9kvYpR7U!$&nNqhu zY3$Ywx)a0g&i7{?Eak=(wh(Ej70wI%dDQ0xi5DlYw)Q6=N}wTctKAd!Y*pse275ab zN8xDX2Jq!4$!GV&S0#)`75Iq`96{WJ9vhERPpFYWhdn520(=A(AQ<`*C<)aY5I4PV_4{h2s$(l%qo*FharY&4OjTAE3za$SBE;`_aF6^ zMkgS{%-DijNE?J=Lh;}c3rtC?qN+Y(^c~vV z(=bmKY}eSvD)Ap?@0wBrpZ*xa-WoKE5+y_BtpZ5jD@mbtgB zu=fmFMY>vEL#M`8v#DV3VK=<=<^8bZy{@nj(kESL|6gSDf5lAo0~%Bz1W-bbznD)q z{_Z^BSXy1Ro)NguWc*0EvFp4N$M`PUQ{!qjpKN1EfZ_6Ur^WrlU2o_EIQ08|tmv8+ zN7jd;p5V4PodxEy_lQ&jigPFB7C_DHZn!<}gE?~9ozv3^T8;S`Y2n7Hx8B@Td`s9Y z-^SDcD&5cB_gciY;bxO!v|Mm@E~#7c_I{^2RZiG5-tht1wA^ZWFvL%j9KV;%ZMs~a zZXK~yf{8Z(3&)@QIZK|y+-)9c$mDPGpwLuZfF6T9Je_t#{*K2 zP&W^P?=kMn`1WnVhX&(_PqyzvRXSCXrtdGIewH2qY2#2+KUIu*vziB@zNk>k)}jD8 zI$9^|*~M)(>IR4mdNwy57uDR5w=t)nxz(I&p+0vI_)oXslDpY&*|h+I@fAu3h&Nlk z+ZG|x=Wb+57~<~palf49_#L|2oR_PCi2xk?foY~0xnebKPu3lGOF9$aGN)6{l(*}S zpOiQ=W|oYST0Fw%e*RaNi<1iaKNR3q-RMLE>+MFSb>8+A&UPqe#=m=Bm#QhP9(%{| zL|z^aE$Gacqxjg}SWaRX{7Uuvb++O*2PyhWvhab}+Rxp?m)KuN^Gi z{8j1C+Ve}&(}L_9?wKRV!lfYJ@>8zvH`nKvmTohz1>$j=8|Cpk$4=k}4ljM0SL2f8 z{n`c85BQbuuZg!4@%08kcarF~KcCvv*tA?Mx{?-URb2{sgL#6guai^YuXd9y*)NyA2!T5=2}Bf5+ZK^2towruPzH9C}Q z?$;yOv}F=hC_{;r!XiL{tfcE&!c79_H|b1n5mD3!3@iqtQTV2GdQ%FdroAvTi1Xnq zjQk`l^*Y09G4pBv{0^)b3;_Pgr-6{lqF_Np+Q4wPoIw>LeNT}H{+GYc6E(IH>6%NO6!hJ zKF+kBqv%$RH`bwiBUulP=r34I!+9Z4l)&G}o}2J$yPvIJ7SAckDciO1a$ht2o#=1~ zXg56$jr#3!n`oT;)be(CMB9eLof1J6av(kq>mArxO?gTFis;Jgri(H)sv~OKZ!RCR zhTSU=6m;8!<3UtXg~2b&eo``ybw&5_0SwB=5l+^{h`sa)9TMQI67 zK^G0$0Lhxgnuqz~Q?zk8F3ireUKh_=W5bMF(^nhRu+&qbRKlVSR~!C6igBwxv!Qoo z`xJZL{l$b+AU7*-ZtKOlrh>Y4?gGMK>C!c7JSuJPzYO@5yTkel%yD00yly{3M6y3Q zyQ32$45t+E5cU+?>>JP~+fZ3UQjG0*g+uw|MrTkd2-=q+PB)ZCrp$5+_c)sg1Ezk1HDWQM9 zNJc?fUJ$>gH?7E@N`K)CslFQ2herj1Q9QD<#^A(Aui9AAq7^y9Qxc} z;V4WC`n=|Zt<33$DIP5!9~JAlQ}{C^Ze1_{i?W)a!XK;f;ifTL8Y`G$+O^*c zk)bV~^9v{MGb?3U;@$p*-bz^G$Gy~;UX9r}s58S{-~R=G^rBt6$#f$hyLaVBBw zi7`8oKR65}CJl1=HRprcoY^I=-|D`RuV7l#92y{gdo3$DtNAeGJL5>vGr#dik{^0g z!DaWNhOqgDI-BhKSjyN?TioW%D3RrEvt@V1_Pq9(SaK9D1Y3JzX;qi}`dszF`r5Vr z<@L&Rj=tarYo;wd9DV$sK(q*%t4c+fh~5PMWN}&Yfk0nC0_tF333#`XOHOKKapJ_r z$+cz(2G-yDXo2#(uHPVo^d{VP00vi5!TN2d&n35jAx5_;$%^U99Awz6>dS|KhtQxbOs1tyv5nF-XnMV?t9YR6dx0FXoK6N#{l#wL;WhP9A) z{S>DwW#t#FhQ3yniG+`h^~#H{ke|bO&?sqiNJ4c@QH91dkx8;{%!h4`J(7|mimgN* z(apx!(E@W(wL@TS@!I_>n)fD;lXcl=JS&txxuClWN@gX6vTe`6X(7+7vMG^#ZjA(B zJDy=AP>&e&b-0LUZZ=M>{`DKJfBvM+07*cOPofnvp)Rd8g5^ucRr-d5)e39i=~cOV z%)$Ba(4f9JH!ws6qGm$Z6RDJ@HRYno%&VBIyrSr3Hx`S2>kz&V?X+gYKyf?pdU@92?8;p!(L)H9J=2w4{vlmP@0gP9}lOHSm){K zA*6sOp9eINCoLzseRX<#dRJlTG8GOAaJi=8FK?w0gNy0gRwIaOO6yNN)(O&B7hz_< z4EqxYO;d7bcn?9u#ynh%YK87gUvWDowwBIYtgwU;Q?(kU8?=l)`Q0IjN>$u!F^nV& zzi5u2Cv0boi%q2cw!_14CV+AVA>6bz-q~!}WxY4`lc5M&b=|L9Joj89pL*&zoQ!F`qk)-4A8HH(j;l{3#IVXbjU4j5- z^y13v@H50!;rI^%+AZI4Er?7L$nE3-TiXJx{bmcxi4Vv47#wQEN|TGtuBF9AjvZgy zg^OWCkB`X3hhHZj3Rl`rg39&n?DgC%&pKCpmh7t#0$b`GVV-Qce6<(~twI+Y2TJ^I$-OX_)p_E`_bc4i!?XO}Z*tb2 zh2A}ML^EQkM>p+U);8vp*xRyoRsv_dji&IPX#<+gJFOwS&s~@^U(cTzqizzxpr$X<=!&`p?=4Lw!U$MH`aKDpam3pu5 zs7JETs}L2@*zDr$EaH`bhCQl<{1CcsT(!bfvo9h2y zo#v!(ArkD?*iI_!O}k$>rI+$C(DZjZrO>V&od zAqb`UlAntHqBoMk?vbG^NK(rHA>kw)prm^_jU*bGF{D=drs=#K%u-(W#?;rmNldyP zp$r3B#h@H%n`Rq$h_>TV^9(`EP>)gt8hAS(VmjN+EsJ{r&sidE9!o|63k&PV@@e-E*hHX6%!QskihkG$(%glroHjO(Sv}BaL|>WO1GNxXs8NJOkw{!JcqKi$f{xj<@?3+ zlLWZcQC9G4b|Ad?cl;6pLBt~(APLRloL!efb$vF+j7~OwxRtg8$YFT4hX-^B9Zhkb zcHmsC;1IWH0XB?uecNG;tkJdj)$VCS#)bMNwx<5o;H|ysWs6wb?U#Jyy)#Cfi5&s* z4{GOE-^%Wq@Bb4*|KDZ4w-n)M%E(pLvi0$Uzx{yUGe4};^}wE+G$rB8|N2aTvlfKh zbjAL;ean__2V_@Pnd`aX{B8sm{TVdXU+eyi|H%ZD7z8{G&l5u*Su?+p%pcc8xBNrr z|9_5>e=Obn+hy-c5#ZPL`Oru5&b{x&y{tp@04OBETfb@VBeg=rOf*5 znLC1Sl>a4k1fmEn*SN(W0c5KTq&-SYK<}4iAs4{^*eUeR=86+5fL-(h_)D$}Y_WTG z8hhzJ{yfYMphZ^##CqHuC^2S};;M74RHTeYK|hY(AgNKG->~PV%w3Td;Io3BEd1r+ z6xp#WMV>P0OB%rB*X-O zH*&8J(>?wV&9uigt;U6;DOpXGoZ7PN0SOl32`R9cV7XyLy;@g`;Uw(Y38+4|l@0s| zShzS`G4kaxCgc2cZ?K{>pvl^xKl3Su=;t(qm;YGhhq+CJNqo$V#G4<^mQO^Z`18+e zqHj(#f1d|gV{L7c?!m@B+lI{qok^r%g{Q0>6?j#8uVVPkhO|88j!50 z=m6?zjKQLFGHw#?s<-#ge4Wgy!dMonvYgL|>EvAS59z~If57FR5(AbOV*g;ASZLXt z55#6o4x030m&M(73Jc{g)Sf`>yx#>exuEHN<*Wle&;U^*<%$oObygli+d z;(pVB1asDxzDHv(Fa<3?qmz_I_YOgkGjQ36ZAAl`SLa%@u0+yfF;$lwgi3p3(=XRn zZaE&m68jh!R^q(Ygqz$FY)kB(XprM>xBO#vlfcAzxBO0l*z+%GrhGh*cWsYB5Jgw` z^K9Uhs)o4DNcCd9yL$!qR}0 zKMwNQPCwNz3syszI(|505|VioEGb9!9F`s@p$3TQ0B8DgsoD?+$uk)|Ee%iQ^O`CXE} z6#EStN*eT&9h$0vr($)>yzBig)m0(Ql;gL7Rd_kY9e;V;_#B(*ueq!etErX3aU;L? zWWuGZ-U4ht-wHKk;Bej|#;1cq-@R&&5nHodR)042JsBk?lJXR$#-qmY>Z&ZNm-rN` zaFaw37gOt?@TWeQH*B{dj6?>ly59K>*FCRUW3+(iA0=~QAI+gS#9UeCwRaS1%--1! zG}`qoWHgD#a0rcwOh2z}?z@Lf%Wo}q*2R1^jOEyxaq;;!{zkl2ei5D$v&2)Ru<%RB zF8r#NQ_{$y-w;`+Zg+U5epI|+OD7l910vxpfW1=SyL~=0S3((qtSx|DTr5{a>R|6})#m)|Di*H+3eHKQlKrm*lieHv8OS#P~r+nzWAOnJJ^xT_JWQ`XuhJc&Hl=}Huu2gML+aB`9jto>Er4PWLwqUv!rIuwF_ z;$S4foa?z==9N_5q$sTXh+(RLQcRsd(RO9Bd*uUb9=iM4_z)CAxH!|kc;Z>_ME*l7_y55!EIxEXE{an>x-~w8tj#XR$~ujf@fj}4Ltg{ysJt`P zu39Gv$S0#N@Z+`rc%0H69$8a~=QvL6wtL%OME) zA6jJn0Mp=u_@CIYW*L@J0LONAB5dtKGUqT_3qmdDOMYi27)!8Of|X@ zyn+P}ekf{eTQ=0ywVux9ZfFQfODliMS{*+2pRYBySpet#QNe$=?4A96qp;ZzUr7v$ zH#hYwpyXL?R~t?8$72$JSC|?zus`wJzmr}Go?+e^A5LeP%gKo~SlZjSaDvc)f|KIU zd3mN@QWQrD4|~(I{KMMBUn^cgjz8L$In+(TGHb633gGFqFNdj^MXUJD{oj347AL+n z-*hx&L#)i?Q|Ao-lF$2-$N1;|Pmbt)YzYAb$g~CmTM80$C3xw^dc#%6qveu z)Lxu`GIWr>IAZ!tEq+{Lt_0q%5XiCNdY;CQg{NMPw!GLn4KTvNFXGh+o`h<&WJ2F|qgqjO#VxXl~xv2Og#zX-EkJSLphL9*P z!YEu|rd5X^*51}hj`nmLh>-l&9mRq7P#auX9tTU9r8c!6eTUHLgvsrRmyZFM1(3l4 zG{UZW-xlDNyr$;imo`?cPw($^s2~6#6T$odv@GU9GTv~-PYgEBR*_PN2#5;ox50@f zu)I4^gISYt%!vvvY`}zJr#NUQfEUb-T62Y2FRw=P+LFMz+hc;b4tK%)3BjMB(7zu3 zTUjtC;|oavJWm>$DN>^9S{j1|5I_3nnC;Gw-tvxt6HR7EOGZ+m-h_DHj;zZ0ejAs7 zgXoRKco0c)83S>zX3}ymD#L1f;SKya?K{BtYvrFmEr;m6Huv!se! z`ba%>l-HRBDTWWy)F3>^AeUJOJ$V?;gwufG76jjAgM`gxxP`5;Mh#@qUV!kiI8hRE zvIux28P_|pYgz`ualR0XghF1-|jORL%6}QWWFuR1?{Ue2v6%o zR{e#Ape3O7y6Jn-kafCEZN(T{mlpsXemN0BpS(7#Q=O)KM_B9II^0ehkpX}Y+DCF| z@Nz@7cmrl_$@m>gMvR_8yAD+pVuHqtEneujIB=cp^2vzuX7P^v8qsU0G&$HY$rUHu zg|tzs!YO|{a9vEWeugLIMSG6$(yDh}fUoM}gM<%T(l#s15G0cLMs?GM*b8Kll-HtY z1v8#$2w>`&S#Cu4c$X`fnlws@B@WTGX<^gPj%HN}d*@@RM_`H%TgOYkSWYikXYkP4 zR|)tVSE6?<=HOh=&;w>L$41VT&Dl6FJ)7Kr2u&l!V4Q@mSWfc7ur*t&l&Fb%&`*|&WwTOX&X31?wcTLiIpQHWxGDkq2*1{cc%0T!#{OLYH=Gm>Dx+VO5-4k2r zY+&9{Or!158`^KFpP`Zl9&g^KTD__D_qCMsQPkF?!@ZT?646wMdg7a9WPHJ`b$TX2 z*N3qOL+TFX=7#&$-!c?UkTJ>uS5uD9f!#Was#oFo4-mM}kaD$&HS&%-mpzwa^ky)R zsS_zKbWxt;wz>xoaSeKItu~0RM@P+^00}}N&*dFHlz2fCt7`cmZrqCeUCE-S|Hlhp z>G3bqsfSb3IiJI*b+b)_6j%3fg0sbLP5_PY1!9yt_>{XKy_DfT4@;x;efPhO0s3_a zN7=EPaYZebRy*>}&J7$K9BuHdPt{|r|9b+_$OopsbbiDc*x5?h{;t;Rv&XSWMSZFQ zC06_cr$5Z`>-Lh_#Wm08`cGPzUOK>u$e}z-^EG0ASYzqm$BzFv$Ucy(GF1?>z2}E3 z=9)%GZxj@pR*PL$5T35n7^T|>6};@Vc|*j9lq-7gh=+eye;zLy;_NE-Yw($)EW%QV?Zyk~`ye zNLrx>d~JXsoh%V;`d1QEMrzE5E@#y5JW~O+(4DefQHoMI7z?u7xu1py z337%4S51Y}%m`A5@33n}r&d5UG$u}Ec@fvpWn;5TSrjK0v@pE9bF6Z06pt?1Gl@O#F3b0u1{v)=DZWyJu>A z^rdfq132%`7hdAK@P4_~`m;4S@oV~2qxqcHb}0B%N&2Y>>2!W)rA&ptq%2J&`GJsL zQlKcaC14Ts0zSy7%Gk~9)!`Xdl`oxKsx)#~Iy(FCgVde?!?_ScyO2C?(QxV0tAKEySs(p4u|!geQw!n?OpCK z7#~LIz4h8!txtQQG*Jsey3`*MXQA#_gKmW%M{bEvjIP#rg9hY@y-o{|hU1;7br1X` z_7nIrAPA1HYa(2=-7jWdUCgd^F{SrQOXYXOi5b$ITxRMNS8->JE#JTwbxV-K12h&@ zr1hfPDbhPY!ca>5g*(=g@BFdG-{vOUG*Jpgz0*sj-`Xxm%w$d3Luj=+jXhi)Zk)7V z*mRYTbO!GHq*Z5Lp*hbJ$;-csF3TyMc5X(3;>b5g8n5^Ce%@4_16f&CM7oY5smXO2M>PqwG@F_$`O-EB} z*cOGIKrhw-_}Tdpwycn}0{S&i*`eWVE0&}-#!$c-i@%*wDMJ$Q)ikWsCrP>{w`ZC( z0(w7LBnA0)Jb_DbGhE%`_A(Pd0BHabHL7ISxbzVyL@mQdP8e`>KrxsbY389s*Us(^ z^5+?bK6gffg#cT(t zR3$$bN?(olYD6#y5EKouW`NUI>nSiiJdSMp6TRST6l}(?4TY!vTy8%sTYiTAGIU5JiVy8AQ#a=`oSObkR~q(gjSs?B9NLu**hHh?WcX10Ug6zU{0&@ece zR6B+%t_6`?JL9XN@pZAe?dhB7DM{f}9gC8n`kDGF3@0fY9vAG1%mo=W15Age-;9$C z88U$vx6OG~V+j{HRz1*d^anzQ3WOhublBeV==TG?p(HxLG^aUy8nP%S#4$BH6S$oO zi5E%)>54XA2+U{!w$?4S2=o_tW>KmkmE!^!&4YauB_V}x-yH#;y|o$WTD|*D;C*E|I_Xy=q{7qGnSM-*odR1% zui$`8@#B!Z-voZC?hU~(@4)|n%^)g_?bPTFm>F@`U&S4Zn!O-GKDsQKARw%~yyJ^h z$YJE71i`~5T;)dvN{0w8A2>0Z<_ctyc9^>j+k*(`c=!=tm7fhzouVipExkwy@C#g( zw%%0BM--L_A=DBtpq*|iXwG}le9e_D|r&z z(KL4Bq$OljB0ZHqO;&ebK;O4`?$_$}e=oON`l`7tkpiH*0PxbhgCLzGk+hi)H!07wTT!8UR|Y z^pKxsCW`BCwODDNC-rCUEyAA5jeEYIFw{%k-W>*>=S|HYaH~_eODDb0EW>TEx?E3=MeWVAVHrB5poxm;r&&6i z&d;IAz!uxOyI`a=CsMXPZaEYXAdAoc;dd5)OC#l84ti9OMfVU^Vf-IvTVmyJGb7S> z=c^V-nv3M0hp%&LN3Y29~JyTJYSDm4`kdA;Q%v2v`#XJG)5F%6tM{0 zEt%j-@9GYc$J9^h;;oEWFzb_2y~$*l)jSztT_+5sN6w)s>`mh^Fot)fBrJbNCpXS1 z2uv}pIs4gjLM0Q>JVMH4zj3x84|`)|4>biCISqAz0I6$*(F+#;+a~X2`f4R+SGF zE27@FzfXmPL=BUOSB~%b7Od7#AtVaS>T!D4v|^&^$he{(wh_7zF+2_4ch!fZ)dHU~ zy>!52w|(D?Kc-~O`$Z|=-I`VpREK_liyvO0@f?m&Ut%Ht`H&kkxczYwmxaRI>Q_ax z<$ix?w4qe<8|T&5>F=j{03OUE1SWx_qe{y@=P?;HKE9IlS?wVP2WAHJYyb=`Jc&)q zqqCZuLG>ib_saFVd%$8?2@+cK^-@n{Hl4sy4U6&9Hv$-$KmdSMAiS9#Eo%olQb|Pw zz7;DK8QNb9oD*Av)5L9q$7NxA9Dta?#%rhPXzRR1+{bjY=_l-wNglrjHkvV~YZBD1?ali~32_;=SrJ*dn&_;q@#FphIo{q{Il%D3fP?yEOvJw6+ ztg=7ni}VpR{t3g=ZkmTeZQ>_0LX5KK>Dat$F4|W;S&6sjrh>mivPmsoN%05#s+MEB z3~SnNhJA)JMooPJ&EF(h(Jou;*6VO8483>MZK$)VtgW-(r$i>MqEV)-q=J^q5s{&y zpK?)WhFV9hqqz4p`v@PdkbM^uDEZsVEP9O;qSp^1JyiMrv>2!t4I<0B?q^@KtRzmY_k&ZvUPVAE zUZXaVaNLv?$B0R)0{pPsW2Ei8h3o{7){yrUOfRhZbxd$7wNfE5C1Sx*mdfTO)MViM zuMx5BemVYA9Zg^r}kUfZmtxs_ZRXwS-@tw38d*$_+gc|b|lJ1 z>o4ogzXXvJhYL8vW}=CSS}L8Qi)n3X3MNFKI?P(4?*7-fW#;aO;&c@k4}>C^FiJ?> z5TFbTrAC7H+WUVlVWJAZUeSQwb*FJAw~Ma(FR`JXB^E{x%Ts_5_A(iJ#-xe=oTp`y zz(BLpaWZyUcY7a3q9qf&ek?n!u4rsKRAw3tNm)2+w3X`N%h@2~88;PSHwm7Yx@Z>l zV=4&#fp?Y9-^)BG#vPZEMR;4Pa2Zz_wu)2J1Fmj$tov}|O^q01v+cCM=)CF6sl3*-{|HyKw{|hgm6(}0BjPMuah)j0u$`#kT4~0+iy^q!-%v#X zTOL;&0Yz4}a1Uwwi`GisWk_{wlHHNdt%e1= zk1jXtgN0>#-YI=YB5OulU;__{P!St?4+GPD9dC)1@1qFHA!fSo2*A}g2(vrs1WlbM zc`{9S6Z3a8hL@ed-I&(xJ^it~FN0Zk;f;nsG%2L3m0gTq@MnOmi3ifI96y-lzS9E1 zRfr+qK}ZLQ!^UWp>lErCN!&N{x{`IB@P{3p%FAN1b47JG*T0NFy48M4J8R+i!qowI zI}mqK20RQ_UE?Qbhsy4H6-P9e*q%JOQZ6QB6Lp%gBQ~XkQ)Lr%0sE3s({=4}NoNSQ z^u4q^Wye#ROMmXd&ONJ#vp1)W@g^&psTdmw{D=o`(S>Mq{Y3H~`^BlY+lYT4I$OOeHZDZqoVs*f101EJq77V^@*UD{u|IZ+`< zY$<32_b<#YkhM8$xr#D3tM%7E-L_w>Bf}TAXtigeUAGi}ETd)0y7F!3GV(e`FU;#@ ziAXC~HdVW><{}gja|Bxws6gGxE;|KS2PPdw*_G$aW)oZqQt^zE(H3z|t!(?|ce`&` zk5;hM>wkfffV@a1m9fLcr+&}|yU`mu?OQ6r&5=z_2dv^?pVq6bj>B3N3*mhwXq|xh zgd?3z?ic*D+}pg~{N5c}d3eZB=_4!>TS=y&Dni(s4qZlWkbriZOmWy5+^I1G&ULD% zPmy$$iDQ=afh08>l?SDd*Vp9@(I*=i;Y>J}T5Pq*F{H%Ikci4hsf~akbyI@K{AR>Kt!nEaIN_OK}6%MOy-B+ zij*OCxKg@rVSGFB7$quDnUZbR+Ic6H*m7z&0_RiY;m-|ho_3x!g2;Q8(hMLHQKS{t zsn+~U_#50GwDD*~^jnn7mc^G1PH&7A-Cp6hw#%Sn?<$dg=;u5X%gmp7m3sVQ&&7$` zA8@nl^=BTg;wrh?f-;m&7{En8Dx9v18SGo$8wJIl`4tuu0WcD#WpQ6srZ@CTRqrtZ z%KEbGyPa_;A^$CLziRS}^ZCd0AaeNpFPe{C-2{JS$Zl${>tp8R;@m7$Z?+WO?GmL= z>h{Ywzst{`6!kda+RrAT79^jt&pT{)s%k#61kCmD+!KjnDm19s#W|ZEx;V|#(Q0{@ zw*NcsF|!J>^;E$}W-<2f?d`4IG}?=YO){<`HF&k?rmUsVsy;@Dvu$`?TNudj=lt%U zIcJFuM08fmhDU|q?VS1_P__rfY8tNT?8$sZn|nq}$Dj671@@`ce`_Fb;S`AQ<`y9Q zw6=XqNNYA*&u0Ic1N6O~zgyvEVHlmXf2n~xJBBl)rTbGBb(1aJxs1!0rr8+Ac?zuemA6rrA7X$XSQON>x;Na5pJo^-xFYRJJq;; zP1WiBzucWo7CvoxbBtp#DbQj!eN)|_-!ALF4YDo51w;qdi+}+9Bo}68A zsB~=nZQi%D5?(V?ezEO(ec@M*K8Y+Ka7=Lf{grj_@yKkErM`|#aWFzbliKz!pv0R$BiSG`3R_A$g?v7yGu4nVVt7<>(Eo2R&6^;fJeP0NH zh~~!B+Z+6W*aln|%HZ|L>BlYwQ4z>s@8`Sap=iSM4=;5s)WF$#$D+UD+9c+iL@JOC zCs(vhbSosd!F>7jaH4@TF^wz-Tb@_cnYXwsYYbkFJ;@C@8;+LZvntlo%K{9Nt)L(N z1kLol(=Q1>COtWn87oX@gE4jLk*-&il%ge+L76guPnP;f+lt%bIt>H^L( zVLxtlhMLBCn*|*zz7)cQ#`iBT#&p+i)qQv2y@6vW)+sQJs&%>T!~);J3BQTU4|pTS z&_&c3r{SMDYAl7`?yZvzs;aak`I87u?dhKA4R1H;Z50t9HAB#Xxe&;k(Se%|Z;#EM z&u$ganH&P}DqoxrepA%a-lkxm=Sps2!c5fB(+pfjBkTc5`lCvKGTg-9=c+mj|BQaX z0(h=l3blDf?`*PDlhp#Gqy;1OBDrvO|885qxY2>wWARvzKg(HtW$skun}U(imW%6} zWT|Z#62#M!D=%=I`*pxh!feh)h%ZX*N+kf!XeiE+mN#ne(Swe}wJU zYUi>s6+z#|QhIBi=SjX9+UZ1eX|ti$z$(lQ{!os&{G!!gr`rvlp59)eC1TJxWaV%o zN+&}>Iwae^Yk2x8v?xwk!h5&xc7`7Rx3W5h`|V7#*K=ce)osJ6rk6npLX`dny@TS5 zQ$D7J_czHoW}uF7SD>z^3n<6+?mE?rC<TMi&6RQrDm8@GwOL~F-4g3{Ty$kbn-a+v6zi8$3lT9 z82&bis~8S(&$t7wG?xCT7??%@ZX{TcDj{458u__u*s}2u=yAR(%q17}SU}CY_*E=Z z7A!{ScOm5BM2*VxL> zIJ_V5mp-9WpKU7sn_qBD9Xq@>mgn_|y*QBerZ5_+Ubsu#ll=PP?Fnnus_$W8*-STe z_{4f4$-WlTr;A(nRggS8r7$X!Zt5XZ}?zell>l7^sPyw?$q$b01v zo=&#Bbq6mj_C(ghS;F1P(;i0Z@y3&RqN8I=lOsMLV>P5faV-K1{GB;w-BW~He`A3wKYhF#14AQ`tU4w0RCV;_c-B-8ZKt$M@Z zoiqT%`^(f1DvfUbgEq{j_mq`06GXc7&kru%`b@++!rwkgbCrLMAbhEi-3Lvd$*nf^ z5UR-a+^RA>>Y+Z1bH-3IdBSXp+y5}ustU=P)+svQjrNQc+_Vw&R>@D9TWUmrY=u7? z5O#6f6*^v%3j`NH_}<+y+lmZY=ESU2hi7kW-$PWi#+;T(;g zH=`$LSJ|zVH+b#kWa4xy-1QbMx9`ufx8u>8UHekz!pEVpMx81)W6Ca3Xp8giY#i`c zD2JrM7r%sMu%$GGAVbUKLq7Xq)R)DDu1(iX(Nd0Gl68325VyV?pFWKuR%|$rltYXl zlv8Js?W#7$Y!it3F^q|v;0$75xrFH`gwY;7|KaKVq2ZolM(R1#-f~|5(mtW(J-WW>3(p#0i_xOy}`XU2M z)G_J4*`Z0!XGF^@(TBixA?at5KeHLWH&CrR$LgE6P+i@jr%!Wx1oyuLe?r}u=Q{L9 zH(MF3al|Bh)w#jxY{3QSpzzG%%1-5c}8uSun2inYIZBUDQJ}8(g*@7_v$E}vd^QUG8O= z6wa)KFEB0%HH_O!s#2W}Z@fo>PJr zlfStyyx2?D(hiACdL9;D@5bt@e(YasoqKv<9m~|zY@FS#{zpR~#t3F*<+q*2R#w;OkBQcMW`tnNV+66XowIlr)6?tahSZMp%T$dIuU*!;Ay zgosdu`+L}h_tmll&FC!pz+(b{>5M26MNX}2EjQo*out@f|6v-hH(6xne?O@>e{MstPOe5x)$;{cOMJ0ft#fBSzjyY%cmHun`CXpV?EPV9 z@Q!IluKou40L)XFE#?-bt^Dk5ll!XBL3vGGz=GH^F7JaAcKqbxAZjDt)+6_?+M=e#DhqL1+g9J$|yU#>rg*kH#r zc;9C*tg}%P;=QO``5Vgn@b2~X1N_^AU)nTrQ)OL4aJaO{gEv@F!txmT0S@iy+{5Hn z`a)X3S?$hv>-@>24ag1p($uC8THsMQP9`2+=G^32RL|hHb$G=Kl8K^POO~)9{BR@e^T-!p0SMC1m=y)BoF&`))$JRn3^nnA1guJ{KZ;g)>M8`~?lo6nY^2+rkXjU(*hdjN3FE}p9USWygM{`6ke_WWXpy3Ro4zyv z^4B!3#rSb<0U(GSq03bY0WbNoZ%ZW#(CxinTXJep2evJtB@WT=^cYm{jqj7Q&YR!n zahV5pnlD6xt`ebmzJ)u9!_!K#7Gpc);A=n?9|6wL83Um+QM^!DO9!gwmf|6;$<)MP z(Ghg0)SxjTSo2sD>rJSKY%ed(xQYc7c|Y4i9>e?TV8^{O!+UY)1O_C=p#{N!Vc<~c zLc==#Li5*N;TR#Ye1sE`Y!iKSRRU3+)l9vcDYCMKG{kjNQ|?M!k#7@JU-^c6l`+q8 zeSTzdzP3)UH2-P7s+eqGolJzN#vVj4_*!i@y0|~er3rsKb|5acNO%+2@)rV?x>k>1 z3>I~^ydc}_3W0!y>-4=2 zkjiJ?p(d&*>9~NaOI({AP?hJ`1OG!IuL_hc*caLV~o@f<3`(!woz#Li05PU(W$ zgF9aW`8y~Xuo15`2UOL>sx5*smn4^jJO2#i|APf2Rw-&&8c?NHT4Kg^F|A~>tAH9R zgETM|x{;N$D_MYHf;3EkU0&#(U%9{Ls%sb475x^C1IdHPuUa4?<5v-8)UV|(;B6a5 z5HPae4R>6>0*q5i>>C~R&{(M`n+^Gy_Qi+_i%E}nSZwfT9dOR}M_H#d_Yfono%R_{ zUD0N)6NZLVvJ8*aZaI?eT_OFd=Bh0)edWjkddRsB_EuWfv@k~v!Zb1eD^~Sz*mCwl zm|#Qu;2jsG?RMsu4BkAjT$=kwYyjPl;M3t)!ByQf)s7o|Qw(^b#|8e746lhIq!ELF z;Rvee({O3Ej@q1W=0nGc`rX;dYqKq=;oOFqJX&lq)#l#;w3bBMN@G?~|Z z)=UcFo2j{U_#%5(K~$p-@5K(512b!yUG5cBz7+mgXte7nay$D#K5@$j-cLhmjGmvY zhUc`*%bsvdU}7jLiImeGpH(!42yfV&H{ELen3u%O;QuwFZ%-@3@L(;fvH>l6s&P?$ z5~$eqrm4}i&gv}!b~MFO%^Bc3*R4{Mlxug!1JpIU*#Mgs?$+OGn}pl2bv7Xw^6K-i zq`eqFCEW*V@9JaxjIBG;W6AT$vGIfKwF^d#7~q{4RH~2CcP=UDY2+V191LXJ~xcjszXZI z{mhf#KjZ(ci4Qun(_yA_%tvZ)as?k;(9%R~wGDu3;Rdak$|p0{$>YxzIR{O$|K|gR zNC;+uaXnMpJfJ<(VMxJ`|MZIQkAw6^yIV_@Vcmo|5qI5YCCvoB343gg>FHOmrp?x0 zIL4PaFU*U$Mx^4_2D?9nVcf6_;E&~a!3SxcF2|OQznNUv}O=dSX@<|rXo$-_!+}B;= z5!^WDL{)Opyf5W|5JyLgo8Dm5v+;LcXCW>o9^Yhx`?~88=!H4M?)k*?UBjLslDGBi zyJ1q{1;d-k*Y1ns#QqKVTUW4N&%u8;F!VC~4N>*m?6DokwE@=l-dRAP+yC86=6LJI z(NU&giOYcr6E|VxNEQ<{8I;G*iB|@*fX)FwecC*lUYWMSy#fwcg*u#yyx*%kQayh~ z4qWqoM|a#!d{5~dxLA^mT(iygN*K$XVme&}zD{OE?MurKiC8J+4HdeeLB<{3%f3>V zIWj?^Oo(9F`5sg8zoy&V&_8sF@z-5^G)B7Mi+e7=)NA)#j*;H1)`;EBdXH`^H=5{A z%|85s%_W+>W_0HtW-OTK0wC{y8)8PWP+8Vs7;N-EOkryH7w85Tyl{;`=k>8Eq2PUA zl7CxZRcXSZ5EFd zDXyf3%##yW!l%GF^y*KI;c<5MiUF)aidqeW<>55|u#dHe#WHj7b!UlAy##f2uElm) z&i{Vy=i)hA|Egm4L8aP-H-45Kjs5astO4k)u@2oDCma6GH~#qNwk zR%~Y1aq_QJm9v@^NEd=;TFEo`y3voMM#kh*N2b_u4xXV9$Q-vs15Sd{3TqmZV!Pp3 zanCG>zo0S@p})8XCn&a?VseOZBN@+3H^%|s5%aO(hbd;8{-Q|4aZ=|ulLChCx|o_B zr87XwSS>5Xah!t%z4#Gqh=S{E5Io`ls@F)s0lFV;=C__^9`H{!;s~-WxDxs#mD(tASS;*Q7}=IS=d=0^giq~{4rAH_Y=wr zp~z653T|M#TThdCEWG4j|H7;B1KAe{=vGwIg8EWam>k(rDgeDIkl(uMa-pNjZXK4; zaa32U;V&gpG%bw~p94m9ruq`CibP0@@u)oC#Bm?4E^T&VfEPK6zF7AznfwYFzuJ~- zDb%A$v7jB3&4TXwx^MHsa85%)7m61B5+YY~gRp4GH;@E``Vm_ml+k6`7b@L7XqwvU9_x$VNt`(H;UWlVC(f1wn*XM2Wn`@5C6Qyq>4SfbMos-{RRO$Nnf7uWen4 z&Pp6|CD-Fn{WWmUc{Sm=s>-;n>5u19y9Ef?|wf+DKqUR-VmnAyVp(jgzCYSGK!pUg_PfM!tbf z>-VWmJ?*RX)$P43@H51+^szWylZuC;yeJNY`V_AKy04UzIM(+pVoTEWXso|p7hMY8$^lP}Snr<)Q z3~5m1de%apw9{MoG&OXqMoa*4Q-j0^?b?udQc1Gz^%Jp{&m?R`_k%6c1W$yIeo-FC zQOE^$w9fl~39N41AX)cK?FYC9X(Oq(dD+vdD% z+}_RBteG*S*q$+*)LsC;PZPoMp4j(K7@_dmO}jh~?8V=8DX&{U+YrKKtl7k%vB&Hf zGKZF#dY8OQR018^S)v}l?{42S8zz@?DdSvV*B;YPEFxYI8p!^ zc>2Q6d!`4XlEOs2@&m^ z=h9xb^w@cz4B!U5R^Jz-HPea)KPsFcBNT_fU-sma&9?!CFL8H=V_Gsskvb|8NG6M8 zW_GtU&az59laXy9Mi;ZJqiu2ew~XNl%sFN18BLNWR8diGOH5XVm+i@H4~{?RSeT{} zkThiDMI%jKfE>bxQdL!1*I>0M?#aEQ_H>8XZhPPGyoM#l0WbUnSd&0?eu->e%uzNy zk5?W^;VfocG;yialM3^?+YVH&G_dh#&xl2{Apx=rwLyE2`$gWus;Yh!$4Ru{cWtoU zm0DG3E7?zTAlzR^J~Q1tn7}pZ>e+fie=*J#C7^-$+X=~YL?vSO7!aejq$B^vvZX#e zKX+p@WOR=6pmjD11oa!buy#Gi8zks zNJgkO*{S*<(@~9twU<(;(2YhWenr1}R}Z@;Na#CGZJXH*PD-|~&(~avraJQ{$K{G^ zXQAAJ?mdl95l0t@vd@a2P=7t1D3)cg%*D}d6*r;kS_^&tCuZotgR^C=g-qC|_^mRE z32iy;x_r>8wnVG3H;lHW7<~&JfJH4c85blz%X_1y4{Ig-^G_Q~jAeT_^_z2FCL|x3 zxnz((L>V?-cvZ00vvvPh2wIKi9lz*OnWcw#)eP45xuIyr`ttfxHs)W5CL%#RG4H5k zTV(tSD~rCR6fcgc=w>^1xl1DOw&)MNRj1wkX;l|Q5TIh>dVoHFADmw6jl$Gi5M$<> zab6v{`c@p)M2*yzi{(dUUDl7@_Sb=YeQ2*@&y-AK&QaDg6&swn5hAECZhsloDRvqR*EWWt?%!8ik_I3^ck@pt|N1x z&_K_8{#v=Vd3IqX+mp0`+(=oKc_7$K^|yb>){@9LZ8yV&W->fk0_Eo3%s%*wd`e{_ zv{9(Hyq3=6V+pXY^BDHS+&=eFs)&;!KQHslWWIY;QUHSGwncys4q=g3GV&Qs_A7Rt z*&Z9|*?QK&gw49Q5G2TmYgjS-r3vgxR=I)cStqC)sR^#9a5dfyY4ru6TUXSE+j`I_ z&VT%jtMV-sa!k!4@pNowpvj2+OBlidmvfwKDK?8JU6l;k91Ap}#leV-daQkNV~65& zn^vRE^No@lTTwk`1#PWRPX&5=5a~$?I2?w?nb3M-tdC9{vqoim4GSJdMNLh@##Bj2 zRkc^xNO->sg(UC~91H2gTOpC!Ah?v2wuSdt3%``f;q%c59Vb>ZbEB@JP z6S(#(rl9AqwGy+}B63`Dvp(ODdZGNFTT}EhVp3Mh5j{9KFeoF0VtkpMwRI(qDUNg? zTp(pWNf#GML)Xd%2S-@wRi02r@M0LrJCxD$YgTXB|E-#JbFFTJ#T<<*CS%~tWIs?~ zs5=*sS?d)UfbPwSGSUu&_lJFwhnR*qU=iyQ3OBuEMr|Gtj zLtLx#V&}uTe}+r_CBPOieiX|qb?}Vy7&1-lmai&EeD04pbYMDE@1FxsJD16UWmr{b zH&`GRv=`f5HwM*bLP$0kni(tQ!!2kUIQ`+rn9}e%jea$TMLi~ADeS){QWI?@x|fxo zlD8)UWuI;+-^xONL&77N;y$30dI$BIFMg~FE8LJgU%JgLEP}JobLmg$IIVO%mRo%X z|4jC>%EIAnhEza$LLQt(Bd-@l8%}ZtM;u>gp*8ros4wtR(;Phk3Qb=Vww^bPFc)9#i(b=AW5dc{FA6{}i?VBk=5@C6e2T&>3#W z301WIFT8k3|q+ zAFle|3omF)8C6kmRO;0C^`%NFSN>V-=PglcP{k^@ow|!j3Ayzg088q)T&Ml>M z|Jrr$T5=D9_#^lfBzxEA>yv?#a=@SDVDt$Q+T{=DwIXZkHoTeU;N7-w+f4B!i7?UV zVWPRQ<8PrL6yJv_;nke?2Qj5#WY@ySLn0e)uO0FspbP2~{s|+hto_^r{qwW$v;6Z0 zjeS$Q0ZQl@;qMe3YlezAqp`#6{r?u2}m+bmavOl{Z9v5T*_$vrZ#ECfW+m{r5fg7MC5%3L?_3 zy$aNO@V29WJAlN_vbi~|hNTnfoYECgYY7cX?Xl3s4y}J^%u){Af@{0pdLbC5Aed*n z7=ww>e)Lbk(4OvoPb#B^bC9{e@qAJ0I)_ST>uP^LR5FNNH1OaU_H^~9EeDt&Q#V4z zCuF6UXt8YK^K;egt#yW>dUM_yw~8bBF4_;L%g^|cqJ3<4OPcrr{c2v-T(CKRed&D< zf#uPZX`I#0gi^>iXcmT>VK6#BWyw-p_wdnVKD82}&t!1>tknq;uF!CK7 zmGxh=o!2$U=?Ig$6CWL5Cg$V2q93mOymUgo+4~AHGL8GqAoIm3sog=okAe@NQ^q)3 zX?|P<6P+`$uuO3tlk9Rrm{>!iQs-D(2!wm_8TutXaU5a^9jP2U6r1lw_1wv|7Q<`CWLY(}k1t6Bg(R=L<11-Z5 zyS+j%&|2~VtOD0x0ZyA4eiZj5R3{2v&0hFej21LdP|v!iQDAp zyxZ?Wd~gsK8Q)Smy#ql|QI#z=LTt3vNsX zc6C^XI{RrQI@6h-aEZqWPb2FCt)Y{SSS798&{j$&J|;O3fi8s=!#sd=sELJo;|fkj z?`gek17lSqX^Qlf(w{u8Ea(`wfw=j~NJA3rMj0=_QAGXE1E>$UnA%#9z#ANF=_0p< zRzAf7n9aZQcWjzkK7Sw?_|0O>@LMS_RF0rST5I~a_75WVzum-_48)VVE)5e`&r)E~ zxAb5ANVY0#lJLUYufoHVYHP!Wd!iwRBrAUL6Azw=Zu}%7CToWyE)uJDgO$hQlU$$h z+lM5z+PJJ`@2v@!A;V@mVi}h?%{DJp<`u*;FRB*RcHu+Trq{$bg><)5_2Rs<>g_z`F2#af?7?REl` z2WaL!vP=@R6FWzBPDC){3FtEiW zQ>4dg!0A{8y}n6h)OOFCD>641&|t5$mWL%>Ma5f+9#tB4w_mx@aSV>;hGQdiX5n0^ zF#Y1%fsk8iz5q2O0rhMrDyo`Wgv8!eCGe)85HS)UY=cWzO-qBjIaZ}^q5M{I_3UYs zVmYtKDHa#jxZg`?U^EQUPz_zz1SMQj(5MEr+AOo1?ADPLDks&RGcpg#JNlr91t|To zZ)ucicV23Ic!EeNF9&tnm%s6+Gx|tp%?tJn<`(|o1_ryv>^gE)f#YYs=oO)NG9BnHgXqL`jCqf zoG3$E&(`r-9MR`rcl!IZ4~415=tS5cKaE2ZYDnD@2k?(dBk?dRJO^ybc#Y9x13fd& zy&cOqA!3PyK}6t2#20}h!UnxtRlc6_e=e2(Q8xdp9&RyJ`@!}oWpGU}w{AhgVa))V zD3~k(^SiOab_7A(J}=)1IU_a${~hT1fkw4O6o7U(_&u&%TS|zW4E*>*8mouCP6e+J ze}@~;swU5Ke-X)>n3J@D%3k+3GdJxgjeTN;4$FU@EszS$*stY9w)U;|ePMwb#CfRQ>R2IA3by?y!;(8YbcVSdTYu-x6=)oRiB* z`RP6`%nG?3ZE#OjM(mBAUJBC;0!+I<&2oOxL@cp%N@Y~lr?W> zv9nATI27*n7fE~ROuZQOOHm&wGyYonAs2toIZIQE_2#uyRn6PU?8W^*hC}HvNIauq zD#m5e8|g6J4dj|$WA)su%s*y7{?_gvvGZNwpaaO!90ua`$tD`~8XfXL>+SQ@N|~0B z@h`K(LgqzOozUrV40|$;Fcp^8wx$6RVR(t`sM(EIu*7tqVP?RMecPx3V@EN%ei^v7 zBnn|iqT{TgjL_1oappH69PC>}XrbL!XV{tIJ;Pj(9G@)X>eJEK);|9tis2$NNN)&j z4@7PAkihl}TQTewZAUci=Rn6o{mNd$cc{3ZmfFB6O^R!2#!=hi75K6!YWv^x3T%n$KF3lr4<)+&pa4RcH210$%J}ER+eC>YslOIB!ZnH#TtwQB}Goe_3 zkcxo7rHcTFLSm})Vw$-5szRqi^cFxa=(u8pFbzr4?#bn{I?l+7pjs+J(&dxY z!ur|#9c8oHqMDHeqwHt&nS%)j)Y70BLjz|EdAYvA8-)s54xOg~CHl420AG8xT4E{G zAY2M6B-&~i6cNIu5;bAe)1V*1^M4gif97}giJnNsZ|Ya+fFe|Z|0JmqGo9bx$`Jqx z?6?)Q+Z3?yuHIc()y_={W}%fr7Ag#^!-tKb55d7$#D(w3 z-QYGd$Vtj=7QVzMgkTtw)O^8paIWyM3qsA~2#$fjSOJ0D=k=Zw@R+`U>TyWi8*!$x zjj0-nf!`%?kckN-5*zhB1osqP>4Mb#Y*rxf&udy9Dmp5yCirahn-+FHWMQRS4^C5~ zUVQGynv*{JR>$6Z)1q4OU~GkRxn3qw1|nAZID~E+fiMvrYkRLjTwRh%9znW@-(VlA znr8B_glC$sI4(D1KVw_!XO-)b|3;vv({jJM!&++Y@3Pm9P;I=EF8f1xIT*$1{7vzp z;KK}fbxgL_wJ19f1f-y%b4U1oLyyCsm!~COJ3#0x_8H|&Bx@qMhF#w#BlY;O$w8&c z4$HueU?h36I_bBbg*?+1iW#BGr@W~B%54GZd41X zACg6MwD_FH$`{veP%23`X>`Xc_RY_S-V$w&2%Uyg>=w&Exg49OasZ{dEPe;QTu{(b zX|&}y_Dj4|q?Tff&OW2Ol(eG`1Y2VAj>W8s?iwy=gkogY6ut{VD1T2w+YIJ&27lF> z_37;03oOZ<8r~;fdM+zfdz3%jzfi9fS?ZDp;2587*fb+S(wVh z^H98t7S-uOx$YN>arcf-*3OYP)N*Iw%!ErvZDP;sgTK-FNNZy@qBJAG;}ff!P~fuE z3ZAy;KC_Qk!PDoxFqNM|J#t=Zq$KDmD&&kc)nr0dlnH9}%VrI`zU5+D=VVgsTp40A z$bo%YI;}zcZmZcPfOJK{F}auwt0L!^=KeCQz-tMF%2Rw$Ys)pX)j0K=3Cr+NWBZVl11|1tzH8Avou21i%>P8JrOt|PlhKh`(rJa zT$whh_$X1hdpQsnX)#VDRu}!ep$hnHe&&~J^V7Q0`c0n!QUZTrRBh2zZs7kPef8n9 z5Jt2_*MqTV&f>I54n#OVWD1qu$ymM#`K@i}os{BWdzo9{b24}Ff8Fi>mGx$wL!7$+ z)l;EW*0VEbq-f8W;SAnozk7yfxs5uyJ->VY=BipwTf7XVs2_8E^i*z9vpr{F>~yGJ zf4rutO2XSAs%Ew5w>MMiV`nProkmBx6u@%xZCK@Wcx*q-q-4a&uXZGh(EXp`&HE7uA5sX5?HZzuU)6VTo*g< zQcu!DDZfq=ypAcAC@JI|2(;q8O|{Ox*9K{RmH(P*zpmh6ZtVrmtspzRDb%mE)=odI zi{WDkcs(C>>9NHlJ5uBCHn!@$Ja&Kww+3#`WBiw|^fGs_63N}v4fzTP5ncx`wr|eb z96OV7@V`VS?pSZ*a0;%pF(r@DRHcv!cr4z1G9#SMGUDgkEotTfeO<2lI;hVX>%*B8 zdVUT2Up_ay)GLGz;Jmsy?AK1t8& zZ;Sh_B62OTy@)#xV1Ql?${SmAn?!$OztA+n9HiN!eF5wp&}62!D=%7(+S8}?u19sF zj46-&u<$37&u~vQpcn4oSVl@Xy>k_Hzp1&T+k|x++GZ9CHW(tc$kzIF{}+byXZe8( zu*^0;X4uge^I!)9mVy2oeQ3q|D}ynApwl6}Rn|lBk&{r*`O;fQ8W_kp?lMI3)$2w2 z-$-yW?l`W8f&+p??vS<@$BMeOrq4&xY86N{OS;Av>OiEGSJQ}NYuJ?c#TX!LM^X7= z0`njebaXuD0?Ig4x-G`{5MfyT{A9w@!cC5))s-4+RS^Q#ws!^y&2sI*PO9ORL@&q> zlnNgE^k=}j95(l+d00|-Tb9xncyE|eHm8n^J)}wNi5~p-{ejf*?1)Cg~U>ZXkO@_QQch)kp&2)xC_-1`e8?65w?|8g3_c5&|$g~P`Mf7 zcez{~h}45{t(=$zXTN;IRjM)3Z*9@0jliX^j=G`OE|J3B+Hc1F#F#OIkq( z6-M19-V70J^K{wouPeO6jGUDFmC5*F^y6L#ge}PA?}SWjIO2J#PRwwoJzf$^Lw}vj zJh{^v%5E}t0X5|((dO#2j;RiTo7<>6Wk>0=W5cN`@J{$3U`>bGgp1UMT3e5*d6#=Q;^Oo2XiPn1=FhN^eOW`Lgfx ziJ;;T!AWal+HTM7>5}2aOF=ded6;amo;sujP@6Oc$o37`O)-z7 zUGg}0bU?tM^QiU3$a1@*t)jJIkr&ys->Z^>Nyp^=B3AC>496lznt`%JIy|V;E8Jdd zw3;(ZU|#Gs<0r&mtU>||pz#hmg*8{HtSd;SRLK#ujfmGRKF~&q;a~Y}#h;4r)HB~VeJZsL1y{&9JXo`HDR0pBj!nx`(T z(eSrHCall?0sIH;<|LumLGDCAd)$I((!VkScc+Va5yg8pyJVqzRXK?Btbi>pS-!iX zZ?(BwNnx!D;OIh`8aTP`W*%CP>kv&M(Z@4~j7`{~bgO4#I?zu6G5$#zMuUvfFIf-A zzsxLjIzue=x-)g<99Fl;BPA%idz$E!J7#zGLdbUYCb1=|DzW!Dsk7Xjth6{ik}9th z;+o-DRXc*-GvLB%g`ce0mi%d(9rnz{YEtPe#=<8Nc?TN*ilRhn3)DzRp9}Y-)G;?f z({!=^iSR7#tyk9L=_1)`-%$_88UALw$IQ+{q-?eFjnhy`EM|lg-d0q-5cS{+c~_xf z79xlxG%oP~F{gp&7l7bE>*#Z8%3j4o3HwU3)Menbsp)xtkZ8F;{^X16eS68bh>zks zr79CVmcQ*qK&Sq2q1G~7(m|Q}pCYvXfUN%+;2o@i44x>P)F@hIAnDrWl+diF0 z<46P-zXbOY*_&@4*IE69pRiU zl&fpq&_9a?x?dqlU3*8uZTw!e7vP!UgHcAIEIydn=Ju0~ib`Xj{2W=a#}k!FMe6%R zLn4&3Xw!IlYVBdT#A&|SmeuU~rm%a1wQsueD(6vR%D+q^nZi zN0*dpHkGm#w5G*xqEa}!0KG4Fn|=>7T~1=)GNgT{l=+b9StoS4c5qZ^C<3+d9V2OL_bQj}=>8X)@vNHlaf&pKkTm;nlc4G}O1RX1>$pRKWa28uYm^$tidx|1Q6UB49w{Eob|=&r;aT z#e%%`1M1JYkCV)Y{Q{x+2JxEF3-oNk*&Ogf4qt&Ve+eAgX4qTn3Igwq{4HLFQmCc= zJU2g0+&zsj><+Q&p|FK^yc}qOU)|;w?swCtJevkJ+|~j#;-rLg$h7+uM-mv3GZW}5 z%ja)n8kbEqRZYviZ|1WC3L}XGxOdID7-cRkbjPy;p%NV+A)y+tdf(?EqlP0KzQDr4 z0AEKHmnmoG(gl_4P2&`^u3t z@V&@$oG(rmVK+B$A0@G`_fU>p^cwn2>F8&>SCzO`_A>OPhxLsZYF_r~}ah&%dg=Oa*A3SrE zT7M5~X3xkr>;|vl@7W35l%ll;QM^8Tbl6gK`j2VX^>62hs2r8U7pu#V^C4V;d-~j6 z>}Er^sfS>Uo|g9Fab>__DT)u#jG1W9dmE%0thXe3p)LyapI3R@)Nue9~`?yAwg=G;-&bxR1=mTvL4 zeIBdUPLzE9&+8bL9vnQMtb2|~82y!>cL=eqS_sl~TjpE9b1aYRWFGUHJ~}Soq})@l z1MT({Ic18RCg%BxNRelEYRp^*pKg1v$0aa2YlE{W<@?EsUJUV6$3!#b=RhinY+d#i^vA)|3?~0LqE0+U-na9$; zan#jxIQMC_S+Bw56JCd-{1^X=zc>x>^D05Y)_7rU{i<o99(wpM87O)OEP&>HGG^s6hdq@D25VC;6KnYV zlMXer`m#-ou$E>0V^BoBIec*hRepdzqA?6a43Y!0>~co6q!78wIH!1G!G1dl98U_S zcblJc6Yu-dxQ4ah*l!P3?`1iS7LuPF`+N!_zT&m)u;mv+Hjf$DaXI5aA?0l?cdU;bsM?iO&Mo!XsB?4Wofp(3(X_t%AUZDPbzafGMJntbZgD+>6o5Q*$hj zYrF2ea!W^G-XSMV#Uzy6oXZ>#`YT7}vol|LMv=~o5remodq}}R*Vr#y)Bd`5MeI|=^3uxZbXJWp6eS}$~PsXp#%t0iiVYofGx;X zgr~!X&}D4+B-+$|Wsi>PtTujx$N`c7_VJwj(=XX@FTZQ!BK#uje^v$g}SuH>7klzy!186n^?~_L+t;iAf@=o+= z1-<)1l0ibo6(#z2++7&an0U?MgrNc(nIB&02fYK@7_D-ny5<_YtPRQ|h`W!lDDGE+ z3+B&7|H)kcR|M-DW^4ou_l&-+@Ms(2wqLe#Lv5JmsG(*)`T~<-EEOYklMF{rW_{!N zUu=I0UNLmas^eue_~vEINO;Y3Q~>;a#DI4tQKWkG(`~Dm2QmjdU9{9FDBxI(Bggd*GAxGYv7r#)^D48soL71jne)5SM`#_Or>3%Qo$`J;rM;QKc9szPe_da;-C1IP z2pX|eWNj3xY_}nR$#8TqJYoEF zqJxLbd(#`i+Q1KCzB%ho1f*7>B~Rkq=1C1LB+rdz`|u&{S>FIHW+MoSqHf){k* zbCX9=KPG$ma&)Y0M&lTz)V4`>Gd|{L@i{fh|0!=pL(R-X=%uNwh!7Hw1rdD-;ic$0 zv5WOvY5>=ks1;f8wC&WAv-K(DUmj9C_p?u%z+!%{jW~WcoSU-wdWn-&^?C%m_EmwZ z4XjL-6AYnJGVQij652kX|GY31xaD(ZMp0Xt>F4Djb=zd%7xX+^$94&nk@X?|mUehEZ43I=Ji+qg_hi2CJRE2P=c3wsE@WOyhqY(GvfVNdFc z>FwK`RtJ20L3?v_-pmWf;ZM_`@chJom3w^M6S~z#Ic5y$KpNgUIzC$mZ+YW@cj@Yz z+r=7UK;3H5e7%YS4^~TVkH-~cb_Jut3VQcf7=CLzIiCSFq+AY}zBj41M{OT6=e0^h zkK|NOV{%s>0a?eerg0X6;+AP~7@HX00At@rhnL>=l`IU8`K1LG4f{!s$(4w9sNapw zBX@hzuA9n%8|U`@c>UbsE}*CRWfybE>xBxc9bG{I7_Ns!n_^-JKBT^qd5ilg>VU<+ zEvxip-W4{*J!o<$BBoF5jQDP@XMGGdgPB%Y8p6ffA;4ge6n?5mppmzdkzn z;mk*jsmrID`}=pJ-FQI0U4Yyc{0^R${9kIHV;h!fvLNm9vxe9Adykh6ep7zYV{d<< z6@ixO81ogHoBu;xS!JK}?x+2Ta+5_dc(!q|4WAdVL+xde!XbxseY5Xf0Z5GYZc<75 zlH>}1t<7AWwYvh>@8l&%) z;G4?LgAHTw7U>32F%tb!PUV*ZGT_VXevlnIy?h%X(KSG|qyJat?4S>9;@uM#H54H} zgryphc>EO7NPQVY$Ty{bG2MWrrtgS}2SGSEJxZH>~y_@&;XOI_r>PN0gqCMXZTgQ&Od9&xaQ&)lJM9S}c)}{60?53KXMhYW~2$ zV+ebh--TtnE9DpJxNkWwHTq=|$legL-DDu9xhZDvvo%NgjVVrA*SmFQ@)})=#t+E$ z9zsGo#B8a|`~K4pRxK2y_^zUCb@bBQKLT4p`ak=PbTRoos+;GsIpfTFQ>JIQlFlp#?o@+0q=v4BdeGRqsuaK|7d)}(3 zMvjXjbgE)0TegL()U1$UR=5u44x3wK(}z_~+}I z3Ir2tTe@mYW1=?+6qir7X?%lP7<2-oT8h~KoLEG9!a)mn)|Z`yI%;FL&$DIe(J|0= zP1UdQvA$HSzNlRjx{QFX1w&Z*(8|G7Z(B)A{dJq1@-H3XHyKDgni!(a|dI3z1&&9LL;&N$^!)6jK1D^#o}*+{biPP)>1x{YiS~ zd;Znu_lcvyf0J-ZV>I^`6? zbQZQPQxu5ciX$`XbjUWJjC2^^|5FwJSE;jjyl_1Xg+fg?9gMZbD#VBCJA|w>4UX2=&`Pa6oXdBt+^r zQtz%aeJ%zfOQvci|KF|t{blqd*dcN~TcwqjF2$CuCV*uL)J93yr%q2(sAb^f@fv%n zDLjn7(u}vNav{^(JPJv9(x{l+z~n=QTcpryQPN`s|K4*%AOjgG&z!e&473xz?LGRo zhF9{6%lJ?c{A=@Nk&~zJQFP5JUBlu5E&Egs$TC;f??9X((7f4_C0m5t|Cp_rasSnV6CYcT&+J!t=m|+ zTNpa>=2_wYO<7LJ8gxJ}_&9F!*wc7IQ8jBbW^}*Cd{bR%WHx0Hb4ni}-cZ8&^|pwm zq0(m$f0Zs1+LnD>(J6o!0Vzol`g zLP`aWDo@hBD_mE`S%`kahd?2H*eVM~=m!@c=DtK{ec-*VU-D!dLjT|3Tc`stKwt-e zaWJroxxIuYZ+66+`Nhf*rwqJQ_bMX7S8CO#ODR-o&WpOjb4>?EId`tg4+XOhZZY9+mglMo+6(W;2o%PWPzWaCe%d-^dnp zE{ z&A2AB8d6|8g2)ew#CY+~)K-E9_dk=?$VfiU$!~D}g3>hH;^zlGk*mi>Z8g0+cq{$| z^CC~d3On9>ZZl$jZa%9)7>%p$X&My%tqKV3lW|J@7+ZZo=KGBY$cvJwdc*)=0vx=I z{i(a_~5(h1zzKGKMniKgbETJ|4ua-D^DfE?&|EL_Y zidHvdwBF*qPcjHoEuY1I&2>}iD+A@v=HKj%cEe0(KT3EltoG&PmjFEF2bPg~U(dMn zL6>+fL_CoRYqPfD2kD^dzPI={v3m8EtjVzVkG1=1SgI366V5yk|oqPujDvlDo46wL;#Gl0J+2newgrfG0-2 zipnCV(nGE*rM~ejdZh&BZ|&twX3~B46!&eQj8$Zxa`-e$|C`!b2{LyyVsxgx6o}6D z9z#In5uTlNj&ggi*BcpQw|uqlPHRlM;0C(MJ@$&u7`Rb^NX>$j4;{ zpRW*0Z*z-4G7Z^P8Dp7%eEhz3qd0O}k8xiyKSr5Ci#cn}1?Xa6j_{vTbr-lt#iS0$?m4)HR;7hYSIm-2@dN@&P&C+X&1& zEaXKq={p5K_!g|!zcz)QUUac;_9l!+Z-f5o2DxLsF4 z65S;VYVOxX=cXW*2VB?c6f}dm+9fYy$WPl=JL1qswQO~Q!xornIVD!lz?A98LSbUO}4WoLUTTnrR)bw(qc{1(K^a= z!WS3J4=QGwZKkp|8i+gwOY(pbhNl&YfR)A~*D31y9tve5;#RF7JlUUu>8EfSlYb}; zABvWEpMgu=BUCqMAs8OD@umfMXIeqLHd;ZZ{f2;!-26=tP7p=&RlMBT`v{fw{!D7C zvhZaU*Lqb1ut{1ro{EmNaE*Ym`q}vJKhxo?`sQEW2*&Y`l)QT%9w+CI##y2dCb?RK zT~3M5xeiBd7Lw5H5FZc?Sk{vy&3+f}xY{b5)Vp?Pjhi9#$na~czkB4!H3k5XT=!Cy zxjQ?3|FkQ}6i07MFgXdcPq$qSnJ?JMKkFiGCS)r;T8a-NNHRF@+gsO?hC*pF#g!s$$ zOEC8y7ZNY?go^0lMZv*F9W!rY+F2r<-k*w>{R-w zL@W&`*%d9}b@P2P!R!KT2AZ1=bt*zXoWM}BGPrS)EW{_VbG}S7UqU}%x>gCJv1GU! zn!OWr{$#Zfa`TH`&F*i{t{&JRj!W<|D4`LKCa+dQWTRB2@Xy~mcE}p)Ua?1`BEK`n z?97{FBW8R)=tX$XLlXNJ>;7U9=ml}><43sOaXK8x!>_t8yAHe`ii9^D(JdR_tqw4% zp+>qq=cr|OyIX#LjB_#hcI|w^s;51{v%n0Bb5@1I<_$0ID^YzIt-dH@t=pT3Gij2n zjx~(NkePz_zZ3gwqLFYn|QFdIsK#$Us z*{ijq^?lxdB@MO0ivI?Eg7X>`yp-n|cjgJ6UnE5J$Pb}`EByyx3PA-q2bV^3!nOT7 zjNyOwlCEwcFF$lk*}Wk`X-><3MU&LeP?+D~7YmG)hxBqEi_PpQQY+Y)Cll*`AQb;M zR*KktT;(CKS^uGX9u6)eJ(FV1B$d~0HqZ0DjcZ(l z`fTc!88d0KnDj1(HSBF{9u0UK4$?lv_UOF);=s&jiDil+EA6feotHXk zy$@=_2`%Fz5l6oqG0M=MdUY01P-P~T0*NDGch1)iW*QJa_T#<2oZ%C_LKFg4$xB>I7sS=|WlBFWjD_%NZ(Xg?Im#uIK=eQM!iT@^S!KMzZFbaWM-3SGw+1TLk+G8OI>=N+jW zYzabWKY^IBd^VcoSnD19&VmgvC@!u?V3JPm7w3NCL+_c+60$BH?fWF&CnfEmEA+LK z?2I+S-EFc~-K$gT76h5A__G3f_=sYqe|V)!3;FEhWI3M2` zhZ$Q9?)8VIsr~8aMc&Y$jD9^Nd3R#^(1-xDODgVvUU~QT2Re1lO(OeFj)-23`|Wi} zvmz^?-t(P^HeAyIN5?~gZ-}!y1_6cl?~ITbVR?}>m}zblO4WBF3xO0dzvR0~Bt}srYP}8}3|VT?u_c@E@5|>`7`LQ|pMT3p=*Dg<(b4lM&IME+5H|r|{XC zE*b7rxUh4qEI8XH{L`@K!?=dMd%1Arkh|&t|K0u5%P%zM$;^wr)=%?qy{l>MyS2c# zFqjF=jh0u`_{wkXWjcP5r-?Uk{Hj@VpwkcY%L(i2b zu4<7EF;)L8KUY3V1?lo1Su;BXp2f|z%XO# ze+I>NW5p+|37pU;`GmLylI70RG{KcYDDLzOZMKUpcl7PC5By#b{9rTwy*rZDEXl=~o0wWxn|pnNqBJ@>m*X1_4=%8kFC3ATH)Anw54)b6R})Fx)_c zA$4=+NYif0#p$5oe3lnH?jNKL^t7DnKUecaNLW1t0D6B;3y{wvB`3NztbgD&?ae?y zFQhV}LNe1gL<<3p(%CvoufqN!$f}f&&T>4txbOSV!dC67t4f`duj}Y{XDc^ z3FJt2>C=4cGz@%8@G}2GG|8PqDBqU|B1HpZ2tU53enU3?m$!FLPjV6%fT z)lKMbw`gmdXn#UrN)-q1n8Iz@3f8YTn`hE@e6eF>nGwi)ME?gUQXRi~`k0pWoo4yI_QO#!PRt=w}k~d^O~OM(iBVtfMEl?1y-?ha&PU zLZ__ZzaBYsfj~AQfagGNy zG6$F>igXhS&#Hk8Hv%F`TWAUCD%*y=wFiE6jn=|^I`%&k)q9s;l5p{oa-1eDewmcJ zay5gSQWIT+j_;hG1hGTFR{JLO*1sGtwXY0v+t*##W8y3P+#7@j&(E>;2B7R&)Dm|vo6;4e>MNr1V7 zK$6pQ`@C(%UIF?Z~m#cmc_DAVGSNVENtIU;F369jtmd zDV;D8POM#;Y|~33Tc@E@KZ0SNT+)`aa?FSwx*SK#JsSt323PX&K3P)cgY!_%EVBTn zHfe9INBsW6mcE&(-SS+Pjk?AuMWHuuVulTd@I&!2Xi4a9%I1N;TdKz8>55NZR9FoF z&mf`4YFOJlSl!Wr!IOQ;;NvFZ^cesoM&c|^Y--sbTC4_tc$xn0P)wHW)1*g+mT-(< z#VB)7oqnkfkA@ORrU6qmC0JV_>RXkqA2c-rJI?*O>~hRE%BlpIoESPz47;zwh{-Xo5}5G4JLbQzE3-snp5%^=y)uxpg#C9H|X|Fg~uVB zGV1)<6ejc-rd@101WA4tq5oV##op)#wQAtW^9q)AKF{F4gl<=bkenotP>-psASEU_ zoc4RILL6CYO}@&>-bAURpI@$(nbMMJjE4U{WeebLNl)#qoR)#a#SCB=28Y0>^l2um zi9lym7w%A6Pf<;F7$w!zzeqiKl*2K11E!SJ`fC=t<$vlH@JY37P%M-56lD5AQ~=Nh zcY~S_3kHBe8VBKwmq`;LrC%sLVy~=1wRs5Z2Rs2>Dd82E#l^E;-GNo%QGJ&>gGNJe1CLK9IhPP*OYHhwL6HmKqdth6}4E(FBTtt;ZA& zIkZP8MKqKRDgTQ?F7pvsaHx9FIUGGZe?B4pZBzjkhh8^4KR?Z0>MEN`9?ba4%kxp8 zKvMJTfsCfxOo%408T&@ipI@X|@#gPDQAf}iEucw^-)^5`;3Iz`o=^o3JM zs%itsj%#OocVQ&BOnJ1iC$ZwiX9rlnv%-hT!OgkI5X?B^Yf2bgSiy2w>FG)}$u|Ko z!=k6kn~$c=c$rmf;@cI$40(N0!Cd;V#u}d!e`@{UT$zllEE!2sg?@?%Wn|KHs==Gp zw_49N8~?{U{GlyQxo?mNT`T(~eI?$1x&H?$m>c6)~?Z5TmAPm(1hp)eu^VqtA-tt z_%D4f)CeZOvZP4q8SDn6r&IINp@mBISabU3v_<5WDP5+PEk_!sbgsI}-+f$e&i{9~ zKjUY}CV2ma_0mv^1KoD^VdO(2!9BTVt&he3WoG`DYXQ(J4+qrTxAJieg33-WX9uad ztYC`%TZmg30}CDrkQcs0cpUF&MOz#D_MXG^NQL_Np`&A*#s8G(W{+&>s9M0#9OQQx zTL3i@!+7!JmMMQ?5G!Ux*ZqQe;7I=fc}AM3e}c$ zSUsQ2jVCYpT^0Lo2(-Ehg|b=i*cJ+HJE~)DKiMh`@ST)e@}SYbRc5E-hG+N7-Iq7# zMCWy6&jjnEFG64n{CA!E;of#?^v>1Z2mHr-ty3arZB1LXmX(*OzGDL(gXzkI&7#@) z>4i=3)WI^uM6v*=sgjW~yX0}fD)=A^#kyGbhE^uc2R91O?W$P6qbvpQ;H(b&j-^$% zUzF%k%>B2In9T}!*Ji)$xx0W-+1y)^E->fLZlO=O!krBVeOMSf`tUXfwH>aUHq-}D zylhguPJlaJrm`Bid}83Zkw!AX)B#%Q?p;X1+y#yBvVbW0WVX)FusMi;fMj6$*2I|K z?83q`As`mFi%dB%?&A~^g!0N)zy-zL#JcsEyCs$#L+i&UC5yp$diTX#$#=e8p8<2t zn*<$I`)%eQfAkx*9U9o57FcF%Q!3VYkTeJbc`a_mF&6IINCj}yuG5bH%EbLfTayL4 z5q++Gy@kGlEw6ty9ko@Xux+YQJbzrysG6yMe$ydaj=3B)lezGC$(W9(akab!ZJEJS zhA}|Mjh@mvs!7h*GsQfznn2fLR$WPcS6gxJBC)Z+-@&^2Hc@aex}F6CaomJBd;)@h=%@9sx=4w{j)m(y%qE6+($uW z{?^73=(ytZwwKHT1Hqz7>vCwT_RU(7)#ESb14SL)iFo6G4g=$cMYeGxK2@0T1|4O{ zQhZ9{R=e+~)|3}{s1$klX~0S;+eoRWc4doo6c>eDMDE}ExZK@NG1({RH74XPxJ|s? zfc~5XyXcMf?0{pOX5(Wz`i6Il_+P}i;|Z?_^;4MFKCN2Ie_Mc@xc0-3Eu=c@xFvu^%|X`km`QJWgBAd*?<&x(YcX#AXe7USq+`S18cz80~kwwsg;1 z@zGz!?F!`-eNTBOS$lSn7omNt_lhk@Q7ysI)3aM|5d0xVkW5?J3v1^M1+#$-#*|WI zS0AoNlNjIb>v?)sDL@==a;KtW4fb(afk#I{QqoZ81<W{Hl^^%jU01U@Z~QCBLqO1`~2K;+0xGH3cjS2sv2!7`^1 zwfMppM|75m{NuZn9`|j&JiC|SkLFu+5k2n>zb`Q(`@H!-e=W=MTOnq_8e8ebhO1tf zU?L-y#|?0H-^=LoY8bCeysuj-#w*eTKNQy)v={e|^5t~(#@C5Y*(0p}f_=!IO29v$ z9_}X1Mn-3&sp>O94PxRIQQo;g^3{MuOZRPj#kgo8-Ya%!fqd@Rl(nrSvQ;>8i1_AM zPQwEx?GEv>B#e%LL~n&u{Q!Lb2+4|YMH}?OI)wG_p|twzItCGG_DQD=1nb<6@v?;@ z%g`V%32YVD((six?M&0sAyOl_SWD$utl=TN4g6?P8BnSl! zb}s4YUlwaLs{~GsE=b><@=pVcL1m*lnOEgFpQ&X>sln*#T$LofKU=Q0_2(eDrcOZW zXI1gSxS^&okw9>b;ygnF)g3OSR6XzyvUb=SEi4JrB>dzcb0YoTU4^h}1QSKjnmn?4 ztU(Punm@@XCwDw73h@AOcJYB)`Pbp*0K@2d^TJ5pi|K4(GS@KbFGN%8{YIShBHB+r?mAy$F!}nIYrcjOgXN#RN$7n@`8a`DpDncisq4jX&5w&%- ztQ8G|{Cfn80OeFpxx!fX0FMFO^R^${UEK@~^wDL}>l`aZ%Q*r1GG_w5?idG;#bL%2 zSkrA1gG0X$eoJclUKh-=gTuK#qcCC7Z*|6rBVH#f-nzOxC>mCr(i-(4Z%|$r*=Hyn zGp@3-i zj@L?>H)`E=eVjA$g{;1;*9NAttv#`Q;~H~lAWOU5iJxknDqQNXzE?o)r#GP@^X;M` z;qf%@m;iPy80E!2)csEuKv^Ras=xLHgu(k{ol87%qE}<7+{xemY%Pe=8i|{ z_x~}@stHP#lIGC2J%>sNT9deZ`*5A5iz#kq_$y33ORhbZy5Py;#CtXJI-#uN?(2Uy z1%WxrAlB{-_+rXG_8G?|<@HYTla(~<4ED-}a3AhpyrH&GzcKHlmCKz4EdXgfT({?4 z8nlk&P3d-Yze^N3nvNNOoB$#E&WMPqUaAS#yuM%1xRZ$ z2zBy*=RizeHzqRgihU-}kzaUfdDTp(r6Y59@O?HXCf_z~V3xk=4Bl7FO=4)p zj_pgHOWvKmTAsFbAO0ETfSz7O8zKh5co)q}%2Lsm>Tvz~GSr|SH}A9&=5qP>e9P>K}iKQEx;SyQp( z=5CiMIA0=8u@T%xKK&&~g<(JW-C-e|ZZ#7%e6;);VyKF@4o1!ByWTs@2Egu$Hr3wL z(Pl%3a|O5B4vG-5+l3gcvi-L59OM-!KVjFlo!&yfJlRr-U!>J3%?XK)9W zV;q@-r;)s&?8b&qEglgBv0?yM*>Q}THeyTM;s)5+6`guDu6-h4B<$xv271WA4LS_v zl~almlQw(u$J5T?+Yqo~^X;NVv!zShaG8QE-9l(+M{?6IYe5NE!korX)Oa^p#43;B zKiWXVaHsP^gjh0}%|h;kpH)R#nylf2D@(yO);b^?QJ%Apf8X(}1rTBW2Hhzl$1;c! z(c}S3l!Hx=KQfR`(mf#*A|+G7oKfO0=5c@F$@tpeDS`mQF}lNT-MXt-;=4w^pEk$z zY(H*TYeFbNW{-T2@yQY+-lHIy=))(DrzF)adE%0hJ;y0BRWwzU-x!(%D_rFvSMivr8J|}vR@))sO>Q0;sm$GX zMKI&f$fmnx_jR1UD|y5;mXZ_5AIp&N?{|k`GfvS3$Sd~|cZbZWHheX3A$eD%?D5ri z+!lUOl(@Hmz12CtD$1ACrORC`=1MnkbU6x9UmKBVGK6S0-Bcqt&yX|m+8|KUDg!AX z@?oKm*@%gmqD@PT$3DT_0P&#)tZHQwB~0>qw~6^m%jLjZj>WFJ`Syqc@&Z&KAB}O@ zkO}{JV*m5wJtHKrhU+eM>3YtH^@)lGL5#@qzpo^$1R-yZwBKGE4S2jfs1T7ey~6lb zLa7^-OI;oXMr7vLVZtGmLFG3_(g25Ke>L5}n7gThed+HeJCx@YsOQr5PQ6 z<@efPhC@U;omO+CcLy%=0-BO^eO0c_T}2;Y<+Vj49?}@w2B_-07Y=2fJ6Bchb{y*K z14QaMdF1HI&dseA+|u1u&GdHZpA(C#DXy!?DCTm83dYRc9Y-+_9fjA`tQZS;gQD@7 zb@SbLv##i5hZ;O`UABck|G*V7jIR{loSO530rL?kHOeuao}b4+KLl8wEH`g_8+Glm zvYT7+IcBa`ocFAns=tlU*^Ps$9&a~AdmbMnJLQcOH0gWNeXNKVj%whVosls!%bV>q zwbLN!n_Z`;q7Q9z3kc-ms++% z;hkj1Mq};Rwr#61+Ss;jt8vmeO=H_??4&Up+xT+s{qFspbKn1;G4>wMv&O=lbFC@* zhvc+@J%^5$_3VMk|2-%O?ffK}Dbpl1tCEuEx{nzM?*asr(w`yC8D%!l!5Q{g2%F(u~Gr?lJSfHAC+M*pIt_E${?8s z36}(s5l%@?pC?O+?_ln(FwY=6dbZ6wSqe$+0#AaQB-B^dAMhp?Cn@CNIJI1=L%BW=^ zm!_WiM`2$D2%ILxN*_#aDIIqenltGo#coR_iq*lS;gI}Zobv1T;c6l2>)X=ZWjw)a z`mCkkYElte01+k`!~=r#9I$ZfiGIfUonYIb6N3yZZa+>1ty@?M1BACpkWUX05fswU z18x{CUo>nJS(eJoSJ}k{EhM1zJ|$V26y6Rm0@f4Ojm>SuTH|7i@)kF zho6crz&U9z;HKN(xfSBi}gf5FxCLEZTArFrZ$vVlOzf9&jH z$5^>l@r#$NEWGa+?aNSm*6mI$ya~eJQoSJ!vmkA(^N)mgVXJc{Yd@a$ipmid$%&cy~FGD(%$}h=gDi(gdG*9sYb_eqe)-aqMS+Ms==hWm zT`a9RH~pG2%fu*pb;G9foU^R0?}1ryY5LFNX3vcQxRBKNnXIXrbc5pUcs)+C@v;3a3Yvk*L z$)+HThDKr5mYGZz#|1sEiL|UANQyWDlSy-KKRVruP7fBYfA=Q=SGkc&TU%i6$}xH+v&eVVSt%43FkWeY=%tvts0(pSs#^ecR? zv&c0C3h^8d3GnCpDEP$~&_u*frrp!X`4wZn67YdrG4Ai|g#YS6y4h3=Pu9>(kJP`{#_An>1X7O+M z8iozDcr=;jcLRyy+tb(cPokwkAt^O-M)S3s2&uUBzqSe+w8CN#u1+j1l2bQYDG z93ufyO>t5XXV9$vGR*)thwBI+D*2Y+p3rOkG14&xW-kFoH@KhJfqS*<&VGVABT~(# zkBX#bz4Z<=}X@+pi>=I#r$VoZW0Jd{FWP-}2mhX$L|aaluh27oPDhOYVB~Q;~ru}MTTBnBcZ{i6@(LCgNx2cA#eWpJo z4IkdnK~=_ZNiq-wXx7bOzw$E4ceXaEb5rS$;kHa@N>a<`1+Pn4l27_&wRCFb2q8{P zE~_=PI(SQ$n8IBj^H#UHePL~WCVAd#c|6+3Whu@BdP7&beY0La@zNbBn4^!X>=<W>7DmY6#8&_XKjA32Dtr^@nyr7z#~@BNO&-smx)K>-yndoO!Y(}zA`i}n^qoJ-+W(wposc)L<@quIuawUu-$GAJ{F|! z`SyZ1N)bq=Zd~E3ho9qG`x~3_I-;CR!T&PDwoSTyOPl*~>N}d>*Df}(ug#$%v^ga< zD-5Ved-?Y`bey`fD&gTiA0!$sqkrtmfhH^&s>UY?%S&!<8dkhUiylitqM2W- ztna}+Gc!vVe6Y78fuUrVueljg?qlw{?<5bXkTT8dEzNHCN+tDLZ^&~udoebd{O4st z7VkXo+f?E6Tb^R*lOzSd;G5XN3?_(=lIZ^Tq}$$3C7o~V32)_Q_Jm1`AWyZs{ACiX z6VCJ5dXnQ6Q>TWW(a@b(xS9Z<{&DPJ7m^28$RMf8>zzoK@%g#XljCOC{dAu^Ic*pn>2lY{h=9Kv76Fu!!CPzPh2-ufcGOYTJ( zycBqEqvyuYS9~6G>$>L;!GFEN>QY)l-a?FU*9DU@cz;@Cj>jh*U0rde@}R*?x=#OP z@EII~>N9L%zRUe`oknX5pQ2-@Ap9bzurO?IVTmhWQH1^DlsNBJi#M_((&#eUX$*LQ z2(OlaD!kG&x#^ur)%Bi2<0({P2uqvK;rKK-bMJuR z`DV92nS&iuKU;#-C4B)Jrv4xofBIsKV}G!?7x=yj+aQ@w5ly$*r+?4r-6t9VPLIYq z+mfN*YRB9qy#U}huLfiz_+_3!Tz#w zn|!pl7fUPYj=L{MH;PRdV!59Cn?XL*(;+W~&uaCzY6;(Phg!ldhpMXOCSpW5oGI%| zzH3EID7)u)yATp3_$K#6;B$Xr5eLI@nuPIAZG8PA3PoVLI&CoYP4^qW9vEx*9=My) z4_Bhnfx5#2TM99o0Wm<)^?+)CtBbl^Ne#F{x%re_!h_o?|(HJ{n{=eB467{I=Z^ zC?~X%>cL~UU}z?39Xpo?SE`M1X|$u9dp@ivK&=dGVJ_v#vxdKFnvs{IDV%qSvg+hK ztP1?Q-XzL06PQJN@T4|xJxegLanKGOV)~g86~^hjeTP= z)3SAoRR&+&*VJAOZG@6V(mBaH)$d2w!P=25P;?ZCM;W}IlJ=!!77B6+g*WQ20s2sq zS{taJ35!_=NAQELTP-ZC9}8fAH$7?6LO+uCz32!m)3lVOp(JwjMd_|EI|v4;XmlF;P~^Hgzl{)FNc)oR-0}2b ziJ}>`w}9tb|Sa)xyip)&4r;0ONLlYE#;H4y|I2 zg+b<3jqFj2*vo$aUWO91OvnpepN)~Q?;LsF44d&}?=XK7tL|g$uDWyly>cnFf^&Y5 zib&?X9#@6Fuyr@s@(BM^gzB^cI;uJ;bvbmq)XtvPj*ZX2qaDr{gzDBrhTm+kvl zJTB}AlimmwOsI0b?hfpRZHQJAv8WCPk*$+Ue6M&0AwOL=o`1<)dk|V_n z@?#@Tf8Y{AB6iSNEjfC(H-ooWZ&M8oUzRIlr_)-bboJp%D@>dJb(UF)}P69O{gNCZ0NuAuiH*(>PW*B>bE z%nPV5$`(U$kC?|Wgh$ZvTYOtg)#`#Xde+7sp`=qoKk=TFkHJq$I+OuCFwFTC^{sM@ zp)4`rx?5m#X8MwnIW71*h>x>;J1AzuYAdKD%)y=`5ii-~6oVP+-lwC24o7{pyGxxa zWA!vPNH!rR(#>PWC{$Uar<(WhrSC1I?Q_r#^bH8Gk33@>(9Ni~^z5ComF*A1nwe1n z)72e0{7w?2mGzZ!WRP6w!s5=ZI*ZwS@1-%zj^&{pKw*b1Jb^E#k$nbQJ`k%`MK-1{ zIEQ^42SY44K)4b|o>Qx({bsePbY`EIW#5FlCh^}w-BuB#oIzu%ve*@%U`uamKQ4{&90(9-a2=t%^ zBU}UsKn^QH#mBK35o?-deW>js3%1rSAb`J&i32R?yrKM4*}&M4M0DI~%c=0jn~)#x ziU7bKp-<~4s2eQcHc-FwbUoV>fmAZv%4KdhV+~ORR}sgVyJv_-T0+C9FT7wJbMtt`6|tlO|r+K>$l|c*x@4!IE_l_z|WV=ne|WbV=bLz7q9-xNsWF5V{G> zQ759Y;8&M!9FcYh%5*oeM~6dPPu1gPRGzu#%u3V94rgW z+SY%b)3dI7HTbL2E_NmI0oK z;xd+65j^p9=G)CNrEn&>>NKQ3AuT~VkEY$LO~AO zQ#PD&A&^<+P;}cpKO;Cs2uGTWoo=gsT~8Y0l;RW|1<_}VX+^gFyB-Nqn@)!ByS~HE z9L6%hSrIW|z9sO_|Dg^Lo70g&ky;G*vy|siyixTX$wX4}9nAm8x6$B6-YpJ)W{P-} zTGKBmqW{TNbf=VcA5Rj*zu!r|lWe?Iai$Gpk((OntouNKe|!Rqna897RYk{*!tk z4g&`Ow#Eq1R%^vQFHn)eFa|@HcVW0Y6rB)wh%p5pM-+F*44#l{pSQw_&L12+u0|+L zurK1=0PhcJdTsrJX0hNxC%-;4y|Fbz>CZAey%@Nem%l^mBOS7;n5!z~G3j-~VWD0$ z9nTK-zs%J1F?E=(z^9Q#2MhfG$M0KY=NK(luW)`7H<=%}floGYb8Euq^~5mvHW-{k zl7+sNVaPgGT6@G25sh$nI}-5v994ZYLp;~ioZ(`jn?&FsoGWpdzd7M;_7$a_XXHET$ zManRR?6k9HgD#}q8>(_qqJ?lN#~{M|YIJ<%cvxExf5={(W21l}F4|mwQW45<@C=Vw zp^~N2Wg4ujL@++Eu1C_Uc7j3WU34yF01SXl*f;xIDKIOj_6I3_X4>LN#zZ{Z_A7Qn z{urQiOX<=EAw(kofKA5AD)hAo)0xg`o00{fvS|bcfHxSXJo^M+*zhQdra1>X@ViPb zyeCS50Z<`{_yVekn?ZFvYW+~2?VFCbu1S=Q8KP={ zpVvb+6KZ#m0y2&UZd)Nl%<9nA)HR@;`$3s_it%BPLgb}9NmvwbVdWu%VGn`1M~H55 zS))g%RRuJU150ASt3w)%l)ZuuSuOBZ7!7GjM5#Ct@I?g@&7Z07y)W6Vu|ChvCtkUM zo1+OU0KmSO1vCuY4eqnKS~tDKnZlZVEbMH6bTsB<$nfJ!?r%ocXAexsLcoj_l0k1Z zoxJ$gkT9jf*wC2#QM3W6b+Y-a99hNMXj5>l2vu%uvhUNDhHn_b{p@}lJ{ZA$h=4zM*Y)V!vFs_zN_AH}QaUCNL;<#z` z0`Xd}O?clsWCwjwqiD{<#O~V18Leku|JaP8_nHH7q^x-R=*2I(ZeZ#_augq$mp-a1 z-{0XwA&B~n_C_XQ6?e68+RLTEx2X&vZ$&0JHnfMLfL>A*Id<0qA0dA>C>GOp&}F3- zL&E)eeD^IL*}Nva;1n#OM~pq7co=P3*J4wolIbnxKeR0q;-}5?R8MpkM4O6a>2_4w zxBC?tE%k&C{aBc)_qQ@7tX|~64?pp5ESlg3Wh-r*T_X}Zq}#;kZ%cwHvc zFZn)`Is8vS&uVWJJd%2)lWMUBcE`PWl_GiqjaaxPmv;XTB=7$9+224^x81$QbTbZVJmsOm+UBPMQ`9`5f)}bzF$hO_?tNwcK>+;X`mz1MF z9c~I^!i=-* z){yI7ipG6V4gi_0?T3slBe`cP?~_D=HD^7_0_DfEuD6Ppll-tGNqtucfz=h#+CT1$*T+LMo6kM zD5B=Z%`Zup3-rokn4>r`){rQ0}g<_*&FQn`v=O~CUG>-ij!iM zb1Rm%mW3pnK-lBHKmJ5uiZM(9Ny?8d9QMuyfCwB$1>{0{G|k@yV~|39fI>pZWGdCBu)5dPGc;1V;7zQA;yg*!(seh5Bj*SrIZq| zv{Cbf)4DxW+_Igt|23pGS?6cH{@HOn3Ry$@bCwbxQVPJQqIc*Qy%7axf<7i9(rgaF zf(%yz$v_HNm!XR)6WII1U20hgr%);z|Mz)0Cl5@?jgU)_H%M+i3CLyR4y33aK=SSi2d{QGn`m*_2?AFcY~WW>=Ftjh(t2cc-;UwvE%Ucvz-A;SX zxVgBt%MwA^rG}A!ugjYTkpLkftPUIcnNTb7@!m(ryR@!URmLt*&vgfy*dr=_vBx}o zjc8x>yRq&`a`?toHLq|Mhd^c4BNY!ry4fx1%a|uMn&?*iTK|3m)D1%{5z&$DIt9BM zN+_p+3ij^Mak=WVJne>bu&HJ*1?{_KkQ@fFCu=?mk5u$HaqVfysJSxJB+Mpm*a(zjknVc1)QHHC6b*F1B?oP%xaT1UeDZ$ z8eER5M6s-RcT8SXTTs2(4=M~^EtOHIjzoNl9pgSuYrfDzv3@$bs_B^Git+nf4mS-0 zM||KR$q!#`vP=6gw^nXV96Fh(j=kGcO#%}pe3+on_ z6t?<>VZoOnB56MDBhE$f34B3DyN-vSx-O^NSrl~OYG!X&+>XXXU36ItzGuR9?TjkiMighQ4mi_aZX3jkk^;gGhEO_*X0MvNx#pAJCDq{*U>C9 zkq^y5N8&AOH4yWY*MGkACo1amq&4nC@~m9X7(oir|N5}^I3BvhI<7J(mv#Hx)qZi9 zd9^b8Twl5BTioZ#@gWInX)hMdX6E=C1@RYL6s@{h*(6r&4#r(>W09a5h8%azRpoQAK$aj+G_w_c zr&K!fVu~Yh<>vl&B(u%!*gI84Cdn1enQgv3-ElwYkD-{A^b?Alx`9|W4FwVK@Pb~G zx*LeRqAQa?PKmlN&sjy8bqmZeVBNi z@qCWqyy`_AA>XTNsf7)4Cn?{E_y1sNmeew1)EA5k35-e!=SQ1;#8lo49L9p^=M`M^ zu7AyP%?NN86d{{X3aMC>wtIl%X&t4kP5wkY=WtWL5<7ju#JJxqk^i|AQ6M+oP<~aDz-v7)S_lfjk|JBJD{%_%);L2G{9EDK**Bg zM}mjnlXS$39kSHq{MarVAaUPyO>F(!d6s#Un*YOMn7HTP= ze?SGK%CtM`7LqSEilOU3B`sXHg5o`FmA&6dvJ(|8KF4E{(g z^;jGu>N{uA5NrZWGAGz0CZ!{GMsYOh$zDRwdwpIVSoEv_^7wz6WT<~6= z8Bu`i&5ltEvSI19<_^4WEZ8CHho{*E61Y&L5@74W-fcRO{k7l|O`?3^{H-`8E%L`^Xs z7~t>qb(c4DlK&E8YvDY88iDyVUyU$XtqEgVx7~P^O+BI@#y(g>&BX6aCKbqYt!<=7 z**=w}$*Yft-mJkRf(mP=MS1;UIG}R>=YFia9CGI1P6m8$ySJe~DmDo|X5S6vOEq2^ z5`1bu8ym=0Zqq#$3zI?BGmF?7EUZ3QP0%u;wUj&*Du54sDA%Q=9!$<5lUfPb06W}qJq_j?BnV2KJV!Q@`7ybFa=~&JSGV4Lwy@xd2rMl;-A%zpB zZkgE+pOxi+l_Xm*eVm)!Jjqv?#>?$qysnPqn>rEG_)1}?IjG@Ic$NTO5CC}aafxZRdY=o#Y!;Ow}ql?Bs2mCI7`|ZIy9{zJ={@z+g03k z`oN#(cD|GQJ%un1M=^GgxdGhSN-E`T+piV88wi~=nM^yIOG>u;WxuXtrHSAl+-Grl zsI2ok0?`q;+^Sj`kftO+v3FObKF{~(i-swUX--A$4^;9n-89AWRBHJQ98AP^06vVq zmySi$<^qmBeLRUi9J~-6FOb{I%LK3H1@(A2*Zjxu1oxwFC#Isb^DEl-PU;mMLjpqd zkcm=IR=IX8E|xW8?+wK6^&RiIp)G@{kNWgF+YAMuRB17eqsi@D|1?NTA;tB@ULArCb^FMF z-RDO|3)UsWhWvSro3p1x*6b9v{-P zKdg5W;^R5#2?(gQ+NkI%cmi1{<-EaONvj;_nvbaL!97Y;8X-7$zp$Ievbkb1{D6fJ z)~m7gSEmb6+>BQzYHqxiWUk(^vQBN}wM~4QA1l0HPBS_D%qZ>s&RiA&A-N6p8w9(H zXo#XPSH%WPIF-$4R?i^s%vu(q$5f`GlZqHlz@hmL$np0OvMaR-CKyn9pOr^M`|X%A zx8APqeVhuIMuckUi}E&tB$h;Qp$4PY{LBD_uV+r5GAg=$xneR1D4kTWjCKjVVDYI8 zk%;?hjrZGxK&rsSST}Dp)QbGXCP{4^Ji<+owy)1FeANL7p4b9S9FZ74l>o|s@N2wG zsGR+J!6kOupDp}DEUn{*#8I%)$k~9_GX$y8S%#by`EA=3n%GSie<$1oTF$p3u*jfO zt)pm}a2{c$2n}UxMcJV@xQT!lP@DF|?@8i!97(kKwZJJ9E{&b>;m{&si`<>0MP$UW ziC5B@d0qeje+959p#UE1t}c`%)>f!&05e?s#25LsXyAc%PtEj(pdAWT;Xut0b%o}q zODsaE<+swg2bNk}eWjmT1j73GXwE&Bz`3U%Zx*!dn>|-rGO_V4KGggQt|8h@=9HK= z{NcIu$+s~XR?}Bx*WK&{O;cP6x?tLd3-`L^D{C>S2zIqb{cM(L z`~svZ_oyb=N+;My3>mN$ui}huR0;hof%La*Qmh16bP~)-<9UO{;*+DGvTpCjxK!9t z^*(WE+7XTyB=|poHby!(+(ndMOiYX;C6u_})$qrQo@aN8=1l#Ex||74ju(;(^YGT} z{#c}Yn4V~zF4L6`t7Pn{vQslC?dNg4;9C_@yq)(g2;r3GwCFluZD{W>fZ>nsO2%v! zA}3uEk>BxhK{q%1t?;rtgg|&wAL4D?u$AKJ*j9yi$#uwOa^e>fjZw9x2vsDBmk%cv zw;M-*pEbH>)s;g}#>-WrqHbgEPT0g!rn=4nJP%wjw=bQboBO%+;}&O5BJ|r$>I=Bs zc7=`acl(wd^hK%j7BG+JdD5#ptMd_F-Z;3`-+T6THRs>P_guJ-!lh^biD7S!stFl! z`g4+lwfs3ejGy%0XPsGDp{Z)WioChK9Wi*nH5ki%f6N{GOEm8XbvV7_bvIn~KIT_e zu9>CEHn+iO21aHvbRPN0vu`7CRd0Ox#p8LL^BPeD)9-T2h&yD1pLc&hE+DT%etf+4 z!+_7Dm`+2EAOhYn4f6V6OuMiN`YDUcK?L|5!sRC)W8Ly(>G26AnI1-S1+TeGwOGJ~ zp5Ae-(dKGO@a?;ZR523sqgE%iW>Ar-BclmFEBGoAbl(0fK+A=VJ%#;DMr(@ zo)GbNQJ3@)7sH=CPuUlTkvrdg{v4mCU_7y5bvr!r+yxN8W61y)zlo=xtNmH&vi_r@ z)#zAs;gv+dYah)7uZq|EDg=Qe@A zVOC+9(Q0)-x_CE4l{-NUfSfko?_AeWg#!FvT?3QPC;J@+@dO&ruIT0KV1gc0WFe|x zfyQ#8Up-@Fg`oJvl}84x84X6tG>P5KY1CyuItt1Qh;u{mEmi;;0DuOKKnAfHvL0r3 zJ`mA{4gWYDY}!o(=|W73-!304OM!!~$U`GwCYKS2qs7HZH-C03T0i z3AG&<7<=;=;*SjYgo6A2!*F$`Qze{zSvW+Yr=nmY8;j<7gMxlpf zLP0_)fYemcVE8yaW7b2Pj^2o+8Gw*9hNoCUCg1jPLb~gtVYXc(2^gm(pVef9T{;1e z@B0?0vcfcln}=vbI45%}f)8{-;bXDEw*diSQWAXvF&TP5+IbrKFyON@LJXT>hBR+Z zB$G&rQSL`g5tMwNw_j_|fu3Pk z;2O}&jVn}@>cgtyxMa>n3?`2CDV3q|M4C1|zRlx$^Zr(J&UY&-qTE|b3$z^uyMvD% zhq|b|xO$DN_=vGL^AFbAx-CXhGS8@ikXjJRzCG2z#mdC)7bKkJX5rRcZv};OZ@rnd z1M+Z|sJyPr;;CzZyO_Tc+!I>uKv-u~ZT`3Vr&47+n)>{4!aF8E1))rq2Vvrm{xl=h z+k*+kVT1bn3L*Ij~ie<|2UPl?uObZqq^YM}AsRI+qB^Hpu%A2c5Kx?UQaVFrUeufnQE zOS&BI(@D|oS}!18V(x9?a{;burK_%s+74ch2loR*_fjPKzD!eMcW7wyvjb%+DK06) zicDEV_@!NDrM2HON$%dxUS=jZ8CA(#M#=&@kNUhqp|8DM5rW||CvHwAU8QYAr9k3o z#`WP4F7l`?cd_iPD1)vDLgh^cK8pH&XZ~tSk<_W^g~np;TQX5MK|Siym~x8j;e@p zzWUcWnRfEEJ+2Qf)_fBJ>gPVw)nCP-P!`=RYXt0DH+A}SKAPo_(V{A|v#8d=$Zd#p z+QE+=>25GmS?$-c!xPygfZrb#y0jP^%2`dmL0*W~ec z_>aT>Aj53QK;S(}_m2G*RHi*-uuIWg7d$vGj1PFe|Bl^7xl}${9+z>QlpcWJUyvQv zi{Vgk2cH;$j#)&02JjSrA`}}2;jtwM?xTVq7vw{b8q~wDmb!vcz6b0lsWxhONCkYU z*|FrlpHaZ^{v#hjzys=eYks)c+y-JqtbkJj-3K78;Xby+A9SeAQijZNwVeU$dEF}h zOyn2a$_xW|JbAbba^8u~R z63602S1N|>WO*nTMJ6NF)o3O$p#g$Ro3NJ1c1K}v)jNQ8m}Rk{0B7;dL`{-FEJtwc17M0cgvFwz5;Q}a?Jay za$QR{EsMLc_l*<-GHzw)I3cc?+0Wr(0Xx}|=9K3_#KVAh%erD%yc?cjg2IVo=oqKG zN|Ph2fx55X>wg+hZE?j_F&0lj6FFoh`?9 z^HkWG;XZPYWk|o6Dq31gg;oYPiM&`!fHNYn`sOxcx=NWJOTgM~kmRJu_6MYm-bhc6 zV0^_RT^k0+uMvXTt_3K0hnu7nyYkr`b4Rf6SO0U${y$5jc_eUuNxbyEPT2{_n*841 zA`6X3#-&Gn{&Nf99}4gf)f3AnF0X>mgfE#xyIbck8nzG@hplZt(ZGWv9h&@{qfWd{ zbF)0F+R`__8@US98Js;1d2&Afy~MaOMgHA>za5lOj-D6$}L?yj-zZ0MWC; zkuIMP=UpzT1WD6ZA$vmtVzGB7-w*6|Ps;QkmvTE884WdUY3YcpGq2Mor}ttNbxHNG zGp~+R&xgkpPg0ypxY$c;|Nm7|8XY{jlmC{We=k~nZUv7?&%BA4^ifz@S;4Ts31RdW zZV&Ls=W&+e;pH{i8H}lQJ=Nx)j7xraU8p0=<*hj78Um@Ql8)crLQ=|G!Csd&eowWj ztc0Z0k@tdSV9HM%l}9$tCC zvlOQl$l7}uv!||EEa78kr7U0pR93*D&8GizFgvx%TLSL zei0}}f?8Ht(H91U8!}g`h%-z$7ql0;>w0YjPIp~KGNZ5HS1Ez$WNYfb3n;ir!av@% zV2*u4=Kf-oe~v0dOwiG>EykOWM5&xdr3@Y)%?hWc70~N-NP}md_-|-RUD4JjKt`Rf5x zVFf2Cgfh5(d-@@Aa>S|?7$iObo|s-j92bs=wVP}TkCJe92x+B2l8zideR*;RX=!)L z|3+%;hyU+---jWA7u1O_TCtkgSOD1QIHL&uVZ&@-G!^79WOmZlmZFalZ%n2!A$;@B z3<`e2K2O@OT)f1`Q_wfn^F-V(Rqt|Gb>V2ZSz^P$OIAC%J`qJtS7BaASrh0D-9mn5 zC17u9ujOR)b5cq+Z7){6Zan2D2wFL*?*937Oms z!cig!K4SYTG^5d5(ZThU70D zIAWkCx8=Fl4*B^KNAr+c`nE3_#X5cy=M1YjJRKBR9~-HnDCY}`Zmm2nu-gc~@RhqJ zX$Oj8y)dm=?9VAJ6&5cK_I|PKchahyv$Uc8UArl%rn!nYN*#DtT|UnUj|bMRlNIkX z1huz$3Hp%d&EVY&ug3RksVLmE;6}%E#~jx5VY>{ln0;G$<_h;=k1@iIe?I!QH~tkE za*3V5PA6wwcLvfAjLP!2ePo50(MU>A&lYa6G!o;h;|!~%)H0>48AyLcGMqA2x+CL_NR_&WpmE#ih-`9kEAmOV!t#xq^mR>d`I zW(=(@WEXxJ+YCnPmE{O8A7frIAj+$Fy}GD0`DXVc;U~PMZNzUa-i>a8Zph8N$gyQ3 zkoVGD&By|ND+gNFd@S!;5{WDI)2<9^XqfK+Qy2GO7IxH=6Q@%;m!{@X(8zfTe9mIF3o)?60#SnSsM z2!w3>xNlT)_rw3U1m$r-dQKn=|Ft{naWurc_a@k>tYOemy&0~H-FDrbyG~>9e*a#v zS^X8FP}RZ%*VTJ7&NZ5!Z;KqvE6LpxXfQTr~mk>{MxlzEwJ_pkoIY%D5FHktY1OjFA8F={UN))nN`FzAs?_#5)hs$P5;Kxm;-&D<= zNDoOP=bNg!44#d=FUx6OfmJ3B-WNI7B3gKGRj8?I1EI9qht}QS=FViMo7A$4_1x=| z?7x2RMH#o64a{*)VGgcrk;fuY1_ydQ;#>HYqPxKg^0zZs9N!%RoaGM1)_Vf*;q5H<&1G1w z2y}a-1!2xjl*nzNEPOS)lxD~RP=6q@rA6u_Bs!oje@$pJ-ad#$W%JYhR<7@CsT$n| z+tHB}4XHz68hFhtyWh`X4aS6v))X|&Rw;aX`fcL*r0K&iLA?_oFwG+m# z4k1aY99XeNR-RmyL*FsYDwv&E7mVHuM77>=7p_W75XonM{m27(@b-V+AnD97NsP=+ z-0e1!Mj%Xnm_m&pS0wKAO$IY$Qb3p)>Ce~0H;Hx>wr_M7i6cuOIPBX^Pt6b>__IV& zsdfugxH7=CNh64WY%1Usa?J9NC-z1&{GJT4iTb&YtK)PVc>>F=TJ`r<2uY_a8JPd4 zBVi~DbS-h-^kN=NI-5LttrD#UH`5vI>%uR+N6c2d2E)4{A7ONDL*OL5T1`nGrIS6g zu1krRCb`S63vovfGx~9Fo_jSjIUoCl2Qb|u9^}IzD<=!>!v-d)sY+16ixJ&jw*pC7 zV?OwxCDrmf_t(L2q)W%aOmnWbI(2Gc9YXdhET?zbKk_C0@W!N~FDc#NAJ9Og&D7SX z;0;9M;#gD>bG?wPp|?)zRA@TMqCBs8dHO8^!x{vPDJyVM2#rjCQJmU-kv|`xPiQ(v zB%XWDMnCjX{Cs_s(lwsAMot9r%O$?J%*{WE=?Qtn+snB6ZS`F0&@8v|7u{|}oQ&wt zC<+((F{5V`k~XF1-+r_G;*4z^53YDK`3MtlWN{{X8=J10VqA{zA71JG)@zOw?iyEP z!Nj_Q**1OrD_LHB`$y!HxwN$F-1>CPWlESQsafW~*7ASxpjmN#4P$@fJT~W!Ub>Yc zkf^ZVNs}_kkXZM>?}Hs^e)Kp_gDbHdgSJc^tS`63>7KiJB@RIi@>ILG!FAxLTJ(d;iJw!|~iERx)>;mTz2J@qFgMu5g` z!ytwWjUyA`PWUY{wfH8O949-G-Ia+F2LQFz1QoU|EUT`7q1ouOg7h=Mx!Y!w)F@887lcErYMca11K{HO~EyMhM_L zu1d9c0zSc#)YLb9>!*EXFVyhlAI<$m<~!;ei_L+ri(SGfK5vLzetvwT%W$@DxL-wl z+M9h~UQuFo0pEG$QZyonlxeDl(CchCHpfglU6FE4;n#43_rnhVVpDE&KO@7O)KAgx ztQ{$`njZyuAf8t43#xY^!t0+;1{U#Oel_aYmD`@Z{}KB_tXsJ()Y~O)zumpIcKB+$ z#rp}NT-VaTzlEt0iPNwYsZu7DaW8~G7eEJcs!$_p%WGmh2xczA3EOmui^X?Q-TRjIP*5vmOuI7es)8AL=LWERg5 z2UbJB4EoKAKs|=I|E6z+cM*u0boBtKAAs4G(5=%U_eIS#XMR0y) zv$n#bPGfc5nqK~?Z9wWSdM|ra0=(P-fxemo`MaOQFQ}!b~ zO~phrFqMbN3HZ>R#%>w~30ErX*C(zR%X%fzs@hyWTLoe{Y$Tu=WqNhc6s>!v5?`sn zULl4o`R0UEA@o1mm}2}SWAz83L&zMzHh!2R z`C(YC4^Ej=GWaLfFH1_BA4e|2g$UT`q4JQAqgZcM{dH8byCZuNIR(8ev|dh6{qjT1 zr%|Mb7?sSmowd^#ePtU0Nv!il1e6i-Z@>b{Ss$9A8C5($m-Dw*Rts8jVqzwY7|{~D zRv7((?iE8ePKv%nzJmGdUbR-!!0dq4tVX57b^&M~CF_@kP_k&LX=%+B@g4I7^{bwJ zXTh#WdfhVAn5fEZ!B!pX%hkx3sqpD>ScKkHt;OJ#spZ#uyufzr)VDFbYi9akg+}6e zhbK4EPKG_E!P#Dwm337)?!n+SEe_Q{@|~i3yQI&slTa*B=GB!1vB*jGMfTpS_mWPg zak-Qb8ix*gv6q!__a#COh8Dvy)KH2qk1}=Qnk)JVO_h(G;_}0b%Esc^Q3X#Xj*Ltr z?=)yt)UsND3j|Hp1gaH93R_{4@mSBt6$=UZL#b2-8Z{*IqKpRZ!J&bFC2aqbwEhob zf#WOKph8neSJ%8ZhWu<=7aDtg6@&RL`*o(^zndui4`~OJY=9^`dGhnqw8zGEt7}nd zi@kz`IyT+K%Cg8uwbavWlt-`Cc>c}rSoS0@qUpzEugmJK^zO4Qv@kY7{wK(Nz6Es@ zbIShFUJAeAXa1D>>TC~h!S5y(LaNzyjJRa%j<?fzim4=NWT#mu>Wxx zV}7@RW$=}d!dKB)ZsEuvgD|(0NI8>e*_GEwj+%xhRIO#FI?+j)8UG3$+1gIamZ776-wuLvqE_Ne9B;M5fT9$8FJaSsaMjp z&)}dj`{YJ*CeHMz(@0&~yt6{5!88Itfgu%DnU%|*pPhBqwGo#t`K`%*J=Zu>X;2}_ z-6@05KLbtE;n&6si;v-F5VKAFiW%=ic^<6wd-xV??8wDz$0Ca9g6UKBILa7iQ3$C_W%p506P zrlQr#_Lz~L8*Q*>gGf$HT($MQY9Li1cmvBgSdK+GXb}5{eXj;@-v22Y2+i2|cd@qX zd*Fr$pgzeh;WzMv0^#t*)DU{W1%Of=c*w(rOJqd@k*?E6C$+mfQnBbn`TCxL;B;hfJwKBFGP*Bz6_y<0?$q0T6&jy0&hH(RO1p+}% zy!`TJlc*@s(uF@9?Wnx`4sMFM~Q|ej> z2d*XyyI|t(NCbQ;+_OmTS9q!#LBYD9R%<%~OQaQka+mHuS}d5EgD?khkl2Y8)>x>N zTG^X0rV9zo-O8&IaWB?%a$C!iFPqnI9~AY0ymzUnQ${6k3$g;A0$6vBdO9oXl^63i z$9TSkwTLNzT$4xyLoS&`K<)~!r)m4UyhLD_G>+)2fT)zW2T*5W9ixTsDjkPWKPQ(9 zhYe99!+B%u)Ij5jLxNMpPh()%aua9=kn++z>hSmlns$78iCe4#dFB0`69bU2DeuEr zT6w4kx-km@J1B)oM!v`tdL*ei?1^`RiK}9XmNfasoP#7ednqaNC_+Kg;oWD%1b~v> zj4D0OY9gRDhyA^}yY}B-=-9%Ml7=@8ryWSXP0Jyz6p!w9FC$>y)c2Fv$&Jcl)}`lb zP3w|vIRyD-7c%8N-9(fN#9Az{ciHv5Vv|=IJ{#wN}b__Y+41rsdv7 z@u@I=E`a@5XrY<)-uNxpjyIZ6oS3nkkfOq~)A-cggkz^pc|t^l#t9N58qS)jwPbSs57T!D71_XZX8bnDF-mios{@91Jk9qai06OQ>paN_#Nw5o8 z?MUf3ihi<5SXmTYllVN+Shi*_Z5V2!fco_AVBM&Y^qT7ko_08yr@O1pJzVeqDo*}| zI!O&c4L+r?|J&roMF?kdi$8~hiOMzdul+=g8Ugv?rs(-W<92M@At6JolJodI-``rj z)@Kh@qvi-v7~^p+p_k7KrxG&u%?HBy;^oN9J~obVUEanN-S6&qeqxW_UVIdLB?@I3 zehETrbq(B>_BuVa(McJ<1(QuCEo^4wEOP1-6$R!|e{i$M>Q&uvuZllYdQD6bJ|Ojc z5he1FMQHYNMh>Pg_>uEzhKKLp8`?nx%*9K9m&P#Ksl-9Jd`HSp6G(kxGsfu_I%r-GrCskX+$ zpdW!PQyUK}xewh~{!9|3yFK$mjf{%Gqd>Hm^rb-`!g@DSKDUGFkmaq_y}>| z;VW5yrnsoDPK@96@6=v`wqmg{c=iMRkf!;-Sa4Y?zpCHGUP(29nFo%s~ zR^1t5XwQi^8&n?qV?FMOi@j_lyy}mhNpaW_0*rM2jt4Y)xSg@x!Sm;`M~^jNdF@K3 zVc$tcv*^>lt4zVpb2qv&S``D7#-~t|6)>5M6R%2FDL@}g z-zAR}%0Xbj28g{(qshfk=%~m#C8btGT2{jIsgXsw%3Tqt3OeK*;SL~zClZ~7M$ER3 z!}tIt^H>NMMUJP#Ui-;gU|lR-U! zUpfg@RD9Y85n%DS?8kb%#`Qnu#l+&9kt)2vl-%|d$%1B}DMSt97d6W@Pm{ZWq*K7zpJc%Fj#nk~6 z3Z?{go^cneryC(xp@3HE7!Zv@u%)m?J9eWK5(gSZPbM4tT1O;dM|7n-jX@DERtQ^C z*$RCE9D6)487Q-7g|*Olq>GbB@ha}c=>e55Bc#-!rW(%(3uV}oJlBy4vHZPQ5=sDP zGlM`Dlm110K)6PFhrRaV(N}?a!6q-_h(dFwWbgsg52|KQk!TNEf(EuSHw5e4M=yy= z7w?k<3}0`$@DzMMwWaY@(?Z{7QeWX4cSq^?cI>X$C4)gN7Se%u^US&?+)JcM)*#|2 zLOdO`u~){53YW2_=rjyc7{9c$N&g-7Y8NHb#RgWBrsyh156Fc6ii3PM~= zN!7TM|>=$ zE8p{0rV@t$5|hxu`{3lz?61Ob*s%AS}>eW7Sg|#;Z0QR92hr24fTbWPAAYOu+vCkK{4hVuH2X#mh^J zJ)Oo5^0(b83;Nug3~?@Lefr-z91c_boBsOjuOBi9w9tja(=*Os8(778|T&OAjDeEp|AjQpK#!b@<@veBLMt#?C%2t*fQ?Zw& zQ#O5q(o|Yf2faMIhE`(APL>+lmC|y~H_s2h43l`bSbiL*VQhYw?%*kZUaYpZ%VcE8Ycl@j@NFTb?nx}Rwv!IDIj8disa-jjAurWOqV?>#Hp4X_G!vnj z27P7NEQa!h3V2ekih+=hEKATiUqvu(=pMH)vXMoe2;!lUD|Ur&-eURO4pu*pQ4_-# zn>;<-o?$~7(Lm9=2xH&(HQN%fS4fMRn#_m~vWJ|Wl6%sly}A5F%1v*3y>eUFvY zoM9r8<}ah)87@vzRf-$f8W&SaPIN1uLhpV&c3|0mU-y+%_B^0ZEa)tK1%{lm?b)H; zivBi|Q1Q0Y{i3gdH5~yzT_N&V+bjv7AE4w7^|nfUl6`ExKF>*+1ZG{~W?e|!E@8sQ zeIi44@W~2Xz&YLOHr+@C{D}ouibGa|^nz{hyhWZN`nidF%VXU^;1b2Gif)j$uO`57 z6)%2Ay9?1Zne%|7_!D8ee0w`;Zs`5nHP6PWcpOl!(Qrx^Y(4hAy1eBRAF) zV@wP!Q+>&^6~Uk)+2`1=@cnCaLwa(`D%oTpljFYAg(4XGR2FT-a6ylx=3u(Re#h_d zF+)`2qBE+54(Yd^)|!5}#t6wVt}SAv{*I$`^cB4fmIe!fW5IvhD1Jev0bI;5#k-wmU$GA>5Jbn+ z{!FpO6)Xqn4Q^cu4op~!Rv@`W8O)&&zzAKyw(R2Y!DwgwUg)%vy6H(OV-Iya^aR$C$D*CT;L!3x%~awJ<%-?agY^!k=gT+uR{3{ljKoUj{{Xtza;HYDHy zqi^4p5;>Mis3iH?qmT zPvbReH8Q;^93nkBeT3d32XC#rVRh3K!8J7Rn2`DYjGOXdQZ&_OYb`zbUyZ;)V)h2+ z>whyc4qGL;NJGKMDAZ~%@RdVw-iUNT0M4Rapv=xM>{m;SjW@Zw-Sib3rct6Yo&uOU zAlMnA&7@esk)A31u-&|u{$qD{w|oy}NdEdQ?+5+M4&UvNBR~D)lF2*vi>i$^!wv@y zPAfMdJu15Bju0nAR9q;$L;!nxBl?Bi6q!6jyenb{{<0Nr%1Nyf)K%#{Zlas{C;Tey zg~j}@LFlEk(N=EWgsIi?nter*|4`#l< zQ;PZ6q9d3wPJBWfL)+s?a+)R$^dfR~c4b`>Vo3F=`@-#vg)5%mpI0lIO}t&j(#ZAK z-nC9Z=_8SlOSXK&8tWK%7%fJ};X>RVE!0z1Jb6`x6S1phP~Ti6)0sy8%z>fEDQ@s; zOJ>z>UNn(=g+t1Wi~XiZP75Bt@6MF@VE7%j!Fn@&fHn0;U~lm4_BSPh@F#?aVB?n2 zZ}CdfhfZ_ZJhktuBEM8EhquqjbECd7A>FtS_G$}%O$_twvQ>iH%HF27Cpr}AY6@{8 z6t!K_g^O)0^?wig0Kr#7_ld7Ben(YJb2px2TNP$YI3uHjdjFl^_Uu$Lv9X0ot=w$%snnKc z9wCvNZ#M)Been33pVqSQHh3Yi&0D`miOl5gOt7X`aT#>TesTHwzE+W;uX>xmFXj@d zSyq|o$(79evx_f%sZvYv|9EWZ>#<8zfC9?sCQp z$ZvLHbldCEN{ed>mDy@_ufhJ_9f1g=@q=UPx_*IZBG4vSYh$*__*QpuW68@~%T}!KXOGwl=8byE3;;1aj&R ziA8)Ma1rfB9p0`GuQHBsx-1bw*ul4#`}a5WdnHCu0R~~7?{N2%&C8yKCz5OAKBkLf zSt|wBylf*o%wh8bFK;!9o6mL56P2NFn;P;n_8SO}jchb7q6xiDei5Mpw5b=Z=N9$`U+Z=f%xX|)~vck^5f z{*D>sIu^^}1d`g#ZmVbZ{Fjsy@>5Y~Zr72JrPB-3oD!J8a4qVsAVUCxnnj&yxvoph z4$ikKgyX`g$4-FVcXLG8T>j!5F3&bI#C$lbtH)zP(ss&C{Opm}$VwGXWVWv=-7ewf zAJS5ODSbk!0UK?YZUzSF3IA5sidw-B*j678T}DHmZyx$FC_Ng8J1-saUYOM}sGJ>HK?w;c_G0JKXn|N3{B+7<7G+On=r!5ORdP{!%;kHRo z;{Np{OitKuY>OG9mDyvPUT_jfK1?hhtMLx{b^!?As$j_o>weNLK*{3)3jchPJJj5il*(_{lV=X?g z^cvfc2+@*CC*3!H6MT+p8C4y_jacs;>b!q}ZO5nEzYi`2yI zJ*i*g=jcA2Ri2q0>O^4scTy$G1+V0NCMIKSu=L+D>?Gv7jHol4=-RcaR&I}*IaQ6lHDI-mxahqHy3(;}oXN)vTVUF@XN%j8C-hFrLEZv%Q9k9s;V+de3wC?T5OV%W zcqPu0`J}lC=x*I>OCGzDa_oQzPIPw$vY0Ye}ZUiFW>YH;rgR@ho zQR+PQalDTIN01=(l8BuZfCUjKqjd<&Q1#`C@`^2u;)kWRirwWS8=KtO5`I!N#Xn^Mx z*eo|0K#;WYyI)xP4awO@1gMEob34T;JRxjkq9pv?=dG^gj4;uI*%@$d9NJFkByuH{ zP_RJSC#dJq-SIOYtiXZ@BbQc*5gNT;h1}9-mOdgqFK92>8vJtVijP>|3YmwBn|01S zZD%q1|K21>!*ImNPMUa)f3K_g9d2<93l>guIN)ul7!};vAiCu9vQur0&W_Cqn z6wf_n47m}#NK9ntr&UaOi#u_DX&T#KffLHiPvggtjOl%pPm5ZYphg-9w3?dMB`b5FZYWb{#ytTxd6~`W={I3AI^8?1yS{@bSZihR59pxiiSMNBr&B6_h^yl*;itS%eVH(M%N2O`j-+Duqu}L|L`}PBXAqGA3Ilfvj7g=GcvYS=m8U-N?$`V_G zL@wdA|l+q zHDunFR1fInGY*1sIhK3bMbjS6O6?8u_%OMUTn*b1?IHl@#L;y(__eFL<6%mq?sP`R z?)sHaB&+-(Z;$(0cE425 z&kr&QFF4}POVgI~-Vb(RXWP{X9(xi?k8+a9I%-%XS2T`N|3x<9F&+0fYP!;CgfmS) zC3K7Hn$m=h89?S)+Fd+QARHu7F154M#B{hn8Ht5lZW z4{-}{y)|BNRLd2ws4|dJ7eET26B+(&PV`&5$1TkGV89&EnEUt}nTEEhJ(}_aV+U?q z>#uQFO{>@$c>Hyy<68h^EOHmPQdF-VypswYk?Tw2%;cMXgY8ZE)iQ@ZDOfYYq@B<{ zTSDL?>3t5TaI3}6ruG<`)5#_?)PE7M0ODc-V;(+*9VrgQ5r<3nS zP={^&&MEA&c;i10P)^klOXY`fZt?``(D#^Y7;Y(2b`WI~j6gqFG6W;wDv_nOS9M}T z>pH*7)m%@rB+B!2?+~*Xe;)|vXyjL8k&3!dA>9;QTX~Lq&+n95&vi|e-w8GWAO0^=-RVZnjLu-Ru4uVR&+LlU zZ?;xa#@{hRa9t`*L^$m3-)+`rFBfss{|Dd(jJ!A6PxmdCkVB9W%u2p|L8eX!LT?qZ z`nsXSqWAuT3md*yQR5T-$SJn;byCOVDStDt=rO-(E-|(m|SV@0U&2>mLMrA~d zc4S-lBp#5?29RHpt5MP4-o>@q7;Z`rBlI{7G`xd z_2X;>%a6(!MtKK>S0g)7AYK%sQib>Z{E*|TH(P6 zw<7*%)o36Yw*B^Lv<3Hdgt-x!ZVe~0oc`WGP1>~S3!^G>$2gtDu_SW6;iV#yTRGnb zTAFC?gc%-1gMH*WW(GlP;Vm<5C=kr2Erk|SR;X)lmRs_}L8M_)J5YC{hE@CefKsnU zmcaBJ^qOa5uVhmU;zt02a3Yw$SavCJ2}f`};~AA?iQlK`J*SQK9Rl#DDVpULLWutN zSR{1kc^?kyr?J;g19(Qa-OPnn*AZtvN3(K!-w{w~w>v%v09{^wRrvR)}=i`7; zj~Ma=@KQDIm$@10Xv_E>DOFMW5FmOnmQMs@yO@)MryA)bAvT{qN>axl3P{ZZVtn9E zi_{IL5O`-JS}&vdm*VaY7or_3_1wPdp=KdZH@=YUR%OA-L9PCHzW41f1UyackA=1~ z{6@MagUCCIj#Q7~7q(z4l@nz$qD9_ncFeeQV?XC6SV>~Rh&0Bi4dF54E*nBgn`G62 z!QUrig>(;6yyZCCiS>+#5;dkDcwm9N<5J(+Z@Zvx6h!4)|5bhAnt1#su!#(Xmv7IRzY@INvZ#hSgc%5-fJ73(7ugA#3@TaYJ zx1)-@^Hv767&H0$Z$j(ZIvWV)Y84O*FqWb2DmUXONt^3dQvEB0=JNO27xj$(=cIy^ zYUTGwt-8*u>#FTX(v07~?R~^;BTH)(dBuX09JbQw+lR!NX$2_Z*MhFx8{i4E6 z2G-3;6!%CRHT<4H)H?A3Lcpisp6+z4r)(rc|8PFeSF1i`H8?v6H}@wc6>o2w+$Q|* zTpJO`im-dqk$d7o05HDny{hf!t9_ksmoG$^s_5-EbjgL5!>tT+K4Vz{f50h-sD>@5 z%`!jBtBPZQ19W-s78OD3n2DKVr8u5VDQhSQy^hw~@W7boxR<3L;HFfo&O4k+iHH*K z_QYBauWtG6UUt#lB2>R7YArO-f0`%m!zSw!W2p^jtE;AKsAkuUx{#T+36UO0Oj-=Z z(R=zAM-;RuNI$>SCrB8cJm0hjlT&o*KU^Bjx(L`|H_M!-BxZF4i_M(WVDbCpayDz{ zTv8{k-fZ?_j&42^+<}d7ahY2K`6y^5X#&X8B<$uPE<9*ZYz`yb{crg2@h8i7@&w9Y z!W*wav6+N634AK9ayfCBEFf4_$rmgI)9m?m&H+Ub{%Rq20V@HQYIc07#9FuvbltoJ%V^Ib|poD!fF6bhN&bl<8(#lAk!Um~LfhYR0)1WyaL3~>hfqy;OpSU7h* zm+`mVU|UYqUizav((@jR^0Z7RkQXVtl3u8W2Ey9wO2E=E##=@;I|fxrGOsZ!=1KPz z+e$w6Hyl7hk3#`Y9`M!D^8n`e>pEh2Y6@?VefJ63ljVT={vLO3fMT5-TIe~R#wQ_r z2(mj6c#MD6XTn9b$l)?7`UCxKyU?Kiz;sQ1BYH+kc^m#7+|jL}Zlk-=q}2(Dm*AaBYMSJoAwWHh&6aMrxCJ7I**N6G5m5wDn| z0Tw?)C=q}Ox*Co%)}^KoPl24T$=$qB_Bgb23fdME3YRIx{KK(~zK8`!v`!iMpuF@z zWUtW3FB`8mZgqj*4em_pw^^G^5?;N4tZeQ$-9;k;p`KAL#|X!1%&rT zTP7i9U+Fv9p?K6OJ@kSx_lQmI!Q^7qOxAxcW{&NqmC(j(N1Q)*w0qvFb~SPA%;`pS zf6-+VZOlUwuQ>U@H{3czU5;KcxsQcNGgK;akl;<+;K|dt`XJ=K1$->AnCZ?2k-Ll} z=zl&~WZnkzTr)@I)#R%+H{86^PXA9Y0BlxEGqM^Acd*JdPU1Pe?DmmGDnD5oP6nD$4tS zNgWW|GXMU)=?4zRTPH*$XlQE6jcE`)(PAdIKXEy$a=V^~4-E}E{i}#TR_q{bFj}tU zi3E>bV)obSe%d|B11BCAn=mZ*9`^6ya4dW@Yt0d1;>jKaO|Ya?#vyZ-D3oG

    F`u zyX0?5A(z%g$q*CgXsci>;&n`%;gTKZ`viQbe;OBiPpx2P^~gzj*6**#3vwirGUqnd zr|v}XvAn^mj=X#qyO;CwZv#A6W~F>7nKg$8WGYDAs6-68Vr1~DQl+9|Tn>K9I#8VV z1slVYu+M`$+0w%r4@5?Di}jU0No#PcXE5s`Ld`71G7BBQiV)GA@7^=|RVBH;B>8wRzD)S0R@ zqZrW<*#Z*>|4fglKSQ;1gjXi5vQ3Layh%ehR^=-~=kQi6d-aq~D79z^kMFcYP%4^g zt=!!ykdOMc0Q=wmyy<& zp>9B_SE-J@yM20ePi5PSxR~Oi6114 zD<&O}?_b~Vel#F->wU`2r6rWK#{Q67#Bu_I!%C&>X}+6V(lE{3J$YHkr1YEh8o1)|4W>Y#VqN%;hgO{=2RO7Nne;J>4_$dBV+MT}uNfveMWS^qu5!}~v&)J!qd z6PE!WkyQu5Y_SG3{-3Acxp_b2CgP2GafihfEr?9KJcitddXM6Bi$msu?U&ZMQme7D z6Y!3^jle-&wv?#xcCM=EogaC-LziN<9!veAD7!U@m#^~+lWaNoGW+BUBj>1^m`#^!lT-L_&+YuK~2Mj%vR-l^UE0*UetGBp0?%+DXYn-F`v$E7q4X z&IfAR)w$&r`?Hg+??tOx=dV9j{BJz#+6dnDq&dx#dgXbp+z-~12*u*R{_Nq^s-Ffr zVyAHo&82;!kW*`a2?JpAf7~}T=Yp!Fz)ek1MD^|xfJhR7v_81zyt6J8xNRbWkhKO- z7YA#3Zz{a9c#tcFe%lgEbtRKKgReK3rGaxvuDe=Lf-()-yLjG?HQ;SC-Dd-&zscku zEp2l|6EtZBK}B29J^S^cUABmN-%wzvj0Z)c%gAunqsVB~Nx|pu;ALmeH5wZj4}uyj zZTKN_vFy4GDTeN8jazRtyshWAU2;3+)YyfAgLyEK3dUJ~w4~4hN0s+hPUPoJg3)5u zJnCltsL!+4;halE8<#Fn$dPV~4jU3jWZNKJFW#?>gb<-7bXb`iFmwRi6uxpx-2{hA zaj1F6(cURK;$EX~2WMWuEp99Tv1IU2Gt@KYFW{!dx>X*S2m^TQl(}}55E%Oz(iV*D z*0sZ!#}6OUwRAm;^ms%8^;nWJ;4RK^>5W?b!m9c5eR#l%IoHFZ2voYFOrPb_3Tub% zuu0KyR;;nm1kTZLv$wqIEhf3b1shj-CVm0dsz^Ix1yuCqno zMYN`Dg1b6fmnj6oTC0^SZAbVrL$7>5J%>mfDi6Xu*<8L&7wavhOtA}2G;pSS?`sQ5 zU*Ogwz)CKc;Rq-6mdE~`|0mLYb~hnPSe!s=i8v`h~ zX3Wq}WWqlp|H>V>?!dXN`-&`bqt`P`_2K}>$Rack#gu23BrY%0_bckf--di~Sqc;>C-KXG>LS~H`YS}1>rB2R-Ciy$)pJ}}!lznCezG5lHgnU6|X%`Ac zg+e={B7X&18>j_>l77z*wJF^111E*-+m-y{>%24mXAm*qDm)b+~i?AmkRrZ&Uab|8fvw0xA zGQm~0;9T#O*yotvAD>dgKh_DLYq6VlteC&`H3`wtWYsM~%lN%P2WnYM>ooJ>1N$~^hgeU)?XqbsyboS#k_cBMN=dAo6llvkX zMwXJRFf-I$w-31~Oe=^3iJ#OxJG)^jp6}jz-+B}tKeRgoerkuW*JGFL{cnz5Q}XEl zw`@k>5pN~>U9(^e|3^v@&#}eup^U;8VpBy8vW-GUv)7y^6*YOTcHg$tJ(2~fGtXgLk;rzwic@zz01=`I!5+enqoxfTEEYUERWE+a?Svmx0W^X@gfY1mMmr$AX5y9WuGwA$NVZ%Nq)dZ9`+Xn5%4 ztm!c`eQ6uxnvT6LU^DRz_w{wW=JYyQcuwLjicT7RUbsxiUbRQ*7~^~tdRgIVb3KSC z%c`sJe&_q^Qf2gCs&^z9nCnYow!ra+gVNlLzlE<%HL$rUi>@K*1WDeUrL@_?5a4mK zvAJ;^iJu6zeO5>%@Pj{fafg;c34-O`0|qC8I~#vIM<*c=?4ze0xlI!wxd#q2VaQ~a zB>2sVhs^gEQkigIU_j^Zc^5WZd~a5tL(l0tm)#VTC7xz)FxIfFHsxKte_{=6<`i6a=4;0V?y_>>vrJzow-WkR(=g{CHFz={UMM*_IFj}`u`w_18(4gA#5;dQ(V-80m7p> zgRJXzC-M=h9p~Y%nggsUdI@iS@XeqorvuP_O|f%gZD4FDt-ITXy_izW)r#cKkY-)>SL*SJWS_k^=I0L4R`WEa z-Q7BXlocfA!FqP_X^x4#H(dQCBqkK;MO0ZJJ3P0oB_`RBSy_%gHSP-aKWaPVYs9Ri z(Yr{}XMl-qgFl_ae6JOlbKTZ)A#;liL)Vy}Y_1zWKGDQ;HmF{6pKtY}@9ZNucRjcO z=0cRF$Mwf8n$;`!4Jt&m2X&A(L0N%&@@0NRi9~kDGRj!Ljh(YkCiFVJ;w5T1DUV`w zMRcIJH-=~d&e+AaUd8Z`=e}TcDe5%p8V}23T=md%u}EUlq_%3;b6Ft9*^-vk^0~6J zS|#g*DX?KjgXqw|CsR;sKh@qy$rdhZ89oPXj1V>M3P(6z!x#&qO?0g(cOw?gi4atu zyQ1a%3|*u`<1e;lI)iDX3aLgg(Ty-;hZe9|dq#{M5VDq5>h0!TDo^ zDxSCqNz~MaLh9U5_*JwwP7)6jOAD=&c_&wTL7?qi;Ejf|ul!q<{co)(iKf=65dOkr z`PG94Odi8>3;Slz52~7Q~VSBt4kDz=YKkK#bX%4Dm%m@L6+}N6iPp-Cke^)s@F6XUH4_fsBt_MyfN%E@2?AJ@5hQNu9^(~C|u8xr~$j!K;Lt57oQhRob9 zqR%KuR08nY2mlp?=lUw+kY{U9R2u#K;Z}dKz}$9LoJE;z2=Gw~i|*eSm6ndgh8i&J zvpIhM9)=c~RG>qSh8?u`eS>o-6rkRpS|+#7MJ*4-aXHy!V}@`#PEY9xDSYCz0YVX; zT^zv7^V{~b5$Je+D#5Uc;fobJ{xT@njd8!HZIM|u3!%7l=qBPX5$|H$*4cU)5WpjW z17)97;_su^yd=M@-won0xKia@GQSYB4F!o|{n%)vv3%wPM8$p6ljVA{-TSC9hyp0A zMR9=QI#L0^o3Xs0HY4_iK7NEk{}zuN^vcTkW9V!AgwV~+O+6f-#ZEGQq$*9HCY0of zD3FPWV&5bYT2?}Bx#A36ShO`anq$NMw&|xykVP}3bUw3PV|d5dDg?2tV;p#_uB^l^ z-ttYLeA($lkgp}2G4nCc;V^urP#mo2mMw(3W9#U0Dx4MC%3`i|4|9saLl#ma6n$tW z;UYtWDBs6~v+&{bIK&d&1w zjQ54FdBYPQlcoQz^ESrMo^4&D4{&s8^n7I;TbeiC?lD@>vXy)iN^zRWZiC!-0(Jez4>HmaFL)VYE9rBxk9SbSr$>;QS7_g%RDP~ih-ijpVwwo$l$rxi*zKLr z;%|Uuh2Syj8+mNWgkZh=Wp&x5$%5F(SE=&6qlmJJE<&}M^8-0Tnbkb%%cbKq=4GHk z^1kEr=)j(iVAjt9WCfQEFUslgP^=a(+%t20h5fkMm36gWJiitHS4J2}q<6EtR*qSc z2o*w{V-KQk_s;8nvWF#JG~U<$hpPCy0UD@Z32>++2`pim=uL*#sMh_g;{>hQku~b= zgz@`^Bpw&f zx^HN8uTi%>&?`L3r>LoU?Ll)H1bFA@x?iy&t^>ae+pfyZAn)%#KUhe++h6WApRIT* z#vRkjrB>=I zg@9iA08;b4g%?a96T;MpC7ieSJrp}vzyXk7#7t$7J=3Fwn`(MLv$N^qI|B^kw?IvX z@1rcvzX%AC?*T8bl1X2rr~v&}h+w-V)<+pKmLR0H_&zj0cejS#2%jVee$u2Bn)-Z;gf6vs(ahR z$yH0T2s>QJ0BOX0HaZy}Gfu?*hh#*{;Whwe=at|aMV`d+*^ zlMuqw0_L2q&tZ2Gpx*?rBkyc&?aX(Y+=B`c4e$W2IKL_Qljn)#wR54O)7hJ5o4(*m zUQw3PMO0zzSx<#+-EfNpa{wrBh@Lx5)`ceR(r=hCUQW=3_zZ%(N!#x9+wfmd8>?=0 zZQXM1e#7 zMiFCbJSMUi?Q@pga^svpTNyL^jO^8eT~PF1=)Ew;xCI~N(dXmy?MQ!e{faopXK1Rs zq5*RW;P?wbH0_sk`Fw9d94jRL5wBB>y?skpX?tFs{L7B_wS3oeIxMj3#SK&nw=3Nb zx$Ho{;|)nt*l@>qU&xP&n1uaL9(u0iKB293FH~C*&1g!9bR4rduJ8vklLyrWn}~HG z9=s~p`*+C_@v6Vx)dYOqW0LT_>?2LpI(A_IicDlL_**r1PuSc#p$jkoRV^7;3mtB_ z1ej2Iqb3F|f*a2DJD~HhRtN@{khbOWv4kZvrkv;?rl@%sT&EKmtdcmJp7gGz!Mi0P zPL*)BiCfr%nQ)eIs7cCyaxuLvKdfrNE(N1>)yP}z{%@)N|4J@|?mmO1-^*tKoK3r2 zF?aiFu2%rUPyoak{PfDPq(jBxV;*hBXm#S$?#@;XeQhUM)Ery3N)py&DRgBA)-9Gd zN16hV-LeyL`3ShcqNE3*Nrk##}o4o|_?<`RLqEMe@9p~Os~!7wHO zjvpIggkwaAfoLoBwVnarp`H7=o?m6aiUQLR<)q|JBE=!} z>Gi1^8%-K@*q#wOwGhVtIN4Jj<~BI{@E6^R2PrJx3E0yVOoMu063i;#{p&Dt?-!Yd=ET@rl29q$E@C2#pAS$n2ZnrfZToJySo1YN#BL=A2W7Wr?*#@A{2)ynr- zdHItVW6sz@#XkYl&xn3hPVZv25J%ck471M|v?;UPPm<7=vUP@(Y^~{d2iZuUNigA^ zO~Y%%bqtW!m)}ITep|-tS0M`sLbuK&Pqo6`aZ*BQ{Gz_4JvE8-t1d79LQwZ>jU%DZ zG6b;Xh&9sa+6U(abY!ZL`2I$VN7xm|Y`m7qej*Z=&R}FTn_!|-`O84R!u`5!fyws| zF4~WBki^^F?eZnuQoRO5*scIAaTCtDmg3yuu|r;^8e`XrY1cr*Q_PGKX9eT6m_U)c z}!7H(f-IBWDO;Ni##Y0f3f4oE%I=$mm)+B{KE^yUw+u@T*~(8eXIcD1GEIANTf2e#FiKm=LGh5 zpyMCvdH97yQpPHms+m~x@3n<<_4~B{im883DDAr;VPj(twe987zQbiWcI&F>`y1g> zq14QDSrS*A-)#zR2zZUfg{E_vG#Yq`Cbo7iWiVhQVTw6ldk z`7cO=&_OjIQbpum8vTG5w+4>D{4^IT*@Q_0=SbT{d*O7iYEnZOzo%RF$bOw)Jxszv zLU909VQ|kkO2=r=RYyB9Vi5igK-kpGoWN7Q!_j^Mqn_3K+A>*!FW`i2--8l8p${bf zJ!lZ2Z!hTw4<8mEOs?>z*-pl%nNp>~<4T>AgFyscZ^u;I5U)jcG3DN>{rx1uD;~@z`Qu=#^lH1xN$tj97O*-EaK5z1re=VxJfAU8IRjww z-MTWX3#5Q;;*vRIkh^E&trdK$2$YJ}U^SD_8U=_*j}D>V)~Lq#D=vRvFf=$QjYfYw zcLLRS5Ik8E`?A|XJz^#$NBvq`Sy?d;SeAp`D3!)KY{C}GXy(f6Z)>n8nDUP=>=4)| zl$zedERtAP3;?xWUS49}a$EQ2j=O8V>+H~uaAGdTU`o#IH@FSBt?*=`yp;^{;6iPw zaG2%3y|TX7!G}*z84Ix14S!V+zu?0n_{h?%)WtbNSxtqSFn^O;l{8AU-j~V4Z>b`%bD^H9L`E-x2AKc;u+{?-M-emFdV&+y@7NVJ z80tyyxqDO@n8Nu;D?>BIVLcd|%(RT!LizHV^0^!5yX5DDdo2BUXSE!qf0Y3cMFc38 zXc*lbJJRtB92R$1?L!a_P_Xku3Kca?Z@rJfSKBomdY>`^z0dQ22E=6UD z3P8(*I_MW=Caym8U(7F4G=7rm{8tHUk{85Zlc_MScG$?MM}nR4cB4ljR3F4&O-Gv@;zRRF?ZNZmve^8+^fNPksKv^8*SK+w%@~@}-e_rE( zr>Y3e+Y1+NYX#tGi}_KzI|fVcUlU6HN^!bx2i%tn4rz^81upWq*W+Jp z&eBh4>V9OxX?1#5RMeKiJ%T08M??kXH_CPySY;=rl1J@xPib5qBCQvj4)QB%&ph%y zqf0g)RK35GuO7&Amzc!+;QNU9wcV+U{+r&hdw;&g*A)pLd zl=c7+Gbs1L*6*J1hs#S`R;zoudB6#lUSmm3TgVME3Ei3Sp6Uy`nS{1(&MdL{Q^uhm zQgip8jf!FDCAM$;wu1xs^SX@q6bz$TGzr5p>c}>Y;<ngKviYN7~d?%R*-Q?>?v?i);fOawpe!b^+OqV;5f4mGQ?KxnhvuObb)y5ST z1`M^P1fvVlio8d(Ab+L_xf?}z6xEp5=nZna6$dY$3x8n&xLfnNBFI?%B1bcp&)oa1 z8fdQ${zH9d@BXDhCASt;FoLZ7VX zbF^cMU%IiOTZZ;snh7LrDf=0w59q6PCnHK}*?YQhmKNwYUBopA@2POcGQsbZ6f$5{ z@B=RKC7kg4_gOS&f2!(0&>32x?kAuAWo+@$4jk%SPzu!kCkhnB(iP-kSrb?$3mclq znoJc=w_vP)kI?=f((j+STDYj*619uSBoxob6zxeBGGfj^9Bl0Lsy(j~lFl_G-7g>#kjdE#N-`gpXz&$92|2C=h+qrQqE+lDg{nJQi8VoGgLQk3aKg zT@59FY=}G054S4x0^?S;MZv%7_c&S+%Z+qD)ovDf?2IfkCJ6wLKQ=_yWYHX@oh0QD zqEf!gyu3jRa0=YUF>R0PK7NSxjN;4vG8f8W^13KetFH0&0h%<&Y5tTHwS=AustsW`EWQ zjD?T{CETm>SQmKYXpGn#KcMgUka-?uN=BAiR$d@-d%8@WZ`LNu?O*GitsfZsRCzCq znd`R2h-C?gFqxmoA-2at%yDx1Rn_fVIu9|^9`~*gmg4LaUn+yKs_|ReJ7A>O$|B=C zSy0MXp9(wa%8e4VeJirmp=B2EJ1?(LhKgzXl@3bXI_K>7iQ-|A2d^PDR=FL`%Z%S& zzyWrfR_vd5xKvT6zOaL7w1_WoCosnA@s}}dPc23;@CMw4WjKnN$9|a%Zd*ztqN#A~ z_SFITHJA!U)3KH7m!0cN2lLPBwgzFb!KT9P$3JlW5b=1To;Jz%eZ;3ecaL^h=P(_G zJIG8!-}wtL6`yyw?*#jtn^rVpyS~+{)@$Nq4C8qr1@Q=ez_d$?O2aP#2~|7+0kTRd*q8bODsw zJSrl|=WGCyw3?`$#-!5orzHo+je%S&hM(o(Zif}px?ru6b_YWYT$M{T5Q``Njkf=j8%~WQorf{5 z=C@h?D)`Q+Q^IUWK=i>&zO4k-7v2JEY^hZIcsxO z{{oeLB_yH+x3MO{e@H7F{*Gz4`#89cTNM{wYA4T0#Lt3CCp;bVptI@~ijR;IYAV9G zMrk=@tfFXI%G{*RQnO;dyTjvuYj!wqA2zlg%#2 z>ZD%`LFgcj8o|y9wS_piA1A91m%)<)A=IuOr$KQ&6wzj{^fP*GgW=(wH@y-XMo*}8 z39q6^$zdOnt7rl8Fn6*!TbQnm-8RCKokqvM9=|N9vi}7&kSmj*8pwpRr%s|Ef_a{NDEcACYXF~FW2N)^ zT!=6-aV8!$CIZZNv=?!GiFxc7v$mOyB`%NCCd8laBC(P&c)xZtuf$+L;mM$&0bX|6{NprU?nw2y_ zX^asCEnzcwXK_iZMt^)(1}e|X0cDw5*it?L`omD=RD%(j=9-zgi@jQbkt{0pDmcl1{5qna^B)40PmMJl)e_aS*$A= z3vH5EQ0esa^!Hci7&6_ka~{^}kEQb=3_^v-wjmbpDUtEs$eU0$UWyR5-urzqJ}2Qg#2DCVhg5_XNuOVQjLhzqW^$>olH9mM4~Wcz7tg zW}?@y_K}73MVxp_LnJPV;t8v0_k`dH?PeRVmtI}x_NU79)Zloh%#^;cWQi%tU6jb@ z{Zb9pWS+9Wc$b7ED1lW_|L5M+nr$Q5SaIJKArbq_;S1%2o;&uTX1^xq+Davw;Ctu8 z$z(+`IdUM_(^oEC4#DJ-0>zL-7LNS006IO4rvgj>#VZ@PDo*N+&tZ{)Q6@4iG80$V z7(7NUeD;1L6(3$-`28FkkijkOBCCu2eI$R0cu?_kuT?LTU!es?nf>Lcy-*w~kwXHN z0jYGb1kUC#;|B#S>>+gRj9#dBX4hy>AF&(@17Q!8vvJW&ZF25d=}@y?w(9=7&GtWG z{hw|WAQj+~Ino|C|0!gjraAp8QAsgUV+p_^hJeF1eGI~y&23U0|M6tW{QDq6XNrbT zOE1%k;aSTK$&B3@Z#`FL2MvVZn`yq9A+26(o`1VC8(S3BmGt)bO)_t!g3@{)*>t(V z$RNe;?b1;+X=^Dk7d)Y~KEB5>w9}$T#{HlrjYS71wwFu#hpzka&_vl_Ii0Oz8KA;I zL`(XZ_Fx}8y2RNm^Kd~kzrl;?xPIPc+5T>aQBZF-(Nz2AIHc*O@X~EVnULz4m_lrI zblB;9ncjYxO5CT?thbOJc{+%IJDfq5p>=Rs246kUOTjSy#a1p>c(Lw6Xj3T1v8g1U zU)vx@aX2&NuSy?818PEE1OfGYhd)ZZV;G}8|Mva6n7-eQ+QYGhAngl4*!#F{&~&xK zOIlb`7(|W=t%=d&;AsZXW2zE>J!Qrpdjr3|45Yb&2?zRt#LQzCTZ1TL!RJMq6cHf; z?aU1D!@>l*?!xE8%tBsBN#I1|nUDLS326XBRErp5LZ8LoHofevA6ZlB(-hwwXPxUj z8qLmV^6?Etv$L#j^bteM(mj8!StjFe5Cj9=GrW3W>%CvRp;;4u6()<@xaHivBLX@yAO+W%wQ0wA8LWI0T0V*UUCG?B)IZwzbc6^5y;s7pGUdC2F`=D-kv~^zIB`crZ zIRk3d(#}Q%R02-_4y|$3Afarh%b;IYfQ~)9B?kl_AlIkdMIj3PqvaL{7xZRH5!(fl z2}i^S5g%1c}I&ZHpIcZ~c z2aJV=rVklpDGy2yjC7zp4drEw!G|+aQWKdM38B4`;@JzJU1N0d=Zo3)IyZw>% z*2^5wdB#2_d2TjeL5>)uI6x_C+=rhwKZhT6fvY7eA|8*>tFxqb&A`mm9_d%(L?YmV zawg=xlmf(_2f6pu@y#VYjGWshySK;0l0N-FcVjkO7rLO3#~)yyNTQP9Zj%3ocv4zW zDOvl@Ul#OkWG1fcJ2@$ueehmPIgEc$}^xzw3wS48JI@q#%D;72q-qX zzNh$rNcKZ8JIoJ`YW8_Lg0V_2U5DlR1py$@8kT`w21jSvmm5*J7&u(I6v4L6+mUg~ z+E0-ZZI8YUeXb0%cYgW8`Y0i&NFK~d?uAGYdJ*dLc0r}pT_YXGQP2^{BolK<@tqOn zTO^e=FZTvrgc?I{HXbI^XImq1Y=8Iyfb_k2h?$g<;-jI&fCE^m6@!f?49#04d;jQ8 z?Sn<)wdVW%8>Cv!MBd#MZ@+Jifd3ybf`s0+2&|{cY^7Gic4fl^i$c;#sJLR z=--o-njB?9_~qQ3tj~GRyK0_1UPt1z)#N@1YzINi&L`A+t#KHrp*ttyS$g3L?CT>M zt6$46msAV0JSEYxQ|xT++&-biuBZchf8Yq#6`zEkQI;WhAUtvnDp=qc1gp<)5&93{%+#T)tWzaE5Nl6 zl-i;~OGZ?wOQ=q!<7brzEWVrS1=ZMK>26l4fx^Vw^#gaFg3fl(jlfL&sijg&VT6?K`#@9;@n>a8|a@I zlbsn{mEcxRq`ldo zlVyM&fkwbIuNo7B?GDk&@-vOzZ0KS#F&?uBzk~l?&hY7|MdP0=L<%iA3xNdj>K%)r z6j=<29;Q_R;A88q{HNJt8-euM$T7X{;UEnycavnaoG0&iLE~e%0vkbXVy*4C3Uqo1 z5Iyn@GwW;oBp|m`Xb7C|3lMiI$aerr-M!RPCg1gZl%a8w@K*b)hWR(s{Et{gzXTit z5q_?;I#t`(p1Osqg#Q)2q3;)JeM^p}b0F=el^aMEV<|*4nINA#9`j%U#B*V{w{u*9 zPoP{H(P%*cis;$(6en~%9EYKrH5|9a{XA3LE%Dq=BhmWI%R%I*H^Ph+KGG@pl#h(3 zzRe@w0cxnurptSoXvzf`PQE?RbGPz782|8maNAy4v6=X)bCwei%XgYLK$2x(aQ))r z@7sV(I%qN6&Kk!IDL%Fsm_&Z7{~oO#hffZ(;1+o6JmQ6QXESvbY}=FM9L3*5R>-U& z1_26AYjXu4g}9p}?G)eNw{??72pxfQWzgZ)3Hl~C`CAwqx9feaQ@UZ{a56O^9(;To z+c%8$NFpI5U18dM8LADGDJnr~$$B90(wYMtah}Q|l%6e7i_{|m6Mo*xN{><-1C=sU z@e57Ge1A5b9Nce{i>y$pYJ}`LAjcC@gw7>=6*Xl>NOm2RkIE=96-Ii2pm1S5#>%=B z7ZL8nkhZ~I*ew}=`3Uw$*(%S|G>mFX*p9zQdj+?kFEasXiy`VYaNk+O%dOJSB#QT-aGDhud)w+%SbjuT_TXj{{R|1Fzdh8-Y z$Kt`p_fTkYaj&$d3|G>?MP+V*NjCVVhdFe|0cJnq<-gsD4E|B7bQNb7{FTKCp(&FE zWjzrv7oM+f(0Cag0KJSJoECkj7^yRnz7H5sqP#)@;<$j;ezBYZ(0Pd3|sI)5wwP60-QmRHYk-PetGd_8)YW(gTz8AzXd`5x})tNW9|RpR=Qz030m059NF`e{An zWkxL*TgE3z5cLY# zwZ%v85qob~@6Er^_dfa^KV)59x;|V=Sw-v#eeQVMBhka-nL`>RT>IOz&sVZ-CK4T9 zH?TzhtZ2)bubv@2u|gU^7%8^=a(l(e5KK_zRlA4NxGaq4Nz)IG9fnC<+_r*_Wjzn01EJI&_LZWyG^f5P-AqHHr z2_Zq)>jD#OOT1Lrlxa6vLHO}NyCLz6_R;6rUJA;A140W5<%`q=ie|(X9H{<+>gow0 zUgVg5J26SFX2i$QrN|udjkA6)FR!>MVqVks3TV%ehwo5`Om-iZ!n}xL0zE0M``nlB zl%WR7s6N4(-w-j@>4cjFybIShvDc`V*^aEa557Z-|6Yn~{=}w zh^X=`Lw-e@ax_}|7j;~;-iA)c^Gt!8q++Z_VRMZ5_Y94W_k##f2P@hXt2UVggmQUT zJ$tG^!Rxe!r@B|~8|sWTl>M1lrGN~JL_Uj{)S<=;ISIPr*>ETF3N zE@HxoaT}F6?0o6#Z@`3*O6^AyuR{D^MgLLHMAGRn8V zN@z%4hY5S%i9IuLpM;+(M3o?5B~W$)TWj_O%N~s6IE}cr@L~k;8{^dSf7r$K>|m%PL^{aA(OJeraABrk|$2n%PXKS zWuof^Mb-0h1oA;11FTmzIWx&miRt;jlQaGImSC*%kykS3O9k@Z5o7UMoxksylhKMl zXGam*_{SQMcr|onP3C^aY2C;licm_bBkrvFILF2B;( zJG9?<<#+Vjwp~A7nL=dmU*x-h6S>n_sGK|x3^-C)=I9jg3-o@Y0># zI5~WX$%ucxe1C_*^TG7Lk>FbrJK}%R`>H?(Bwgo71pj1fJVE^tg=}=bNYU*ccyXFP zeGZ*w3pd|HHP7oHhLGk9B7T0I9Zl|4wxyK`?KpHPY(l0`Wgr$F1O_SS<8Q5{rAM%} zE}-tRRVpbmSRm?iXMKB2SMedE-}Ye^!yQg0CX%wA9{mTRw68|1g$ktRXN&hJKNy>< z_1UqJ;EFmrbQc&$_pEBLu=aP;a`hIOL}`nq~G7~ z@G$a{T_T&v{MM`xnu@r~aB<+q3{j81%Yg$2BjB5m%8LH+W?sb@XC^1rp#g9*dR_3> zllXH8>rC)*6lYRz?g1Z7KyG-9N%&W0-4qC){{#z!u>9^_Ll}r+>(cl*TH1LOp#x94 zaK?R#-n=)5z+G@gM9al6oi2egZQNGyPT>#LJa4aC{@G0&RCyY|9?+v(`Q}==G~j=p z|Nr8igmhth0qB9n(KgUe<|DN|UiDXEUuR)1RGXy;c4LCl+3fnw6KC2ImVVxy?q*k> zxy<3-Fp-CW)lh-Q4JHAa&b~KE-0V6MsK_P-)Chvp2|O+$`f%K?#Qk-v6&kc!_ zrXO3?VO{Axj)hGO>CZ?NfM1Cvch0)K)$HFc-%E=$cdZ0Sebe=N3N`1gubBlok0_{` z{K7h=L6rP%Dby9Xg?+Q9OninTK@jk=DAVgdP29X)*2H49tC_*%Cbn|Ca5m9qnZ0;u zO(5G%FR1_VJ+)2k)K5mg#~m4ilnh6TZb|fnoQ)rx9z%yemygqOZ;5zcUn}OfXWq^T z<}V=gVQjI4qpp{lMcI7XpUptuFyz?`Ein#jYp#hk*W2EBax|ast+_kk-<7p5dS5OS z-uxbq75-O46PyXG%=f(28h+lF{21_?=JUzB>nQkjA%zqs6wp_hz42tDzA*edgyVyE zt-q=$Bng-#iG|qnv09yTY$))$S?Q2JiM;ne!vc~0nC+l*jod=mKzY_nYQa+nc#6}x zldLo98?rkkoz$y@M5M1N9XO=zV9Mbw?QU-mfrW!j;g^1%TM}L+(F28GY{U|9ntrkn zG{gNI=I&nRsW{uNOWo_D6hJT`Vbi+mq!5(x5IzMw1F;}ln3~JWp#D?|X~YHp(Zd=4fAlQ7L>~)PhDaxm z@!-}L3Im6)17VQCi97L;i%av>o@Ofz>t94#F-Hgn4lnW-pPlc;#MCRR66~J1>XK>Y zx?BMXnmFKCfYfD!EEmS5;|yiteLi>k(p2b0p!}Dbv<>JPGesrH_FgYyNSpjG2{}(S zco?FdC{)=1&OcX<8xT~WZMfV71gk#Q++!5I6P6^_Fi`m);l_XetuiFeCCAg5MM?aw zl{Qp1JXNy(#iUPatdoNJ(4kmNRl8HNPgJt0SE%%usEY3O$uV%Qo*V?}d#EsX+vmUB z=B3bA+>Z3)7wTDbcr0UZ*Itz#ofFiWAXR!E=(*I4hMyTk+#s*wx}%b4(XH@|W)cKn z20S;(#QtwD06|}2j?T{Zh9ucc)cK<4i>JxqdH*Mj&m^qZR}A_6Anmfl zmB+b%;at)u@Xr^`j#G-#pg|bG%`NQXCrK)Q6P+&KHeJt+P`DtMiEW%I=MT6??MxzZ zaYTHdmRo>)@9w{puVeU#i{W)&si7NB|IDZ06~q;fA?z38I6NAMu2sn8`|Jj>3Vv4` za@54;q+<8>T@Wc<>i1bK3bQcIjub5vR|I6?yXr+pwWPskZs-2%_af091V*&%pfjdo zAS-h$1Ek75IsJ#3ms|B-#E2F;A`p?)1;rs7#(+uUB^D-M{hnkiQODIqETFtJ4WJTa z>LKD&Wm2$y2f?zA3bn9cy8Op=9RX7Y%74P)5~3Op20 zS~Y~8M>5wbf5mhab3|8knU3)D#=UK0iODiEGc!ltd5X|5$+HXTn$0jQhD#9)Kj3mb z&onPM-zn{@k3uqfyFImI+p*++c-^?oO{ME-`EG3MVn!`5h3-|y@7iwxz2Cc+>m6eQ zi~+(aZ})y)ZSQ;B;2Nw89=IbfHW^tHciZW0nm`e;oKe$|{+-Ue+x)^b7~oIky+>Rr zO;-Mob&LQkw(G2)wvGJXujoJ30BQjyBNR;qf-XhWv$T&EsFO*BMNQ5ftBe~$a8&r2 z$SKrcBQaF6cO53dck77JaP1_3P~rv$!rQqo#JQdvdn-`*yp+(CrevTP#+XH-Uz9T+ z1DMJToj1~~gu>6=2+xaTeKBrE1Gj{=y1HbWkNduxe$o-K3L*Ny*Q0qH&0@4g6P_KopEy(Us&Q)O{?#(QBGsMGlQl}fv&A|9`Q*S)&&%olc2|%&!ZV}Mb$^A1*dzGIjBst~W5E4tgJ$}k--c;re8AI# zOp-x51y*rfMCa^D&7Cc`?Z|u7toE-z_yf!rW(G;BYVL}(EQ|m1c4c=V0iaal#gB_L zTNxKU*NMo`JLhUi3J|+%US1LZl;Sl;OX(4l)(l7zXCJA%QO-!Xc+NY=wKpE>RZ zAR=d&=$9klRViFZ|6u4FLo7NebYG8mEDwkyl}?||LeD7_#&#i5s~aPc4x9!>(nBcQ zQjMs998)Zub_gWlYV}~mF}V+|jfuK+<`bP-7KK5yABOq_5&m`EX6ibfG^q=WfxLQH z61z}5n5cE1Kb#k$S`k~Wm1Q7EC+)oT#8LGTSZ4MfXpcZw)x6}A92=#^B5>isLx$V}Bg&+Wm>(XPjke-{REeC=jgyiFH6e{Ajzp&y~Y=@ zx3;y5!Hs-_Q8X{4zg5FCnFEqJV|VSM5zG=L+AJ(kvG6q`9xg|47=o0>;MJpc_gD3j%Z5ePq<2`#PZ`t8~XP*(omTkuc{aEZXoA$t|ENMHi?m+Q) zJ<_t8S9fNL6WGEFJ}Q-wqCtGeS^#NcRT_PtSn0><{Bs4}X?M3lt{`tm}9K2eOzh zFkJ|H=os+&9t$u|JYfq<`#Cx&kQ@yc`PUuXw$6trZMejfo^Uf61q~hk#@R=;Q-xrg z{Xf|DC(6eEKZB(d>Q4#4iXX0{kMYrHSQ>4(6+^4OgpzK@r!RdWQfew*+7PBMMF{>S zN{Zm&=zf#nf?b-47z?;TwCGGGXKkHjdW)SWOOitc8-lfL@5VH^{fk*^5Fd4d9^H@< zXodV}w*0EC)!ZiQPSQi^NvS}7-#dXAgz#J45=n4OckB)Ez7pJY zGNvHv5z`=}42Cx!ngSjq^^`R-bp>hSGnxHM#~JqtjApqa&(8aP)V2I~Vyfg{gjc=_ zb~>*|we7&TXm%dI>%L;i_p->p2S!}0pwxDnF7rZ&Uyg%W99!>7(mbj>S_L~RC0?&z zAnWdKld30Zj2@TgPttHs%x~WOVW9aSm=}NQz zH}|_3!lU3zgEe1eftM;9Q;2j&@5nc3_Rf}{{Oty;GCgZZ&m)W8D8qR3U%fJ!3Ii;S zzX0Bm1}uJLk^326CRIvcotFB-2OGEPPP@;+3MhoTyWY}d1Ki&b6~6?=NZr=jhzROK zXKxAu>Na|jpaGFVXuW%Rj2mBR&3;1$R(HCei?*FM0$4-|4u+mG%T&x5r$2a>q6$U6 z!LN_aNR`B+fP`B40MM^?uf7?cw~NEdc3tvAztjPKrvaOYis3BdJgB{vM> zVD0waXljOQDYKE<@|urAT&+Kl^MM=iAsXTm>2geULDV?zWtkQZ5GTOZmP@b74I3h z$7zO7ZoBJd|GE*sHLbPI``Ny=N?j{zM!lsx(_p{ZUH!t<*WK!Ny3fCmH-)=H=YPF* zz(7Z`y`-csdXCbkO3L2O&vIBVbQ5SLyM%R&tdK}r7zR#{fvEOEK^ z#qV|JuG``2>A*qJ+}V;cr>SwC<8UAN_)R9VBDAp%Y^Wmgq8D}kYjEwRT9uAuS8bBC zx$i>fZpEa+6*VXv=SGt7^B{>acMNDk!~d4GJ>2tM8S10a7Df(tj!X9A223v(Bbn{h zse^AH&IhSNc=^xOGN0byBSI@C`DQL3XAFw3zLHI$afh#pw?|*;`yO8Su`<`8b&JmK z3BEn=xx?>~MXp~%E?M)s4K4hN+@nI`uI@BmxMLC>(ptsE9dvfqm){Q8Gqc5~1p&_( zR&eqBQiChz{Xg9!(GGlr7oOhRRp;l~$@}$xfpO$O*SN;KrF+>L_e5^ ztO7VaU6Vpd=vnoRuBZ8~Qqzc(j3nweXW80*N!i;lj@jX!QK1j#0&YWNPiLgJ{M748 zHux9W)SLdbrRSa(50H8tCL4t12qh0j*r_#R z-JXe;jx3{>4y5Lnqia=^E9mRgBV={L?&(+B@#2@d#@^0Adqp2ZjaK4U~g-&FSX`(>JFxULLo`XX%;e3V2P zv8yi?Vii(oRWXB6#oS3t8VB2Q^$)(3if9aPk+F#ATP82sycS(WZ$0`P$@$-pM7Eor zJNWnLuy!S}q`1uwtnci6Kkxj`Podk=I81(X`>)gbKj+x?aeYnDWprM}<3GQT#};U8 zKmFr+TE>or({R=Q>BQu0w^TU!0y0+czb*`rn&}7PEU9IEjqfFD`>p~*ZA<47r9U+( zad1MG`dRIn{{~6LGO4T;*CG0yea%VQ)GyY%s@>t~18P%Jx0-lC_-1m&E49ssB|$x_ zk`8))ug`;cu6ZNx&}teCRxj}`meRLY9_3%hQGC#up2}V>1a-}@N-k6{i8LjBO8)rl zvEG8?^BTUNDiKJiJhknRo;B0Ho)fii`<1Xdl>{XBhK+_wo@$$Q-%n8BoXM`?vgsnC zvE=+(z4P=#sW*OM`s*$SVi<1zs1tjjFIN;HLvSNHN*&YzMOz1=0Cm{i2!1C=e zVzC0Y^fi=l6#9{Yq$gG2x>$4wvnP1Cm(aeJ`|H;pe?33h^)#_GBy^o2618bHHF^;= zG-U&6F*5Rq7;LHg;JT7h92l?dJ03CGRq)!Xm@uWttTYMceZm^%_7L?6lo*W&f~~Fb z6V(VqVxId5D{5eD&6=l4%PZ9K(gNe0xUcArrRfVaLMq#uPmTB|hrs^aTA0@XYa8gb zHQ$4ekaZ@Gqy=P%&&Wy)kDqAsEM&;)YvVBYy%TlnIxq6tc_%E)wHi zk7}xas8##^uE`#*N4>AwxPp#g47DPx`>X<09OfX-&YmhnXCe5&7YHHsWMpBsg1(pC zPd%l_QNXFD;u`p|d)kG1zy?uh_#eppd8ECg{Qhk#_~WtxUU#HsxG|Sl%+K=jpdZ+4 z1k(C zcTmq_J7bvr{cv1Wh4d|n=0WcMJVC-U7>|vo>;Ck_e}-vWB9Iq$qwNBtj>h4`~*@N5bqg9-`9Jn*flro&iaT@q%^r#@f*LIY=OrJ2B}gmQ;|lMlVvAWlW2 zW~=3KLw)m64Ca7*UY`&F!7Uc?XPIv*X_P|7t6QzS-m^ro8MVbMRIsSc|;H>uf!}+ z4nXf&L$GoKyYr7~PZXW}e}uhdR9x$_1)2bXCJ<;K!QGtz!5tcRcXxMpcXtTx!9BP` zaChn8!QCaV_rCY+yK}~S*I=zxGG~3Ws``bXHWptu2{eYEAJ(5FH!cN+Ofu7~ zipF`a*BqNNZ!;mfL}5Lw{!c^wdP<`0?Ggk%gr;Xv%DfNd+(`sa6ylmM=lG8U9Z5n^ zikt-fn^{3uR+n7SK3!p*ys{_dk-p2FhaH%>g?Ni)X9tGhs-c)e$TIBsBEvl?Ngx|1 zTq}ovfj~FOnVH-j_rJp6PZ*I9euY32tr}R!NXq`uOS(a}pJ*mbF70g_*sP7}l3IsD zV$VU46+EEm?@iK!fx>W1UyKlsU;`0QB@c%KByH(6u)Z1c(^zeO-#AKW8Rsk@TJ3SW z>13f?Se#ovKrn17{I*2?QJ5ClIL}BhFrzh0G)m2votE^1j4a|!0)5A{@QkkYPbjU| zV%8Fu6kTky>DQG|hb!K)7qQ|zGIN}!JcW*ww+GtdmSGs0a8OcI0^~*CdeHFtCVD)d z38URem35LyjRjy2?#g<;{tW!uqd+WvKbi^SQ)=Z%LFDu$oB}n7>xWRj#7+U;IwUh< zqCg289k1*tNV|Y8@1*{dE2FTXd|q)_ls6&5iGKxGTp2xBw(D?;Gkl!Ekh(e*N+!qe1K^?MC6tJ}h+U;a_?62z^KO!CEHkuKJO&v%gk z?kTbN{EWH7!k`P}xO2AMCP1=RKytnAO zH2M1qrCetcCPLn5mF=XS!TTBR_ElEf%2cb}NR3DHPQiIf_jt9;Gbq`G*M zVz`keG#&DNnC@=f^a;AMDd)eKrwX-t?qVx*zwP0eDR^`^7f+owmY<2%7m`1Nmyo!Zf}Rjt~kIK!-6Z z5t1`~%DE#>ao9{&UCANZn2D%{18T&5kCtNQ*c;C@{RAkzHj)PTRR|vMe07{`WJ7^T z*H$<8L~*AS`COVLydcxc*ZO4hbSvv?!RS-M?I#9O^@XmY#t~$2RIR9S7+Fbw<+&mp zIs@Sn0rds%x01SEG@mjh>1$oWr3k;uK`mlGXMfQTh!(OkBoBDclisi7(&GqaoG=v+ zQ;?yb7BmV9qWYpPVjzjkdl~jJD(hoFH#g817Oj-!G=m~85w{iEbsy{vgOZMQPjm5c zKoH0Mmoq_tfWDei@9!MGM|qn3HKuSKt6ZB@dJUrw=b4Nh`<6#A2c=f1<mM(&iuEyc3d(O^RAxMXY^x?F zXNlY%2@f}c33MSMyhgrn%UK#Gk&WJ%bGc9_X5^x@WsZ^|ts>vFMYFmJoAf?j9b>}V zOc%L)pn2v=Ke^edWF^f@mKkA51pg=@Qb|ThKR9fDwkG{eK0_@UxAO*4h}bQrD?dqz z^WiWMtghBH)qUvty~x_b3EU^jlf&>OQ=22yFZ_UWe4I>E8RP~8du&10L!jKSrZz01 zx$bK@Mtg5PUnyG0aFY=if-f<;)z&UO4`h$dt(l=f-(o$MlDd_MX)>T$v$>5dBEju9 zDxTQ-MeN*%VI7C`uNGa_fDZ1ErDc{gpJwS2KHw_rNZvJZ|1j~&j7nP0WsK|6{x1?a zyE^Ed>Zbb4I(niI$xRhO-{nLWxhlGQE^T|6NB?u|n_00asUls(72Hl9nbqG+$kqvd zng|a{^*pN|`%dPR@m48-$VK;>QdZPHWUS4Zi!QvOW()}QolCqzeDbhQum*zGj%?lo zxCU}B(+d4L9!xhVA9hIebHlHx45p(PA`%b!(P*ITOEL7H27W&>Ak^#PJ*XzCs%nb< zmjAFlFgHJZkDG_TGW&WuP;CP8>7AQQKlcR_yyhvR*vgOOb_!qMkQ5K7FfJv!#XSNB zDre9o8C5c;AMygWBg7TAG?8abpAkEs%=gQeeLsvzwz1=q=^%?mg)}JX2DeMBmBep@ zb8)K)ofbsAA*&%?YA1abCX8}8c_USEw8)rLM7T?1zKkra`F0I#*6K#J_1BmX+mPYU-J;7klhvRFs-(Ca(n@hrtMZ0D zc<(U05}&)WdDj_~$wLKLmG9tkA^95atS8R*N_q$PudaxxJ~eICKW4rkp_wS(^q?Wu zoaDaGo!=gMI{_IRoXM#h*^fIQ!$3}7d5!$8e=Uu1K6T6Q9=T`q7ekcCE-9Bu#IJW8 zE`aY-)3u7Kr)B?e0SII21_H!JL2#!|V6^zSMkf*LzKOz<%7dE4=DFn=clRbe zm27Eh@o=b30LCk-M8cyhwZJei7zH)~NrC!=FfobEUsIuO&^9Q8v?7WBtC;aG(&&&q zq}A5)@r8E(?&%nlq&9>~5+w_~c(2=Tu2;)$lA7+_q@naWvyP1}<7Leajm#Cv!;5wj za2)zh9(lCnQtyaCrqV=i(g^7VIorQ7*&k``KR>X8^ibL056Rn;*OVS;Yyg&v(IA_@ znBzY=a0t==rhKEpxAmgSdLWo$>78npMLouz3}G=%(n5-h=i|oW@uqI45$ZQANco$O zI~5*99a-+Mr=^j>rZGd?na7Ifv7Bs&33b7)#+|h8fH^k0+NQbM=Msr)JAusQHMwNz zt1x%17F!_VG^tsm@wkj9j6l^iX~b-!TIKkO%WCRbBb@JLyY{U=^Kkp0@uY@3wk)x*$d|?>uGK1>pq$1 zMZEK0T*@`+D&dA9(6I81W8lno;O~j9CGQ ze&$-LhU1Yse;Bp=OcQYPxJD(91cN~g2>j~ztB)m&0&xT=`k8L2h2m?R1aX#10{GD- zZm6zIvGTotF!rUk=Om8{^$}7|Y&>U$P#4_RqN{3k)6?rE!wKt1gWIXr)1Ix5A)nxN z-usIX>=8zUi#$s*B+_^Q3=ynR7`N8g8DxXl-XyY4Wn``pjt^hhQXo-KEk-eh_o-vq zOWo@piQC1i<3w#{RmZ|cq}jMGQAM4&0cOSTjWb_cTVk1Msdcf>2H3susy&p{`tM;r z!WtEZuFPqMmX4v8jnuIlpfirxG5fF)VqO)Uc@1^;wDv{0^G5`;J9|Gp-rPdO!`ipE z^^;9-DAz4#E&In7LElXJbQzhl4Z-0+5qFIsk%M*`?V-{Y+>~P!f*l4yo>0V1#AUJ? zPNU@HTkuPd7BxFk9?=9$WBFgCE$IybLTpocwfp?vVOgr|v9W z-8OltDyW0SSp7v;GBR6it`J`bEj(V=@mU13gCExgqt8+Qx~#ctJtKTF^Q>c$SE5aA zpfjhK7kz6{x6Yc#co{S{CJ?qK;nOuKs%P9?%=u$ZXz!9Mgo?qSZZZ+Vqdq&GKFAFvhQM%!~eV9MrWor3##n9o}ydC1{l0 z^8Bcx{j|yM?T0B_Ed4yLth!8feIP5}=?vhb3o(X2?(6SUT3Hb;bX6$kMS(kN9?q$H zn$>C5cx#nIRMm{u*9=jj+VMvDGWF zvb8M$Ct2b&e-veug91BGSS+mk&ywfyrOg)j`~_TC=6cJ=Pa&7sx;qy7r6_~$Dl9C> z$&PdRD0Wb9#VPS1b;G^?s|)@a@BWh{$ZHGAzx$u6+gz>=L@VPRWPZbq{v$`$3gp(4 z*i3Std($(-DWoJq9anAG%7VLAvY$^Z7iPXZX4i4Kn+Oxu&E)j{ zJ}sHNGi}xfi$W>qv|n5HWuNMyJ@=@dG1C?Fq;(lh@_r{*8=;P{q7vjl9anGnirF3V z$hnU{=>i2VwAak*czPsuysn{JezP6k;Qj`d^xAvUeXLx6>7Y1HxT~z0RiUp-un(23 zIxc(DW|o8c#^WOXrpeXQTDEQ1tK+*R6_zR{pmtoFlLTmx$!@*oH&Bj!lwp0;y6&%* zyfTr}C?$gv>_U6Z!=ulIe^gF^-nsFw3<${yPLgkkqP>C~Wdsp_X@M+NNM7ar`J=5q z!RE0Qds=Lz}_X!^) zcuP2Q!522vKs2H_;DZ99aWFPu`oLId3@B(1v7457=3pVYpJh>ej@jI%y5~fbk0kET zo(Q;kyS3@>d<50Wj8ab}0Hii0C%DH`yLl>KwQb(T(6z$QaogNnra}U8Z~#<~jvMZJ zzksZoyFID6DTq-oeZO{dt#f?YB5vi_<|_2AY$0SP_AoZg2At2eB2-(dAwxz|upplbl1IIwCf zy@K)#5PP#EeeIbTS1NmKalK>ct%Mz`B&yCD`WxmfqtmpLTzQ3G)=ELTAj?}F17{m&bO0Edr()2%v%#h?uR?Cv| z<`(|_MD2ZHbel=(OQl(5h0Z%Rv=8N_)@l%(<^6J_vVsS0fUaLUBlW7@yn<4b{B`Eq zuqgU#ws?wlyCD!pQU&xO^5~&oqXyV_l}g`e573n^TJJi65cqJc%?6*H!qAk;d|6Ly z-%Qd75SY~@%0u!S-Tr5tK|~q`u?YxrmYXPf4}EY}|$T4|^+nMhIA9H3!3(L@rn;x`67hwTdYacf5_*u8{Fa<`-3Ska$4^fXWxIptaK2! zr|J_Fg1RiX9X(ERmnMjRO_NH%Xzv|1$>dY!=x-l+o+4a23V7)()^};^l z`p1VbqhXqe-{cFk`Z$!0^O>j6v8TfW>IXFk3Kg;`wR=I|UcpTaLq)kV9)QZfe(?a!t21ZGSpV7W{W9<|x-4!Sb9sOZjwo5=!b?(XA~-@k==6y(x| zU^vOy%mwYF+8CMnI;|u=S|A+~5Wy-V~`oPlj z^(%DP%<)FYD)o;iNdR+}gw^$sO%gv)vSSN&GjWmXDm;m0M$`Q%(a!cMPE=ATP+3)V zmHqiycjrmRpjlNC0gFzcun!1lF5tF11hDej+6=WOf=lUUPhAl3wgJr*VER^zDjl9Z zUb3A?kwJ;pA%R@+cQ<*#mNrd-D?0SH*2GD92s9OLiL{y>L(77Oq-83 z@)~jPwDDhWzT6~{hB(fP8chh_T=#f#m^#heRu%HS@SW4)`Ax-Zb>cL^;k)V(*#tcbwt#^a^>6iA+pF6PG3Ss&o2H?@ z1uUu>5IdNY<;x^tumnwdG2p@eBYZCYS9C9ltx%)TfUS2MH!7@*KUfvWvXY20f*i5k z3}Hq`49A-qzD@1PMicFmW-v(*7!?^Z4ZXv8j{O6Z>A{;hsm8W%T5hBy1)?BR-(peq2lfa|D{uc!5A)*4ZiASRo(OMYK3E4tf9Ir|; z|G03i^v~`MSkF^e%K$RP1i3T{`&foO_>CfTni00}p`BVYZ<>7K@#sqbsW2TfR)-4s zfuty!hI)F<3@V%I>bs2xsp?hl?O()G%RPb3z;+H5kZnk&j;3Vj$(jNhZC}={SaFGu z$#(gwDAOp)uw}(9k6~k{2q`5u+8@!DQJCKVrwvGbKQqp@8cpz0Ixf0K5}+sjRuJ1X z+co=TIOlgu@&(T7^@v1Ux;O9dhsjlIzSr89b!oQcaqv@iFi-_Rq9jL46saTiVAPM| zv0OPMjS@snnq&|*Ly2c%bL~c>H5m?~9pMIsS4K%j4qZ1?KhL9%K~^%B@Gf9Ph-C&&cvH34>_zJ;lS6AJpinz9{|=gS+`a^?o+j98+k&7&y@?= zu%hI}`1EOcY`LCJ5D}I&YzcL>)N4;IxvQGjl9CZ6BzQ%#_(Q1-oYmH_J*NVXU6tYY zG|q~OiUzzeybs@O`xoU_z);V^)YYP+*XG{>I}h_pK;%S(ELi$QHxdOUSsv=uDj9_2 zPF7K5cT(bgg>06^ zyK70*V+o{uUB$J#J;RW)E{HnevmKOo78-1JKEdXnd_;unZPj=m;CC*Ok+LGfNrSNQ z!jh6<8}`u!cfTIPCASv0B#`oZ48fS0K*-yn1Z9g?s%m#y6cN;|wZbKV$E@~2tZ(rq zKo3z=iY66MN&w^7U=Ug6mRo;!tB68i5UFPW8xbgH$C>xfNxqkrJ=8m4+z(slyPMQo!H+lwI&uJrD4`(bij95w`0yxF8sAc#UW;uBmB(pb>WvTnLvRF}DJFTIq8F-T6 z6mL`|TvyPiv9cl;8Lu@KU(A6Hnax%Uk4B#BIg{Bi5IV^5^NdNV)y8#R>PEucOQuxJ$*Xb%Fm%FjCvB~vJ zN3-3{p3U>xRvD2fTW~(lYrZg3FJJn1%=j^x%Oyr@k5yXsX_JMSSxseF5v^tut>Z60 zU9wz7h&F^-bx!-^2Ha1f_ zfBA)}BCyNA;5|_DczUwh4CkG(W$-zLgAH+S>DX`%vIbrQe&NPR1gP2A2I;HUq$N+! z^VcNu)<8tbmcm0K3u#H@K5wC5n1d_V#o_buI(%N5jp?Xh$kkC=h&rFtTg_ZigWEU0 zKrko|Wu@>{E(ts#x#Y-^loIciy6MlGP(*FP2{V3d@WTz4I|)?sFFGeNqf8y1O)?O%PMO4og$UoSk4=38M(6#!pQT3PF((j26Au;-DA> zXa$M4wwQ|vZxUSK6AcKhgSzEwkfBw6<&fAFwqNs-xqOr@W2vTk{3byi14`D=j z`~iHY7&3S_Hm!mGU<&>-82YYfhfH4Y)=KR*R%b=kv$iLd|9XHHfRCwzR=e|~PrH-0 zw!W>pPY*JGgWXPm8+aCj2z>hQ|L!NuAmD8fQUowit==S>POXLzXz~5zsd*V1nHTt6 zrJ|)}mGiW=e;j~7Uz1Fuy0UDVV_jXTGcMHU258!2By^BliUbDtW0MvV>c{4#^^1P7 zE&Al2>H*@S_5ivcP$9!p|9VS>8Xrd}AxrK%Ix>=0&Df9$yIWm>)>8<5bHl1k%m)4C zp_dlrXjyYFp(eJUyjUuose29?%tJ|MoWeiY8jWMEuAD3kMd(U zK;A|jj@K4cQ}9V1Ih^Ig+)lNTl1HRWIF58CtF@Ye+7|sP5TTqTWYjaf4}Vmkg=|le zTK*e8EgD+HU7niYMRy%s6U#kU8JvAh=cU{#LrT{H=TU3dGc6`)-C3Gq)`ZK<5j8uH z`KVR0Iwvr!cL?w*79@t-R*wi4Pb9zjF6%nvtWDwDSUNsW{52>;Gd8Lf-}4vqPmhorw_2t$KFkpYYb zA)mejVqpoEv3?5?-R{=6Po2lSz9SYM{^{5K;R8BMAI|Z|gu^(}F!n0NAy`ohHL-&t zxVP$f3E6E;a2PKV9c-f;Rcnkf(nTRVr~y*DWbj3RWpeeZmUp^#LMM<5@o{FJHVS;pJGDem*s0SdGq3L!tg1&hh8Nci z>O%;Os--)SJ995tpDd5!Js&cxps-Aqj~s3`j*Rbr+^X14o11)ML)6vDPWT6M+9?5k zQPs9`Jmp8y*MT7vu;)Xd=m5&(+&`)DZ%HF!T(|HU&$xlGH=nuZQLA>-ND{p@FjReppsA#XQms zG2Z1)NT<{mTJyS#rbRXkGG@FmFrQN3a~@mb)U=)YXI&$|aB-mhJGKO` zV!zCm5Idne1|(luySrLjIoX@oY)O@fdfw9s)kei;g;gCdH;z_(vydA;IPLGW(CigJ z4aY)Cw41U)XT*srTT4JZlqMB1pzqsdV2-W`*{#Hq^uo*yF1y+=P-7%wEZh7XUPahr zcv8rr7D?ME4zWQKWY64X zsAY&xhg`+l=J`!h=nF7tQ9JaOyVH81h6KxPLBgMFDS! z?9Xq6l#iFin(4)Z1DQrDt{_LQB_7!H_O(&I-tYp(w_H^^aPBgkRhaJjjuPF$F%A)s z^Z0*b4E949r$!&MFJvr~rCoVKh8(5L6kJv_-%GRHw@59m${QD(8q_7ZEiUYQ2p37z z3B(cJ^)U&c9>73fkfI{=Cn+2$K#8oUYJ`#l;S%1&gM14a3wtu+`lC>HfFlTnen}#v zMDB!TI8?e(eBvi1zWSYmjurj!2>?Vqrjyd10yztId7mNm&|)-nfg>s_lnppu2im?D zS_$E^nLgp=T?AAUVY_x-T#v*pjHFC0)GWw>e~oeEi1oo*+NZtR9IftD($3Nb>Vgqe zs~=%>RN{Xeqx$!t0j}zkK>kqrxjht)W4P*kM$c}H;pWo z6uzFA{)i=3E}Yv#j@Vth52(Fq{R-r`{q_(A-F; z)OP?ODJs0B5bh9g=0~G>r%1*3rNJ8_rMWBulztWB`?RF4O9GUz_|F$K_(5G*xA|)s zhN5JsO0hpAAuGW@_1?8#P1Kt)5HobNFr&Uw|GrH@Uv2bk9yq_Ug85D=#f+KQ)oQFz zO=9m^7zAfRETPO8miBWhcl}+IC}qf%*^{CfO(N_O1ATd{nQbUjEemQ&=#No7kT>aj z5`o-quncL#+)yq3VsR7tH45~Yq&Mg%!;txHW^o2y#zZP~iKeEeH5;*+e;Cqfu~1n-`nb`~CFQ6sfli{Db_T;!6_! zI3V@ma?-&kQq;Dv4}7!l#TozceWxqTi`d$Mn^hFIzg9M~NavUAf`7u--=b^w0DcQf zhObe?W`zihAlI2Em}>tw$i)1Jr(+qwrmNKC74iCfl?;wSG5?YE?94suE zk5V`44V z>m~AKiXM>b7w}mucls;9xh5u3%)4NcwhSs>#>02+D{--K9!h&Ut@`(a z?Y0;DdC12LHVE$EVc>jcynT4mbUJXj9T$hO49UG(!1GQD3?&}ve_OpjqX2*60?M?Q zMSKl%wc#+Sk$fyW=qjc1Hp}-#we5Z@@}!I+yCxKJ2ye@Cll1a*(yU2{Ns5%VC+)<_ zw%Q2|CxRFVa-TtkdYMp!BHyN=wmRGyP662&FJ|++@Vb<8HT5~2y}5$a+<4PjEL8~c zYduS4uI<~?ntF;_Y8in)mYTdh2}G~k)eQ*q%QaUVOzvq=VjmwL^Qx=Rwe_k z=fl!==x?`w%YhWPlDyfFZ?NDKl|}?o^3LV0PQb{enHaPffrMo{x5TgvW7xs?q$L#DVzQ= zH_!m98oz5Au8D6;Q&QkYfIazh?yY8h$3{YyFnUA{&r+;m0xEHWoa_%lc-T&7_Fg`0 z8~qQzA5ky#bFQ7+gMy)Q0{GGeW~*rGqJ<@~ydMhLrr3WCz%Y>#m| zOZbOI0%}zF=FK2d{cuu=%cL&K6|2a7&~ZDOr1jo?m@rnMoDV0{XQsp?g+bDox%r$i zR^R{XBj`W@9C*5+$ih@V)-E5>(B1FWH$!`APQr*hO1hJGHPe6axE*gs{OU(7C^vG+}U zhlzjmSy~5s=M#87(EkrffQOI-HWF~(U#?-tjaKSYvEp+z491-Vv>y+lyd7xEL}L%= zUN*&%ov&%S*sfF|hQZJ_ayhD`B#cUe=|#ccH3|;0MVedCxU#HXR)&!I@ed!Gc7o83 zQ#?;=ou4Oe2N-;&v$dLI9&or1vF+p36^nQJV>e}#wkY(20DBYJJZs{2X*#@J(i0iH z9YZG_)^S}Kr8>*2GJQ4Dj=t}KCo@8Z8U^y@xTFN@BgLzg-_)*oO+&ie@6}aQ(05ch zf}%*5SptLAxk(HXL^MZ;Wgq|opDd&t*n?Sy~5rGHM&4P)M@eoLTwUnCs*{{D-tMs~0)Lo>)MwsKj;wDQ6s=?B6T zo58*uP8|TO?vi>plztbHi8H~heLdZu;(NvoWv3!y{h-}B+H`*nP0R9mVpcLk6=@l12pMg% zZC->_vZ%tU5C_3-qM|^Ytn=Lop}nDY7FUz+S+c0MaQatk^^>qyj$460_+On-;i!*% zQjk&vB9ZNn`J;Z}v=em_gI7g~LjpOZ0wcl4P~_(=S@)PH3kwS-aJOg32KkOKFUsEJ zW`WR+x3@0kyFD^J7q}IRT5DAq7m`-lzOU}1qTHeZ!qAO-Dd?6qR)`ZAH@Isfz1pK3 z_0gGZtAihK(yB@xJfNHXXuPAhn*IAS)g0)^lP?t9EwQX1_DdioWqe8Sqx@MZhqchh znh+~y&-+FjV7bku5DEjWTFJE9h#*|&-+VT$C3SbQMELphLAzmr)M?S5FYOnf|1r%W zjDoOM&8~W;vUK>;K#445n8;P-m$jfUWJeJ+eVd8x0Q$Aw-dV)n%F?GH6sQO_nCSvJ zg)Px#_*-yvK_|sP!afxW1+1VDB4!Y#meCXg{(DW+(sj;0Y>yaq9nri`1DPi~--5L3 z^5^zs1a`uRX5|d7kq_~lCrz|P6Cjt71vC;t>yqQ3ZZ zXFIq*9+a%EwK!J#Wjg;Q`u`iP{Ezc?n-R$YN9#vt}xdX@^+a~j*`ihFNzbZ$oerEkSuLn6RUpX9)g>vqL z$Tp|_{id=z3N&G4^Klz*Zd3y0LO~2oXPD~&)0fRyRc)?kNc|*D$SoqCvivtZZw1P+ zW=kYrO75~emsY~X#+s~G(+JR*9%wEiwbJp4b=0)1uJ$GgoOta=S`yji%f8+;XHXZo?oFc>)Z^u6v5nq7kZdE6twyrFk z8$kwDMr8bPD(8pB9sxtj-#e@@X8og>)(2y>|Z1NC-3i?s%5J zJa_z$-Cy(n)LHOt3bpQBfycFlnZsX;afPZ)yXZ@3tW?u)M8zJSl${J@zwHq_F0QGG zYrz%gIw(v$PRw~OTzB8kYH~Tz;IjMar|tW4b6aWaJ^Ffj_Buf?bp30Qp~L9+IOz2` z0X37udFNC+f+S&j7&ZD=naKqB;JrO6hJloD$9}D^$Cr9 zX{JaLdOBBYl3dS$S%7>TLJKhqxY9R9R@BXGuR>jg zzaz>1ICrbdSN)x5a&n3WRTOG}7HK(CKKF}se$w`k;s&O-G~+A!-Cei9scI;@JYKKF zP5&vj*M=|Gl=+WSBFH(9@EbA$P&92>UKjTUb368AJrGL7 zJ?uq_fS@s%W>8b#yprec@ol-aUXERhGciQj@Uavvo6FHUQ0|UW_NUr%-ym)kJ=f^*j;KRg z&qez6xmF;4&T;$Pe=t|fCn&NttG0m5Dd*YS=B}3$!vX8N*?;?_9wLyEma1l$nL5CD zCdy&9&PaII4<;sPQxBp#xbn_MJpMbPK=e6ho{w*b|5uRXe+uCKF*2&Q(bKEw2I-`> z7w7l*h{~bhX~(qzZ?$gWa#)7`t-K!C#gb0m$i{*AT4AHL7LXMaZ=gUu8 zkE#%Y#G9;^4K%6hgOsaU52?BC)*PYrBay;434;=9Ns7&kSP`!*6Iwp~g~$nBnSp4S zrQ%$5W<8-$>`nWR&tc`VD<>at%)|jX^-U{zY2sda|eQ3;l5h zWflesFXO2oVefH+23}h{O%jUSjmwVYbhrLF`LkkGaLgspHU5WW66V*eiPTg9%_>7R zs}iDHMSd%(p3%Ipc9>3lj(E!{BApY=qPF^>@+FjUwvtB z3X-&v$lL?J$HMpu62WSzlP70D!giT7CPve~j!hlgU4y106F5OW$cH$qy^eGXT{Z}l zf9Jcra<312L8N>#PmP_OHFZmV4JazX8j+F=t1w*cU4f4&ef08jXw-J zU@7Ti;T<-=^M5(me@ycqc;UZEl3U_*cu*M2`&eqd_I;Z3d-&9UQDj66e}?CC+3(Z8 z&sW1qro#pzLU^62@nx6rblboy8qZwEcJrwv+c1OgA!a%#A??BO_vH&B{Q9-Eei|z& zhjVR10Es-w`HH0p?E?TcNjBT6jm?(Vq6$%T5cPXHmv83_3G%zL<>pDqynPc@E&E_= zaOZmG<9xM-qGSEbC`OmrXevYV5P|QSg{5U>L&F!~qM6W~3Fw0^bWeE1`%G3qd;!W0 z3r#%~j3F$ELsBwmVn4x2A=Or4zq<4Bn{=)Z4IHII(n>0Ci!kzjD+y; z;=A`oI7Vb@oTQFgkkTaN8PD&BybE!^J zpB?_iF8OOzzE!k?tXP03 z;-oODI7}?36+{^*lcQ>)C=q$mGXLRrB?a0gS6R0N0jhB?ZYQA^m*im2aD=iM6p>&* zQoSkWCWlx#f-s~%8-VQ@I-aRuwNHy0Lc7bw-Kqrm`Y2tUxreifn8+V;QUF#Mg0jkBZ zWS-FMA`jB}?|IrXbV<42U_N{NSLE{%Meva=_{qR~r}gbV3{T9D@+Rnb4H!POtwJYH z^*sMQtT+WxgEC~>@x)g3eStT16b#Mf{kjqqqxd2IkHD%)l=O>$E_s8z@86eJ-1+8o zT}6BMWndV-m6y{6fED561b6^hb+FET7cDWHDUedKur6WCEj(>7ZD6Bcwbx``+1W~? zWhxoz=K#C7{+bX{+$2NadU;A8Xy1C(+beIIGW^q^(@IK_o$9hq-d~}};FY_Q_-o~j zkNpPdhSM$P?2lnuPrBeGGdLg`;;d@Ywxc*$tZkj-T=61v8`H+hq7E7`(b(Mh0b$z) zVVefhJPjEzA>b>E?-b*c`)_6e`GYjf7u2|)TbT9*K?4tq!$a%{bv#j6WQl;^qy^{) zWA(%#>HD(7^^z0VrWjx4t(YmAG<5QZ^RvWZ;xB1~^b{=Q2r+w!HpeVmyHVf0he=|3 z!?fDgY0F2(v0M8+tF~gTioI(s zWinRnovi&%OY{QPdri&neVoJw1Fz2rmbpuR82i7=8UG1pAz6Ml6WMIGI(C6B@N9d3 zs$1Cor)7So{=P}$xocx7SeL$=gp^+yMIcm(Q6=wRAolMIzj+%DJ3l|ajOV(hZ@Ey_ zNTpb^5)_Vh5;PE5>9xlGG*`lFY!4&EBpL8>v#KHL*%s_BEkeBDztp4CkL6&lf0@qc zNPeZ578c+JnW$D0W!pm&AciU|QKM}|0+Bxjmz1fT{D(LXV$X zL+3DCn`@4fA0Bn>55{#L($oW9&Xw)+>PEmGDJm&iEBV0))+qaRCWj5#?VeHkwc|F9 z=DLAyWUq;|m(4_}6A-0^pd(~LV@htdoKG~Z=;w(D-HW+=ZzjgPR{_T9sVTi1IAqu( z$6XhB{k-H09wI&hjxWzYY-C06vp#h#uR82zmK;I&wfY>xV>oGY9cAEqrGWk!KSQ!B_*s;G=dI)L=u6F=wpzR z0wAwYjM!om)G3@0MigA=I5~xAA&4jqNBt81xtg}sXn_w8%|yWRfG+WTMl+|i-7pg- z>HE@TT1fRZRg{LJg|&yKh#A#6WF$s&^xFXTOJVuv(Y{47)6isLE~|}eZp}`kuj4sb zLg$qF?h-U_AqRtUbmz%)UHj%&{?9YPB!cSdcrkx^nbg6|TjR$0>(cxY5F&;T{~zc2AEcmX zg&N1+J6f)~I^^?gnAv6)ukCO#ARs{I<+$;%zZ!+bjFf4ar#rQxp;?K-_*FE=cS8`s zBz7(q0N3(md?`#qE!-VXnvU-FzPy?#7IY=L!SvFJA^Urf4W%~BA!U5EITOZ&Tv_RS z$tH;8oU7k9(3s@@JkbTDm@Nph@LG*$BBd5cZ~&c)lY_~(EfF`vOn3>btPuB-lHO@L zK8f~z9?|`}V7qD}Tr5C>1OQGw&3n0RKpnaPt)@qf3p%iq+e9?$b6!)?vnI5^suo&=Wizfav zeBv=g=1gJcN@PF+X_dyhK($xWQX(W(P|>o=EKOWwwM7C+kv=CMVWxChI7Uo&T&7~i zIE8OYWg=|4x|^3p4=q{)K1&mY(A-ztO61W=c)=j!&g|o+KPz_?VcHbNdZ73oxsS6B z2#ElTVTel1!&(vSs_Cyz|HU3Ie-k(yykQc4+2%uB8yO~4-EvKXGAH{`|sbJR0MlaZh7u3pTOO7_jXDku3j2L;f_AXS%#kxh z>j8LQA8X_TXRKw|g z&!g-V6l?$EB>x}&2w{?hsxb6z$4r*HpYdYThh` zOz)&TZ9yP2CdE(hNz7_JhU`Cc_SEycAf|*f-!5yx|A)1=42o;rwuXZ@PUG$_0g~YE z?g<{;ogjfAjnhaP4IVTC!QI_GxQ52v8`rn@`Rac6>|3YKEB98dAFHccs@HnfeC8Z; zj4_=ohf}zUgs?}V8p5F?Rkp8@VeGWT;M5AS;P`N*hi_Gr%J=xf+Tz``R=F(#r>lvW zOkJVv@R@FJ=44VLeI~xA8e8<Wj{`__3a2(eHvXFT?{QDV-leM;um}KI@L){ZC2o_qxnndV43x2U&&$xkGOL5a;G~U;y#H%@} z!?0b`{1#$-?tn$j0AiXn7sL87@vG0SX>`Am{%jBJR;wGgEwi6~T)8>(7T#*O>?Jvh zf@@s2U^`1+e&)DH1j7z%+VR!)XCn4ph0l&InxF5Dpcpp}@4VY}Avu^SoRwb5Y+&=n zwLy=aMVeA$d&j+f7d zlcZ6%<(AbQK%xVTX^PXo!G3fh$`?(o3@jca>ygE(Q>8kD|L%#&VoOTE=Ev8M)1v^i zaPW?%ZYD>6`Chf{l2ll{_mA+U72iesI?u5zNl!aIL`$xkMp9ln_aDaO6BN@L9O5f? zHyhp@`9^scz6?_e19QHZB&fXp{FN^w>bpPk8A}W_GIk1CareI)%d+RaOE5X`OIz35 zS-sz5pbo2D%u(HO*eVs?RCCMLy|r2-zOXioE6nK>^e}e7eTHxG9d3B=ntLsG*Zw~? zwSOQt@V0KznPA!5cdDqt4eDQb;$NB#V@TJP{F=8>b1~cmE&C^Ph;*Kf*~r6N1>*w)4Yo3;5?|?SVaCLC-}u zY#J`k&tiFQ5DMlWF+l^i8kj=(K5>eq~o%8HH|K)m~Bf_hme` z6qi;4*7fZnm4@3}LYF2=wH82Wg&jBSnlzdhU?_Iux=cJ=rb!LqTG8~iEMoUKzygEm!TSgFlJSO~rjKs_ zG=V_9!WSUg5<=TAJ9M^_YT|&)(4yVZqyV(25VfMiONftGbbYF$4b%ZEsspsXwW+QP zp-&Fijm5UF_n*|#`FvT0h7Be;v*j}dSC$5S@F(ByM5;C@f_e|LbCiY)H==1lgk@h2 z)x5s1^BQDOWSCE`8HS8m;+u1)$r;8paBj-nPdLVVDtC^|ZN3V1q zKKASFRRuPvisJN2_$ojAjJ*>+>mdk*!ic&FqV~qKJRn4skM787i>y;`(x#nQQZbG2+lM(Y;1A?xta`e$7+kIhc6cRT>@U`b%()JS#0IN_-rPAGcrk*I@@PsK zByLUA7i<|Y-XKL(vH1t?wD|H99P?AKZ9#gMKo&Qs8A2f2Hp}@ZV7|yW0q)E>F0_v!u;%l<9Y4Jt z?3IPWxn9CzQv1-)Q2se-3ND!}hYDu&%oa}?I%$+mk$_pw%+H|k8@A?X@te?|o&&Hd zU)P?P+ot84F?e2B8l^4@}8E5a-#lw;IrVw$fp5ir<<<4?z7%{%x)9m08 zSnmlIZ?0tP%+RdP4e#St*e4f-9#PLZp3DBnJsJXW#99j+k%<|T?EY!|8@rPeb$3dizf22g`v*y3*c0%I0AXV6pFmE zk&3M{{Y{Z*Q-|Wgs^o|f&=CUnd#bt+JA&V}g=HS0dQZq9vS4I7#h!RWp7?lE z@~X3#g1UyPu3sPPmNL}1>U?cuj_h%a93$JjN!&z3+hY$I;WOtG&3Y6=xy)sp4NmZ_ z@`(y@?ftabWg}H7Dn`QHX-(kc5idSDcbBiaJw+t40ly*Jf14b{%20{Qcu#OMHuk+2 zXvD)iu3l#4=JY96Y9PLs9xK|&gC~esnMXB5P{-!C@-K$0xS_GOkUbfvICKc-%aINE+`X2Gc?4^x70l0IYy8Y3SrF`DU*o_;* zS?tV{KNIAczs5Fv4hzk;cfpa3J_oWkf-l<7i!>GzzpHTh(bppr4dGd)#|X-D&||8M z33iJQBlR!h>D}Dz&(vX@Me`#QKW)tDIag6?nSA=ve#4&gWo}z76OlIoy%qfojM6_U zNod)BbrcL%!tW$bzbREvM3ZC1gk_$6kd=Qrn#!qL`0|CHAn$W*?P>vXSRgiq!Rs6* zp6L+90jir*z)9wS!bwi2?JdXfX~HL0@J&i!&e@vv~68Y%r|w3y2yFa zy(P~>UULgkEMKjvr|5YX_OcOEtvCOK{qEC%+aC`9#3}}&*vk`cuF*Wt2g0^9>jaie zsW|)aYt|YTk7{y8sQ*YXlbL*a_HVxk#Iq(6;xn9aBOHz(*wbi)vWSLmTq^57Bs;Z*f zW~0CgfHaxj2Bwaz>vC5uQ7s4P2AkFussGr}b8l)jR--zMoT)!)nR@P82;=k8; z7!`fR4o3Ul=^kzV#a-k+8Sf5L|ICAK;nY@;&ytM4f+o6rJ8a)$^UHQVZdF_wJoSLuxBMu5Pqx?Vio0 zxjkr0g^%}-WNSFk&j2g4UGCzr1(UnRfJbo({cfE9E-tP@tdsYMlBOVbe~MaObvx;L z#j(~u(D>2qBk#zQa2d`T$0Y$KP-{Om%3b)!t4B8iYpAl*o~YZ)$Hkn9`m&ZAi%dlj zM_!AQ2tnDWhPP<`WufImF#3EC(|qpx#~AL#$DW;FJri^b7S>`2$-$eP_sI$Yi*FX; zgmx3PHU~75(5Kk*A#$NI@?*O759E*Cm*Cuhi}xoO`>OP2V(E)Is;5CVUNprnk{9 z?S${)rUEx|Y!*l@zdFqR8f?zQ?7$4tkcREKh`Di-cKc1x`WKuQa^6{>Tn zZJ+5S(fFi`(OMuwh%*S(jm;l?#ejKdFvBvdn5B$Y4t~QJI~^NW4|R_Wc%*<{BV$bA$~hbsJE38rDH z-GU3XSSMT(tT@)?opteJmcB(JX1;En{$-Oge~7MCESW}LuV`Ye^c`qN#xY!h{N>Fq z{$XeFf9cQvm(26;(9b`rS{`D+A@sfNRPiU`npxzC?Fe1RLg%`>MdlQnrN-}lCLos> zXJ~Rp7!R?a4;dr?@#|N25&bEUzG96ub7lWDNf9U-o)jf(Le&h=ETS@asw>9(;!O>u%uU;u~Q~B)p;jD5u=6ghX z^Uf#!Kh^r;%9x?Ah!v~~h}OcSWqr?qO$}FYd4-X`i^BZc73leT+GTStOi-Ir3Luk3 zt9pmBIfW1^9VUtsm1%{4bZ!{y(?=q4L3baS=~9Jkq0TGIc0Tp=q2i0yb`c=hKQ%yo zf7_fR{N_s~&VC-Xdm4QM5q*jK9#iT(I{4jTPrs?yvnV?qH!8hE>FHijBbBJ#nvQy< z^w3l=o^qPyIWTc|Mv+5m!4P<|%h(!1#8F~4mNiZ1q_W<W@SMq z_+l->W?zw>5g#rpdT0HYz*sEsb}M*y2tJ@#JUV8UN@N7@6hPMp4Altnf17h_kC2h= zKc+yr!6=)n-k)0j0FyAHrYGkeqU=c+lBOE}Ve)*{O;abqq}#M;{#2zE!iDX|!35pw zx%LIrK7e19D4be;eqb6^*XLJxyBAKv85XbGdAJaK6Yc*}^7r@hG|luSa1s9(5~(<8 z_;*&^(C_o^RSh3nf@K~F=tZ?^zqqI(a(|w#?$M|3`F_Q&;AFLRyJG~T*N)BZRrDA8=_54gllMJKSa~$l zYJxTJoGl-l)tl)~C;wgA=4gRL!cM$7+L}b&DB16;%~>^Lxz3{37gJaB;~{k&G=N7>kY(y<rFA+(y)wG$M}| zGS2F}Er=iq*vj?dOwH#qd+U0kuPTfV1>*UnG^yHcNxKX=Kb~^(N5!6Ko`G;D&nz6- zj>H!E-MI5Y%vw40o=pPNU`@+#{ckVMcrLlwxmgg5B%5z3p8~_? zNDr#HmP|`e7)y!KVZZx`2TglcsDn0&Z(5>BXK&T~XWEiVaNQvsnyp#_9e_L5sPao2 zi+Ocw=VSvecF>tcOqar0e6E_R?3>;3v+Hr7HTj&1;d{S01Hd1yg7J(_Utaws##K(q6wtyY(bIE&4mg>7JA$ej%%45PFarc)F6B_3B9K`n9e3Jcd_5Abp-E3}X%86+f(TD&5d5P2L0XDYC%XvA(Lot!zvF>!EkMWl5_;yLN7esa~-Te5v#=MG6H zYL#+Oc(JZ<4Rr-QhtlYih2YkM4ve1TT466@3q+@$i{G6jat$Uf`yr8psJWu5sz@s_ z-J&T5xslK^BD`Fa#y@`9XsiT5mZsf$i8mQ6i5M2ti4f_agLT}hTxYGKd$RQ`%J8|> zu%`JnM=9sRxSxPi=55=@Kv*DDaB%@TFM2V$+jAl~bbV5<6dy(?=kRUkbu?cC59>x6 z;@)6V&Rz27mdn{}J}iM{m%4-YOD;c@0IjQv7rvmUNfj!#!8tl^3}OMwMb=&Pzz_>` zJjIbd{!ARoisv@CwJ*=PB@eU}@3$u5>lNRh*PsmA%Ul3sj5aQEFL`fS8pCf6xHkC2_T% z$v59dP#mHHoJa{b-byPcq7@CvZsL=3#lLYI+)L2a?C@YUEy)6V??^+=FRt5c2|h6@ zefBwt13eZ8V1}f618C$mvh1!UC1KQ?0)(~x7~0dENyy^@WdELLl=L+MV{Ew3{= zX@^eodbb6AY9L=HLhYrm71V8vr}}(S5b^a($Wu}Xx#vN!t40{>QFfev&*7ru*;4H> zLo3aBB^s|uV3_c>=qn`p^l|f*rKq!yLVb^n(G~Q_aUOj8HK_fr!+s|VEXNJqZ5W-z zAg(#chF%)%gUXvZ&;i5>1W@Ft6Bth7XkR-s#3QVp+@% zGi*jdta>@!85lc0ZW2&C^-)o;)kHTBYTAC2|L1z9d=Ui?{Ma7{a(c^kRzCmvhLgzB z_D!GhuD)4W?3+`TV$YK9Elt{-ap{%|`)NDWS@Sm=t-{cYw1y-of4$mr#@e?$vyr8Ij;788I{o{$f*;`yW zAJKkZQwX;_{@sUhudJN$aM4}HtY*QFyz|=(tM{Qf&&xv zy>E71ZIAv7ul!yZv*iEbHqXkQ(^2qqi}hKyHG5DE|@4 z>In?;=y8apQr;_TfBM8BkFyydexrRy%!cpYLKB+2D>vf!y)e?K*hHlWHX{MiMJgp($nteVF zIC=_mWRsOd{y#q=go5j4y*Kjlf(wEr9bX^wL*#fb(Cv=N?)nwUqW|gAfIH&pgP?ph z()?0UeLfG8ITjeoaaS_zvRc1&!EbG3j)CL`cpf9@pI|9)u{ExGx`nM|t`0(8muJmo z>v+I%{2O|^nFdmTbF>=g%>!M z9lY3l8BvsJF5N!(uc<`%%eO7YIyjMHx4zP zVs$iV5%d|Y7&l5dK?Hbc^P*06-Y{;8_r0emj|=r-PRXUU!rG)Y#z9%(kW_=7ui-8U z(1vEf2e$o*JQDzJYzt5Gf~pC*789lrr%x1XzC`Y@NFsX`GSfN<;UpI5hulKszq+GC zL=`JsS|2_%Z{UJDMz>>*DB|P3b_R6az!JH89WD!}+y`oj#^cbSGPfbEQcd`d-_~w4 z5MowYyDBC8Mo9heIFan0Ij2wcIz)oc@p1hZhJ6Pv><&`ECLs| zkFD7sgVDo{*XU91C2(qqDZlPIN;IV8|G|h&-Jor2+)mcvELJ!rYH?}UL7A@?!qfXs z+wQs9aVN%DxfbZL#~`S{v*VT!vCIsw`g|UN;5gm(s|>N2tv6XR;_h8=nd(Gpe+Fxx zsGBI{9)B|vrO&d16FOR{;5}D7o=tL`Mf}nhqaSjTkc;B_j6Q-+K`VVPq1de6chi8l zUTlBZZ`mfeu*kUCe_KLm>BM}{_%l>yCvFv|Ra`+#J#v-xjX1^xTu*uLG~DFnjVS*7 zd%4jYqt}Z1Al1?Z{{yGITCI6@PHfgr^|7=Aca7;aU$}NL9ZNx&BkEXvGS~O@hVfow z5zNG@Iqws1M#JN~?z;q4IK7M{q~r%SMG4B~{2&YuQY(#&ni(Xk5UOVU81+w26P5@f z`V9r@w6xfBH#R?Rv$d?V?G;4P(#&evTQP>T;zY;R= z`iY*ZrRjP3z!j9p;1UCer|h`Ih!B8y|LucR8u>I7H1w|NwBT7CgAacG@CgK9B9&pk zL3jcv;vP3_;2f%_%t-YlV4-(!z>6}|+abNfERQjFWC21KO&o%k_@@hs18=kkzZapm zw|C%*vQnP`lYw6Wz%C8(C->&ZqMs${iE)5{JG-XwcWjny;XRDlIVr1W#?hZhO;GUk z`G{`+)VSq&nfO<}o0%5O^t;71xW|qbh^FNo3~^hp#yfeCh&%tf8d#NZLPA&O(7w-J z45Ks6eG#M516bRB*hdrkDRr0-*VI6I%dC02&Y-Oovm*(qA@IM>=P!DBK8fg9TT$^_ zLE}#`D(&h(B$xs7@nytCUjpT=9TWP!2xe6ZC<1E-x4g|^G}$<})JKl~%7gG5Pvh=} z6#&v_=1#w%f57d!{P(whCEO5 z&Fd6#x7s*w2=Eg??dur#2v$m?cxJt?6Sc~P3Jb7CY#DgkzlIBSxnkQ|LdPcf=zEQ=blK=3BcvR;Aa;d8{>nV#1G%;juhSg)9q4fH{Y0sMo-S|j&1Lrxn?nlqYX-7|ZYl-)T1G!$uHJ4(&Ndz{9X(3u4;fvR9kXWD&6H__`@7m+HoB zK;NX=!?1+43hMYcoc5_lc79+FNa4x*Q4!Kqe_W%k4`JosHz_b$?Q!<=eldPS89YW{ zC%b=46!-KLG|o&&PmB29KSE_+Oael|KN|}Ne%)At6oU?*?jy?&0qu^fCro`18rM{l zPepJtZ-sV~W~W;hA8=ckjFu1K%1Nk^?>IdnlL7h(q#eq*aqPFlgyryl%R2 z0POru%XXjfko-47FgeXnOkM-P>qNaHhrvP zr&G2fJ$QTZA)La;f|*2HJ{L1DK>|qt-hmysdAu;KR%iLg^*hHD&(qtVaLHw9e2Bm2 z`DUAT^bPfvo+Yigkjt`Qv1xPNJ)G21zYC2l#d}Qt@?}8?u0<9A?aH)K6o@)9B9qwW zW=GSxp&u@hK*{An)x0zTFgS2^4jbz}DSAL*;;{C+(ieAFL#to5*h9nZd*|8n#7_52 z8r*0u+QUyk7kx&M{QVF?=Os-j>z2<5pMM;Fg^%ouqcNGIKiI(Or$5a{GNe0!4Cx-6 zvZmE^9gERIA?v9PDBBk}JW9PjA|9QH_si%kWR^go9Qq~kAsiQsKjiXG!pxkFrrCq^_D*A|rM!-DKv42ud zUNA>c!c2@Fy=clZ{RQZ#w2>sJqYcZ0Mry)MF@?bEIipF6DC+C6^RZ8mQLhCm#1MxQx zw?#HWgTLvRyrolmz7O+Sv*ew~Uf~KPOqDa3DtCE2p`!&%x`de+7Xe|Oj7qyucY(8s z+nkFV+6!0a0Uf&kfhUBXCk$N@&+=f_;8oy7juhQM3KwcY51zWr>nbI4EIZgWeT)&=h(Tvk!HQhOf{)0e_SWwN0p{{vS6JxyOb|8d%ywk z4G0@IJA4sq`|$mw%&>Bt+oGA{xOqI=@B01lo-MXQG5U4}W|TUwl_okKniSbOMZ}_X(QXO1aQl&034MaW`olwJ>HSJq7@e(z2AI1 z%;1}iy6w`ah@kGiT|K98t(kj%upN%Ba{uPvVE=8Lt!)wehjU@Lf7VCgj>d3&DVhnC zwu5@tdI9&b4yFDN0nuMWn$KS;xQ(E6c%t-OtHhVzQh8K7%$K{b+>UL;8Bt`%g}-2( zC1+kz^lx-cF5j|gl6)oculGK8(n|f!~nu6*ZBK+Eg`F_d~olC*7 zOn2(l24R;gCyLOl3<&cC@Oq1Tg7!bW0Je&Layss54+jmf1)W)Px0pqo72*YVGSf~> zm=WlK{yCO+|22U-1gCHb4c9%MK@{VT=J%K>)+x=CdyDNJF`1NfSi5JZO4#mgHKKqA ze=msA9RJyOjK4V*S@c7tddmr?e%z8}9xYoZkZJ8T3tGzwYL5aBOCB5NA5;eaF7e6$ zjU@!p4@x~D5~dAC-sOEQeB`#&!O|MpI^LcAc^uG7#*#)o+c zq^=hj0a;LftS=810}Kf5?gPW4wQzt($Vlg{Hac17_46s(L5RN1WfhSHjUzMhGK zU;l1*VoewOK2YRtVfMG#i8MwP*?FF#RHe2rX}UI=gQY|d387wC3?bmXGP6dVf|kg* z%wYn*i*ds{hBjz)TSjNN#BCH`gEQZv&^*xKE)g+(fs|(jjh~A`;O-bgB*{Nx_8`0+ zrSF(_DOq<HfQeF#V zMg!Qt&fNc*FtN0rSAp?rL?rOeN&3A@=!h-Hl^;bfJuhm%CDWpPM`|1 zRZohP*_W_esH zU;Een$*CZwpFx_lz~)}6?mrH^vtJ7Hl_2Wxb$x3IDeMqjs~ily0PoP3Pe3-R(Vo3o zCEPj^m|yBwbjVBJ@VTytitMz&vaTZT+Y3HbcBCoF{$VkDSYx!008LT8yPtEky|iE@ z0NlyJG}Uz)|G8TFXNcy%c^<~}!Z&QK|6r6Q$LU?Xr@qbh=@Wv8tVFW(VVK+667;E# zPsXMKO*#w}%%)6xVHfVnKmzwdDCzG%JUpzhTgLTi-zQeY4#Wk?JJh;VJ1QRPA;0RnAq5X4BY5Ya<<+e zK_=b^f85I`=f{(yywa~rNjs~8TgX1u=ets4O7s0`A+-ZX6FI5m$Hll;8g+yrvKR_) z!|vYWvQ2s5rQcvj57tSRzy#}{p^c?XR+Qn6+@3AG&^MF^cDGd!a=OyR2q6oyZE)!P zn1-kM{Rc(aY}q#S_)VYEqBe)L%dcoaJQxniaybs?%s~2jJ!8(T@KH!nbt-k;_nXKN zK}dO9ALY&}7{+tw7WKhId2@O5byhlIR%1ZTEtoF@X%BY}vlRUpX`CWmR6`#8?ZVTs zr*Vf596BqVu_?fsZiJ(>tUO{rvhWAge&p8dw3&4jOm;vIydMd;SfaT-FRUr}u^;cJ zGqAkRa#DEN(WeQj-94}de_ILJEo{Y&(ybAPcKiCGkkW*y{vz%N;}^Gu@O3m{mxX)s zkVm@fMmKGz6^z8umojF7n8(x1320Ngd~4yuuBR%XexGEYMYomwRy1#xHD>;+<&{K7>hgd+t0sdnJ}%DDy($u z$5G(##u^Zs%_U^{Rmco(uV+$xOXcPo{(yzIn|5Z&Q*4YG^5tzu@abnoUcjrM7(fQsTI zhu&gSLxmNaSda1_N?%4;ZeF1?W!m}@*PHX*d`%$lEXJ=YvzeCR`%vEJ@e0h;lAUVM zu0;4cZ^fWLFr=%SJl1!Xx8M0&VR`vqhL1wE!Xla5wI0Oi>T@`@ufhIK_+>7?9i$_ zD!k!o8Cf29JodXi)+2px zF+G~r8*YVKwiOJ}(#Wi2RA z8JZAc@ufxl#$&}ycIioT$!rR1O$lXFP>0qCM$R_yn#S@CmDd7-y(Yt=S=dIedrEq` z{a)ey6GTWk@5*9i;pWU_%4=3dMa6^kV-V1q_q`8RDz`vx?q^HLEviZyy)&#Wtb$8U zm z#v)MI=hUoWh6-KvG^>xuH;dz8b65yFVA~9$2&OOpWJ*6E@S8!1y*u*ViBaA)#c@`j z!ZAlEjC;piFKEUuW~IDNinJkMiC;xV%u3p8?0rhC*X!T5%76VU+cv`7gz3Dqh>a~4ecX{$OK!urW;iQRO$Q;Kc5m*& z^C$F9(}elL6jU!sV8j&{En&tz?WMsXCc2}kN^_iZ*45$XEFl#)1uV=H>_-xo%{sKd^Es`mKc zFCf(ky!`~EVk(FmgkN$Tv0GvaT8(2S5@ki!H<;LZRWcA4w~}UKgJ!reH=DG12{u9I z!Aq&ZV#>oF)U#9bdaU9_A2sZZ{5Y+EwNFEHvyVKMNpKD#>HHOrhg;LRQVU3Q@+ypt z{BdN=$I%hmKHX(muJ!mmcQ)@9oAcRk_Iu0cR}|cQ%YZ>mhFM#&_?R3^vMh2k+x45C zSL2$Cz5bz&q76r@I}GRNPFCi53|7jh3?RcF$0=FleRcK&sWDK?9^OF@H~|*LT8|+n zniGA;)d9KrUC2b;{$r!g#{mH%=WjalTjniiq5~UBdBBD9BWv*)lg|9Wfc?u zGr8v5?MyE0{8#}K&>v+L6|srctK`#7voi`pN+KCI&#pqPIx564Cq=!g0DkF&uA8$B zF;_V@HGC^9h6z1R!w^OQg*w~Ix_a8Afj-1iaJg9<%DnAMlh7qA8Ns#pM;{ut2scFp zB%n`y{sGaXtiKAo+y{eOc5XI`B%>&k4U!>Ljz6iI|4q}jpcrr2vC`IRQ(Y%0KfQ`g8wJosYv(M%uP_3C5I(mqF&JqIL zOLQi?HjG1##L)Hy$nMi(_#b9@96?szbzHLVOJ&*?e8z-^G%B!DLRUuuf*z^s4eGXSq$CNK-mOMI zrz0kFMW^3J^q;-h4xL>a3>^y>`C|Z$9|DRA! z1$2am7wwfl`m!HjIY*n}n58W(%h|r$WC|}nEIHR3AO?Pez9{On|M_*>H&TR+JE(A1 zVqB;n#(x}5_+uoX0sCYfa;Xm9z0+G7Nm8%k2CZQx=pMmd56Lr24PA_r z7@I+js(M&Gf+q^+nkZ9~xx-P@wL&&Ie$&X={T$74m3X}Af1KmF%L1$orD{Dtzc+Q| z8W9+iLf6HS<)uj%o+0j`tsCs%y?fzsfIQ&;0BO|s9tCPjU3mzTnuavOjT6kra-ugr z@zz0GZR5&E4LC~B^`f_|H{=IG@jG_32d2hgtkVZGFCEqiovw+m_|O_{^ZM3-$AX2j zqqTW)D%{N@FPm;Gpzmwx`@;vW-(d$BlkFgo)#7cpoVhWVgsK8k?lL$Q-JcdBK^||Vd3N+J zJR2hEu3}-EjXQ>qHTJU*-vWYKXA1tbHDj~1azc8ZG-O6$a@ECsm462cLf!;l8CGxe z*({xH5w$0g#&U2$F2r%aJl&QW5U21;2n>tkmKC(*C8nSMixBz0%^QR1lyWgc!W_Wb ztZHemZ6OS5c20H`j01|S9(LDk=DELfshmrf>&Jg+q^~>XusQoYwq76NmbZjtV)y+5 zpUr&tkmzngLUUSxH|ZDler9So$MDH~I=h%Hoqb_W$Rto2udHb#Wv^~3RTODzplK&k zYF3Sdn272hPjF|RJf{|~+Yf^i9v>9O=O(f&(9G2N7{p-n@|Mseig=+dkbQoxza`Qtq6;Sz!)Mp?WcH}(SSO@&B9YPymc z+Hf{UIXOJ3v)@toI}Im^wT!ZSxzf34*WIx2nO7&OQg0pBz;BVsmqt^U`egwb*Aiku z25D{E)Hb>L!canx#op0Cc`4evljbZ3HKM&YY;?~2Vs+YAuomiDr9L=7M5)!X!NQuk z(P9v>(MYlbQ4+7;sXLKMtH#->oY?3W`B1s?>!rj(m}x4^jQ)d4kGO})a?C~}+9Twg z&365%tgp`T`a~eKW*8dlBPfB<&~QpBi!s(|{F8DAYs_A!b07{Jz0?K~T2F^l-ZQZL zN7hQ#+`K3yjTVH2Qr2KT3X5|LPh{8O{}g@#+Ktq( zfsJCF*o2p0e_g4pb13L0^n`qyv{;Ht3<-T)oii|utL+@iaDi-2@CV4Kd3M(P@b7X{ z+h9t7d11JpJTKzBNqz%$Sq3{jtJBeuxe-58&@H@V%YwWBIZ!@w& z-c$fiBivm|4X8IRerqknIM@G>%m>eMECVsjXubw?SL%Q}%n0Il?JA;*CH~z)5lloj z92y~C;dPWqRHEz-Nb>78RQ%yh(~Vbi@Gq9-|F(O-`dJbY8Ob*udnAKz7)UyjA-2?Z zpOiEIK~c;{NY{YWUcj7zrVo+>QRqPMaE&4$* zp^xjl+!D|abjQ0K4I1CSe^0@%mj#77^GPccsYtf2vLTvDFQ^mC5%S85?B~`M4GIs| zw~7DI%~Gb_kOHfNWgQ$GN-!U_GzmP+K#$1ZrMB>F8u1Crmp+UL-R8G@E5-=7xXf2) z7pO{6Kz{e3ZRieYU&+K0a@w9xdZAra2X9~n@aicCJfL#WMfn#fhCb9$*ayraG3i#0 z0kdq=UF-9i{WX#Y+{Cvh;d!iGE{bJ2hwflBTHA;KjR$qONTvMi4^CZ;UBKJivYTCj z!nkwxz4ImS-Mi6&388xPK)W6MrjW=v^)~T7ip))YA%Htke|C-?!jes_5QHN7*f8K~ zxUHeoL;XsVz!>Uys(=3#)>0S1IOiBL@QZBc?&Z^c)FmYnj3K@KPFxspbFVirQ8~Vd z`EPHwH~MLWOeIutYkrGA-ft|^{Pv#OmDW$s=>O$b^Ed$*r8~}o2{aBdqr$sD z&vvQYhE~%pu_`LC7Vcz+x4OE*(s9CyWEuX7iJ~80{pPp=02UMcyg;&|1H(WmEYCo? zqsAs0jIdv{n|m4!&X+$wgO~EN4e1sN<+77|-bz3H&H?+iDME~ki;F)`{(7=rYW->A zp&k-s^>B06=2(b?|Jh+cqcFmpuZRBq-q@A-e}r6+8U;+wxr33wW9S%Op$A1`Q?LnlO~%6H7{WwL z5}ssRJZ#DcO==4wiuU&BwuZ!ZXt?iH(%(u+1-oid%PEZ1V;fWars1xHuxTm?rKj^- z^Z+*ezwd^=cpgnkvUHB8@|MP%=d-~&)GoA*mHS5){duyJx$NoRLFcQA_^a2!l^_-$ z#@7;`?uefYcJv)I{@o}3CH8Js2m}xlocc;I;w$*i#e@84;Sa;GsZ(E#{XYyh$EZX& z$?!u(A2i`BEU^^sO=omDCUP|t!%fZ!AXZe3RgzvG3K6D7EsUW3N%$dBc9S$N*Z(I0 ze#lE|g$tmH#PUaF8)3TELQ%JlMHq|=9S-xDnI4JZ;|+--KCViC8IU>z5ipY4$Itf2 z;7BvS!z(?UZ~K#A+MC4H(z&-U^tTo22-pM_{^H?exB4|Z2J->!LwRz}8ctdHEZQkLgfP8`I@Ym`8hwqqAh^Jjy8%8zgftE(nYz3sJ&V`NyQs>K+|{SZtJ>6?tJd7;?19CL2*#M0mwd6Aqw6N5rS1Lf_xl`FAPo z|MhzKk41u-C~26n00z#cCs`hahx7DOz9}vw{a>8DbyQUU+BPoTCEZ=p-Q8VENS7iV z(nEKL2q+CIAT8a^kOL^vImAeJ4)NRH=XuY&);aH~_4{)cIkWe^KlgpzR}9mjHdoOQ z$USEwA+-e6eU1}tJooYPY#+)L^T)H~My3tXIga2D z$J55&g#-oXDYkO+KJ9{zwq=L}onsPrSG@NtF({XV=geo%>QWZSu}Enab8p`iO=`|2 zrxX%>{ZUl~?@Gv!vs&_0B@8~3N>Qbk;m{D#owxo}#CPCV}JWJL+V})52sWV#=;nEzRu_ z7Z=Vd=bo3k;hwHSQdtrj{l+4E<#k|-3`~bA)QCGsyhfXcYAFJUY!YK=^y|^DW@j%}1&ya_#pzU}L=bbNVD@k;g)maHm zVyneb90*06Ur?O!P*3e~YNF_NJ_0OSM#g@h^-J!p{m$@-Mcub(X%%6o!UxwO%f1EX zzN73-R;wLHGgCZ`<|clc*Qq=rHW1e?q2W1l55JU*wUvgE;EVP(vGfwutv1)E;GFQ= z84dSjRR*-JrMSE02$zu1yB`KRjR`z0h3yz12*sPrH*hL1JG~^2UOwpTKyseMVJUu= zXgJrnKjk!R6>3wxA=YG*?1yr`i7+$Q4-l?CW%E=&UXn%#N z{u=A?&IEB+rNC|Dw;WDXa44&zF)5i&JMUUYqkTf2xGP|rO`F^EmPn&fA#^6W$%{AN z;Dj6&f|+~fk-Vn?oeA@<@X)RpY&kKw4nC8%*-z)0=7Y$d3e$ggWdHve zJ^yDmCF4Z|6fdYFN@#YX6E_~+a_BaAl2(SM5?1EeJ__vk1ZIH`m%?5eTN^a>;7EU)IU`Y*cnjMY7Z;+K1i$a8k z`D%TtfG(s!;gCDxh673e!?QCSt32pJ{bA|bT9<9O z*=`JH`I1hVL0Gm&RFYT3t~dgvuMZ@^rX+i3JY^d-j}OPQiT=fejT(FgSVLHIYRK1l z!w;EH_d4x_LGG4)Q8{jyLr>vxgf5TSd`(Y>&0GjB&OO0viJQK_dx8#whJ6KRTQP+0 z$!Tq?sfD!3r?UzIMz1z+eC4~K;{@ZR=hDVLFVc99S77%cgS#d|}&$4xCX>@QkUHe4Mse2kU->&J?nq~vVqZi=P< z;3Hn+Y^2BV=6v*5jB`DS9cu_Bo_xkN+6)eCUUdT~jJN9w*%i2<`*Pz14paHa5it5Z z4e;#;5aEd^DQwe}lQ^j<6I@Cq&P3$IcPQZbR~Aq z(84t&(qZ2uHbuW@q-wJ3v(NdqIA}G|b}5#E_W(Z0$Md+iTS{$BIXR|Qmg1DQKaoJX zq&kxl7+ko{rq6T+!fpM?NUE5R2`o>;m;v%%&)G|-e>yZEsal~us@@A8Ie1hmF+9df zToxxdpWVV}o!VVZ0arM!o8l%U%Qh;f-TXx4vXs z)luf(^g5_f&$gbS#>p}SPZglDBVjWI#j~R_XNBz{hljn1#b-NJJxHUq+uBif?!;mE zfH=%J`gr`r`3(0L-I*BHkMw|!H4|N{ZQ8rkkFueuQB5jxTlm~;C!(P)O}0@eR{r>i z(fS=-7Z<-=muBdXrL`A^C60}y@A9y36&R(la7T#|@q=`&K42`!KXWnI zk{44KSmlY!jX|56#3H}&vbk-qxcY){O#nMPFvy25F zhfiOcrF5WiBq>w=KHo7}jAMPx;#oW%Ra`umcD~oV`a^FRj%-##{h4Q}G_nL0F`jCe z#tPNbvrx7i>vjjWy?_wwv`6@2r7q5mLyq5E7zgA3#KDD?dshC2sYDI(~DdoQRQXOm#v z;jUAQ8V82U?#3d#<@jD(fSV-N79 z#yz+Uz<-xjeNC12mb=hD+vZt%KWroK6#j!~XZ*8{tZPQbRxxgRPYVJ(C;9VA#Nh`z z0h7Nh6v!$~QzrL%nsJ1dlP|%AGFP=pt>D-V2FZ_^ z@|nM4{jI6aKKV=t9Z!IQaJ&az293ZSP)=3lSa7gt_*$49NNd; zN~hsA>9C9dH8a+DtgEYG?~C%<$2ZDa2p}$bu9k?tA_tJZrio=AFCkl3X^{TBCbz3Ym2 zJj;8`a3pNMvG{S1ZfQg=zkEK^>!&gm>=IuCMf9!pqvinBOsscA1UTP|4(0;8k5Orw zT(2vA=5+k?YbG`~R_d{0;+S%+>+9N{MLKOvI?H5_S%vKS=wBo-!JW^e!9Ahp^C)D5 z?CT$rU_>M?{T>#8=TD1wMc(aKo&~lUa|axOHSUX%CedqsKc!Zp{cL&3S=H_R8dDra zO)q+V%9z%AOfYk({|z0$5R{?OU?G`RZ*f1jKlH3tRq1xYB7KcSQ(xQt>5r30Cb5+% zZtu*R`#5Z~1N7of)pmtZgh;Msr+rNY_Z7bC?-FT+?Z`BdnNpynTA(YEhgp1{691>= zl>wg?k+{N$GRv0F0=z;beZK4k&NzroFNrxFY?J>N!y+9&!o!MYh)9AN{oTud@jd@L z8m?zEhtlp)Dhf~om@t+S)2mmtq`G3fnn?PQnQ4rNXaIGk;HYhEM~_7;^IXJD;KsW%xq6Tw)q_%+Yne(StFmO0ejkZdNL4 z7I9LoG^3pDC>5!Vf{whdXr<<6^r5;*O;igQo+Ht@^m$-m&D4JF19&7lf0<#!IUAEo z!QjSqx{02+J+53Dvh_eX;6_Y8Af5t9%Nt)Bnd089B3mQh8Yu)!hX<)E$fSyx;@-^NV%h0AgV8p+(h%(z;2D%&xK-*(PSNoZqK}TKLRe(;n$bI)1 z|DB-xx*(2CHp8&sD&j9f`qo0W7Z~7&f&H3hR_Q1IQp0T0{qS6N>3HTADeo86*%37& zawnd5Ay3V(&l2=2ClT>7XH;P$PwnqWmf~WxP6mr}~2>!hj&#faYu&5ZRmJ zzh{z73qj2Rxu8^H^7fxaLx};Y44GQJ9a1G6Y2* zc9xF!82Idu@#9k+e%#EaXm0ZLs5Wqd)Fox9P&#+;mrgGg-W>EA|6H8OX4 zo1$L_z7vZbsNfPZZmnM_#gUv-Q(K$URAd2qiImmAnnRSDz^6MSIHMzzs3@xzB6x84 zmU^oV^LgoXDvFEjihFXI5~UL#9&#-tcZ|Ei%Ni;t&gAvGOeg+J+X>mT zbF7|gQ_K5etv~PRZtgwHv}koikFvFD=Ql@iC=V=yFBnZR_~ui1XR{vnj55PNVuzw5QXDvLN=Uy2N>0G}EsQ8*&^C(x6?Ns#S{&RRE)q^_6TTHs?Yt*OV9 zWUNo&{u?!An{#xU@Wtccw_;`6>)BCeuu#^?90?D}*Qu857QX3RXRiH{QtzOOPJ_8u zmrHKV8oIwK(UgfDqk@R9&OyCR*~f-kfpZ0qcHM}jmt}*rMadypT|!o><;Jd&cW)^Z zJ!ce%Jq>|A4OGGziCHb9di71H*bdi6*KRr>A4Pixxe(lad=@k_&aFnFV0h$8a7dh=q{EegbjaLcOjVhgpA zx5Ugp3T*?CSvZYJ<#5=8G?K{;@YQnWo|wHkYQGXWuys|r7Hh$18%EZ80WY6 zMgpSo=I7r0kBI^YII+nP`BhkMP?OX%axi6T>`VFgFHy;{ZdtNrHZl2~Q_eclOks^Tr1`hrZl7(BNqV@@GaVdc4FG8PNPR z>CP|`sRJD(r2Q>JI;E5D`>Hk+;0e+c(;>u;E$ElOQG_qo;V%Xx55PFH?lj4}Y>8h< zD$gO`w0y|z^d@D0UT$rsEOGed1?~YzoewY{*W#|YJ0c?HhQ+_xGDUK|twd1O-1D&A zCide=>j<|YVlvweycR!~BfUE0R}J?mLe1nccQoZi6SOIC(tSd3&QY8ub&NoK!D=~U zkdHP((5|7f1boz0qWMB(9Ia$-7{kq|l@?)~EHX@MX~XOUXJ6ls6SvcCe8MBwlwJ+o znG9)qJx*;)pI9Es#)SZ;3-!Sk%6t}v{acuQn0_pxCF=H@^@?gb{uFb-l6t1OOjvXcyuA6Z$XOkrbM3voh zue(p9J0qw9j3O7h(w|qTbZM0pk&>Hg`=IfghN8ct zB~g_i1H)q>Qb^?k^{(;KTA>2EHhBKh&ZBd5QiW+cQyH6=M+-b6nWj zU6HPz1bYCz760w>Wf9)OD|{B`=e>8k)dyNUxR>d*AJCRr6~kJAB%w z9T69qEf$xI;PKD)xAXaW-*3syiA?jW4i_Bd7n<@)7V9AtS6&jch3*`lKRLw6byg7D>hWsk&gYW8X?GtAr`VNP~eemRQ#q3q3GozU?5j& zv*KrAG-;a~zbS#ym!dvw*yX*MbajgtA}VOB5-|7~-92a~0Mqf^X&kG#C-G<`jcnIi z=e0#nM9^9FPJpFI+M4XzyWzTL&+|rxuZ23gb{J{vj-f5lqb6-VNw@lseV|`-(s$4H zy2u-+k|$}RbR7kfUttVcN`}nlgo8Bnun6fiMxw_LJ^-rdr^}kBJ@k-p-%Q);i3w7~ zZ0y(sh-qz)VKFL2?}bjP>Vw@wz+1_2nT<#V{hW1SRH#4yUM(^RteI`4mYu?4Jsxx% zhUQElii&pb5~CWO%Z_M+bAF3bhB0c=WE~90Rdj5{za9T10Di8=bBexWirpnZhcX(K z{q0$Jo&?YlRY!}y5X|Orf_hRR%_=?v@9dpJybLR3kMLyMe4nzq?CR@q2Q5!ynJ#i7 zZl&>3HuVU9(MiA;fv7Oru=lJl=YJ(jiq-^?oX0WNBF*il3VGYe_-s5J%gcVm>H2We z#!EAT+Gt{I?0_PwlQKHlyj0T;seZU9rN($U^&XKBy{a1PZ?D0b1x0H!k(XI!UjNSo5u-|E411$ReJk2Nj> zl5%Mqdc+=EAum0CLI#pTgVhN{8XS%P*+@Z$il|XLVZ%vkz3Xk8K(t1~0hEa7^o#t_G_o~8BeO~Bhs1pa^q)r8??koD$O!4u z+4}Uuu7(sK_%-fKlIv;+C=rMyal<10wlQk+M#|EQY|33ur;@=7Kczlcu@8S_c&?tv z7W!$6am`Fskqjf%O%pQab)+YnS(E3xc~L;Kpu*wEfN`rMt7Yd`8MmCjDUUFVypcUQ0_Ob06Fb=@rj?^7?$gy-AHiGrHEtDL(KKuLlW@PQ7*}&qAKxA5)vWZ8S^iW z@MPen2y1;ubo1s0pSq4~wAzzbh3b`@7;&~}F*}V6H>e6fOpXP=KwzHkIPxFwsQdAY&-SIrYOU9C+t}m9 z0HLt`DA8CbZxL~Eq!Tc5YD9Dt63a}3pzSOQ^Ous8Ky5u+dhUQM24;MwJmpl-6wc{{l>KKn&M(}-o8jWJN34SEqmO?JtKl-;iPLdt=U(I98nc~fWyw#&P@DcT z@_`G(E7Kr>DB(uZLK||FeV*zT;?zgo?AjfCOSP!u{3psa}yvhIYwF(=t zM%TEQABMjh0r+yCMXRp z#%Y^~R!I7~aD3L0Y_-3=zR-V9?YwVou~fZnfdM&TXxN!Xln zhm5pTQ1Y;8fvG!ghOhn6G_E_>=Rhf>OP4SxEw#iy4p{%#=Y-j2K4Vsyq^=LFp(YLM zNA5~2O{k-)5cw>rDLDa{F^=zj|Y^JXOGBI(Pe|+H`p-T%*BtcboY>@jnu6(MS#QwAC8W0-2kxws(`qNLk zlZ|X!91%Gie#e=z>}z+rMSsQvLIvs;$Kg*0IO~);hClc zM){kO&A`qIQU-h@L>!KZRVj&T^D+-w4s@rF*7p{wO0=Y6iuW`)2VC!yPNy3 zy-Z;@GWVVv(xL@&G6NzN9`MeU&|bD9BHnbhVqv+>p7$W(%@->roaEfs`CJ1mvCg|i zr{wwAHLmmacfsHXARBu?*m-{4`Rz^hr|Gck{Znc`3+3o@ahj)%>pw&ZylciK5fB}xGw7r*5_|>WL!Siu&`5q@4v*aWTh&vmFqGwG0B{s3@FMdr+H{BW_@WlF4vW0 z%%&(-d9=4e<;MG)Ru0?L>r4r!+4`w@UFf4qojN+3g2xb&=n%(ZZ!>|=a$?u$lo}EV zo1_gUgaD_^p6VvM>G}sjP2D?r+Uon!G2x>9_g2`vleh;0H4nRe-r^W!mPG)BzVGaZ zqg~kxGUcO9)2ckDfZ0I=Dp%fcra5M}{z!%s9;BGr;6V5w(h)r8U)#9FG;MQ#iKYy_ z5VNW0>e!$nn_It?<~$IfPFO1(j#=`o#_-K7A*$)V6$kM?H5DFZy9s3y7=zGu$c_Rv zCU2`{uo*A4JSdsnD>q0k)TF_nP^3hg%!m*JA=^X|w?(_Ws1|=7M-zI)2ratV5L;}Y z{5_rjbk(gy0gjrb%gu|XyRRGB57VCnYD%F(2reyN=CiFg!jJteWc15MXF-hXQP|b% zUyg;6yL|hDifHbnE!&Svk}wu3F!muk7$t$#L<%|1y1fNT;5+IYNGh-vJ~3h3!seZ$a(y3KpeG8A zjhM3JltUPl-m(O?t{uzq;koX`j7@86#}w4l1cRDHE zE0qxfB_)iwmM*&JedHS{PpK~)mDuVY!(z+RP~Wx(`{m?)A%N1FD}5&*CZO}(l#M3- z0>>-l{A+Gmk;*J_GM4@cQ3lKDVn$1R1Rc-2gS5p95laYZhL6}L{SY4&4t9;TRafP< zaS4sB>v<+uGVgF2OHq|Oe07at$M2nNR|W^)eEyo1l#5(fC0D#3)V#lAwjA|2Dbv2l ztG7WG2EW6-Q1-+6cy=g{zN??bMya{mREh!P4~XqPmTUir#6P1g<)u4bOaY!^m*k|r z?!aQ~$GQ&$^QXpX-jd+lUua4ylKFp(i%aqY=t9iuXS8pLC%-;O%FtHxOA#W30O#l# zSi>pdZynIT*bJlJFyq60&w~Sh-dUiZ_?-w_y6n4iR69+0`m86w%y>-2_eDuxY%ox* zvZq)c(P|LfM|B4lg$L4;Se}cKT8M5*!%8^n-Pafed;_yA-ItDFy~nNlz}=W~bQM5^ zkgUaBy&mPuUc&3}^!NZ-c`;XMV%zR>=y{Y4Gs_hkNNv@p7|jOC>sl7|amKI&%NcHD zhXgCFzY)X(fN{(8N~qM*B_2h0h`_=K7Q7}2Soba1gX{h_Tf=F|Q)78+F*f<5YX9!J zie?Ne-i&v?|FjunyEkfr3?iJbbB=jcIi!^gFornsdoD>kw6{xT9?I*#tiz%EbV9G& zeX6wb`3IXe+D}PW{lVH64a2P_5PAg6E)|`giTC_A_?tJq6g|G7wnK@%jiM{z%rZ-! z=D}{FG;2{hd4eN`HD>QjTGVtUBi3qC?7RLnBh8WO{(PC9ci5`2Bk`lKCt2drZz-ng zhol?%QhWzVG3MM0J>)@324X1O5Rjwg@O*^6Mp9Q&ZI;nba|k-WOH$_jiXQJ-9PU7= zcmufV*~VRe#P6652QBsnh}`Y}Q7NFpJFT{!mDAHpYb+))iO7%}6nA{iN8@K(9Xw(> z74l_Ws{<1Yiz`$-QRqzf`g{k{=&g}yEM8p_2fIY=Ffl>6(@>H*M8h@a+9UVnJRf8u z-Ji?>WP_2m191MK_Gos)#kQb!#?2zd7{oSYD$|;@B#PmY3GeDljUlpR-!90+nrJD# z4y3EjDB46_run)r7Ia1j-W@RWzy}qM))QC=W1FKb{piZ2Tq+WV5`QXNk-RshCw@Xz zRVuK1KaMtN-vX(|fIZ>5?}~2|3B)pah_u?$Bt65H4)dF=i|AI_)BAT<`TuYk=)@6L zJ!98|;Y50R`DcqxH4B6~lGcG&2XU*DdbP@&q)``*I6%v1!+w*VO^W8R;l+Iq%};evbMA&6fPyz__;zA>x zb#TUxQ}9(xH*R}h-uZa94-pk*z);-HIERbDa&70#ee(>u^$h30|9n;XH?e>;x~}K@ zk)W)bdHIU?o)hMiizFS5_ktk20{&yxFhf^Wjy-#TNC$Cv1Y|MXptn%}H;VEn`~bDy5HV042V@4zXKuJ0f?iJ;gRo87sIW-R|^ z-C%qL(OVmdRWGjm-hCIpJWUK_oR5?upZn3~rf-t84>(@E%z&Pxm;12``*q4wRG*TI z1b67E%+X4Z*OOyaB>ep1hw2p0pZd=Dj*+g=>RS;(Aay_ASzAbDr#2_iA6<{#ZVKG% znJ|#QIpz`Xj>eW(OVppqT+npNFO`emaI=U;*(RcpQwoYE@*0XahzHRC4xzb0A6N(wb{H#sM9b+Ujic}idgRQhEkId~C`%Uq7l3~W2 zQ@3($^>IH=KnXXDe0P4FD5w2u<-f5N!e$GbcV&RZ8u-;kdWC^QS>C@F*-Meo23K6XssmwaWlBgpiBV&C>q9oTl#q~S*XjRWy zv3$D8Wy$&B?lRf0vZ$!HH8n2fvPFZO2XkYPLPep4G~eBFIe}~C0czG@-H*BiB#&1C zA%Xb;d+a&VL2XH3lnAqL+If4b1Iw3}e(wp_qkP=DZojz<=JCbs`Nxw!)2Hy;{%9oL zxSLO#e8gDN`48~W-<|mX7xD!NOsS#!Y$V)f4k018_ONJkSib+apsTa7!(}{BkLxXz z^l;b6!lO$-CwjdMeeMz zvs^SreLz?M?Y~X*%l#+sj

    4&vjS^GO zYw*(^+XG_o!k=fq%4+2ol|}^7dB1CNozo11NO3j#PsnE@;0MClfq_acWpDfR0^lRk z-E7X}R`8$O`%aabsD$5Nec{1EIWeaR#oUs-Q}FkZaX8#GH0Krv#MIs^6&oeF6n|gr zOtcrEz@sb!_o$f&`0>D3FM=+rD$Z>y`0H{NnyLAfyUm*jap~P}+|k?I?-}Y#QK2q^ zn-?e!WDwjc!iQ9YuNViM{@Pd|B%(ho5NJ#FW281dcqFZZcAqOpY3VU{M}^N1MgANh zr)r*PjJ=)r5Rfm@eM*CjS~m2@q6d&G(QXw!%}e1|_J$4}^}jW!{kmh#fjMHM zR27ro;&vLpOu3XK^gS*|<|uyvwJ{t)g-EnNU3p-qdD;TxRbrATJMYhhb(QCXHnq_i z-W%n0?(6_{!gF?%zKl^m9SE{1GkdZY1s~l!G8vZ^?kVNa~esSTg4P zw7LHF9Qdx1mc&Jd;#VVXM7IA)Rqi!;THEIX>#H*PE9NXGg20m9NpmJqWT#! Date: Mon, 21 Dec 2020 22:23:41 -0700 Subject: [PATCH 10/24] [Arch] Critical patch on dangling nets in logic elements --- ...ister_scan_chain_nonLR_caravel_io_skywater130nm.xml | 10 ++++++---- ...ister_scan_chain_nonLR_caravel_io_skywater130nm.xml | 10 ++++++---- 2 files changed, 12 insertions(+), 8 deletions(-) diff --git a/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index 07c6ba84..b7c30893 100644 --- a/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -437,10 +437,12 @@ - - - - + + + + + + diff --git a/ARCH/vpr_arch/k4_frac_N8_tileable_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_frac_N8_tileable_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index 847963c5..725cf548 100644 --- a/ARCH/vpr_arch/k4_frac_N8_tileable_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_frac_N8_tileable_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -429,10 +429,12 @@ - - - - + + + + + + From 1aa0ef68e4afba538c55d81dc48d1eddb4398d38 Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Thu, 24 Dec 2020 23:05:47 -0800 Subject: [PATCH 11/24] incoporated changes based on feedback from xifan --- ...n_chain_nonLR_caravel_io_skywater130nm.xml | 1 + ...n_chain_nonLR_caravel_io_skywater130nm.xml | 89 ++----------------- ...c_using_random_key_example_script.openfpga | 48 ---------- ...c_using_random_key_example_script.openfpga | 37 -------- ...h_using_random_key_example_script.openfpga | 74 --------------- .../generate_fabric/config/task_template.conf | 4 +- .../generate_sdc/config/task_template.conf | 4 +- .../config/task_template.conf | 4 +- 8 files changed, 14 insertions(+), 247 deletions(-) delete mode 100644 SCRIPT/openfpga_shell_script/skywater_generate_fabric_using_random_key_example_script.openfpga delete mode 100644 SCRIPT/openfpga_shell_script/skywater_generate_sdc_using_random_key_example_script.openfpga delete mode 100644 SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_random_key_example_script.openfpga diff --git a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index 1d47257c..989e4bc4 100644 --- a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -417,6 +417,7 @@ + diff --git a/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index 3696107f..cb28159c 100644 --- a/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -125,22 +125,7 @@ - - - - - - - - - - - - - - - - + @@ -163,8 +148,8 @@ clb.clk clb.reset - clb.reg_in clb.sc_in clb.cin clb.O[7:0] clb.I0 clb.I0i clb.I1 clb.I1i clb.I2 clb.I2i clb.I3 clb.I3i - clb.O[15:8] clb.I4 clb.I4i clb.I5 clb.I5i clb.I6 clb.I6i clb.I7 clb.I7i + clb.reg_in clb.sc_in clb.cin clb.O[7:0] clb.I[11:0] + clb.O[15:8] clb.I[23:12] clb.reg_out clb.sc_out clb.cout @@ -349,22 +334,7 @@ So pin equivalence should be applied to the first 3 inputs only --> - - - - - - - - - - - - - - - - + @@ -648,55 +618,10 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - + --> + - + diff --git a/SCRIPT/openfpga_shell_script/skywater_generate_fabric_using_random_key_example_script.openfpga b/SCRIPT/openfpga_shell_script/skywater_generate_fabric_using_random_key_example_script.openfpga deleted file mode 100644 index c5ca8e52..00000000 --- a/SCRIPT/openfpga_shell_script/skywater_generate_fabric_using_random_key_example_script.openfpga +++ /dev/null @@ -1,48 +0,0 @@ -# This script is designed to generate fabric Verilog netlists -# with a fixed device layout -# It will only output netlists to be used by backend tools, -# i.e., Synopsys ICC2, including -# - Verilog netlists -# - fabric hierarchy description for ICC2's hierarchical flow -# - Timing/Design constraints -# -vpr ${VPR_ARCH_FILE} ${VPR_TESTBENCH_BLIF} --clock_modeling ideal --device ${OPENFPGA_VPR_DEVICE_LAYOUT} --route_chan_width ${OPENFPGA_VPR_ROUTE_CHAN_WIDTH} --absorb_buffer_luts off - -# Read OpenFPGA architecture definition -read_openfpga_arch -f ${OPENFPGA_ARCH_FILE} - -# Read OpenFPGA simulation settings -read_openfpga_simulation_setting -f ${OPENFPGA_SIM_SETTING_FILE} - -# Annotate the OpenFPGA architecture to VPR data base -# to debug use --verbose options -link_openfpga_arch --activity_file ${ACTIVITY_FILE} --sort_gsb_chan_node_in_edges - -# Build the module graph -# - Enabled compression on routing architecture modules -# - Enable pin duplication on grid modules -build_fabric --compress_routing --duplicate_grid_pin --generate_random_fabric_key #--verbose - -# Write the fabric hierarchy of module graph to a file -# This is used by hierarchical PnR flows -write_fabric_hierarchy --file ${OPENFPGA_VERILOG_OUTPUT_DIR}/fabric_hierarchy.txt --depth 1 - -# Write the Verilog netlist for FPGA fabric -# - Enable the use of explicit port mapping in Verilog netlist -# which is required by Synopsys ICC2 parser -write_fabric_verilog --file ${OPENFPGA_VERILOG_OUTPUT_DIR}/SRC \ - --explicit_port_mapping \ - --verbose - -# Write the SDC files for PnR backend -# - Turn on every options here -write_pnr_sdc --file ${OPENFPGA_SDC_OUTPUT_DIR} - -# Write SDC to disable timing for configure ports -write_sdc_disable_timing_configure_ports --file ${OPENFPGA_SDC_OUTPUT_DIR}/disable_configure_ports.sdc - -# Finish and exit OpenFPGA -exit - -# Note : -# To run verification at the end of the flow maintain source in ./SRC directory diff --git a/SCRIPT/openfpga_shell_script/skywater_generate_sdc_using_random_key_example_script.openfpga b/SCRIPT/openfpga_shell_script/skywater_generate_sdc_using_random_key_example_script.openfpga deleted file mode 100644 index 9937c0eb..00000000 --- a/SCRIPT/openfpga_shell_script/skywater_generate_sdc_using_random_key_example_script.openfpga +++ /dev/null @@ -1,37 +0,0 @@ -# This script is designed to generate fabric Verilog netlists -# with a fixed device layout -# It will only output netlists to be used by backend tools, -# i.e., Synopsys ICC2, including -# - Verilog netlists -# - fabric hierarchy description for ICC2's hierarchical flow -# - Timing/Design constraints -# -vpr ${VPR_ARCH_FILE} ${VPR_TESTBENCH_BLIF} --clock_modeling ideal --device ${OPENFPGA_VPR_DEVICE_LAYOUT} --route_chan_width ${OPENFPGA_VPR_ROUTE_CHAN_WIDTH} --absorb_buffer_luts off - -# Read OpenFPGA architecture definition -read_openfpga_arch -f ${OPENFPGA_ARCH_FILE} - -# Read OpenFPGA simulation settings -read_openfpga_simulation_setting -f ${OPENFPGA_SIM_SETTING_FILE} - -# Annotate the OpenFPGA architecture to VPR data base -# to debug use --verbose options -link_openfpga_arch --activity_file ${ACTIVITY_FILE} --sort_gsb_chan_node_in_edges - -# Build the module graph -# - Enabled compression on routing architecture modules -# - Enable pin duplication on grid modules -build_fabric --compress_routing --duplicate_grid_pin --generate_random_fabric_key #--verbose - -# Write the SDC files for PnR backend -# - Turn on every options here -write_pnr_sdc --file ${OPENFPGA_SDC_OUTPUT_DIR} - -# Write SDC to disable timing for configure ports -write_sdc_disable_timing_configure_ports --file ${OPENFPGA_SDC_OUTPUT_DIR}/disable_configure_ports.sdc - -# Finish and exit OpenFPGA -exit - -# Note : -# To run verification at the end of the flow maintain source in ./SRC directory diff --git a/SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_random_key_example_script.openfpga b/SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_random_key_example_script.openfpga deleted file mode 100644 index 072c7400..00000000 --- a/SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_random_key_example_script.openfpga +++ /dev/null @@ -1,74 +0,0 @@ -# This script is designed to generate Verilog testbenches -# with a fixed device layout -# It will only output netlists to be used by verification tools -# including -# - Verilog testbenches, used by ModelSim -# - SDC for a mapped FPGA fabric, used by Synopsys PrimeTime -# -#--write_rr_graph example_rr_graph.xml -vpr ${VPR_ARCH_FILE} ${VPR_TESTBENCH_BLIF} --clock_modeling ideal --device ${OPENFPGA_VPR_DEVICE_LAYOUT} --route_chan_width ${OPENFPGA_VPR_ROUTE_CHAN_WIDTH} --absorb_buffer_luts off - -# Read OpenFPGA architecture definition -read_openfpga_arch -f ${OPENFPGA_ARCH_FILE} - -# Read OpenFPGA simulation settings -read_openfpga_simulation_setting -f ${OPENFPGA_SIM_SETTING_FILE} - -# Annotate the OpenFPGA architecture to VPR data base -# to debug use --verbose options -link_openfpga_arch --activity_file ${ACTIVITY_FILE} --sort_gsb_chan_node_in_edges - -# Check and correct any naming conflicts in the BLIF netlist -check_netlist_naming_conflict --fix --report ./netlist_renaming.xml - -# Apply fix-up to clustering nets based on routing results -pb_pin_fixup --verbose - -# Apply fix-up to Look-Up Table truth tables based on packing results -lut_truth_table_fixup - -# Build the module graph -# - Enabled compression on routing architecture modules -# - Enable pin duplication on grid modules -build_fabric --compress_routing --duplicate_grid_pin --generate_random_fabric_key #--verbose - -# Repack the netlist to physical pbs -# This must be done before bitstream generator and testbench generation -# Strongly recommend it is done after all the fix-up have been applied -repack #--verbose - -# Build the bitstream -# - Output the fabric-independent bitstream to a file -build_architecture_bitstream --verbose --write_file arch_bitstream.xml - -# Build fabric-dependent bitstream -build_fabric_bitstream --verbose - -# Write fabric-dependent bitstream -write_fabric_bitstream --file fabric_bitstream.xml --format xml - -# Write the Verilog testbench for FPGA fabric -# - We suggest the use of same output directory as fabric Verilog netlists -# - Must specify the reference benchmark file if you want to output any testbenches -# - Enable top-level testbench which is a full verification including programming circuit and core logic of FPGA -# - Enable pre-configured top-level testbench which is a fast verification skipping programming phase -# - Simulation ini file is optional and is needed only when you need to interface different HDL simulators using openfpga flow-run scripts -write_verilog_testbench --file ${OPENFPGA_VERILOG_OUTPUT_DIR}/verilog_testbench \ - --fabric_netlist_file_path ${OPENFPGA_FABRIC_VERILOG_NETLIST} \ - --reference_benchmark_file_path ${REFERENCE_VERILOG_TESTBENCH} \ - --print_top_testbench \ - --print_preconfig_top_testbench \ - --print_simulation_ini ${OPENFPGA_VERILOG_OUTPUT_DIR}/SimulationDeck/simulation_deck.ini \ - --explicit_port_mapping -# Exclude signal initialization since it does not help simulator converge -# due to the lack of reset pins for flip-flops -#--include_signal_init - -# Write the SDC to run timing analysis for a mapped FPGA fabric -write_analysis_sdc --file ${OPENFPGA_VERILOG_OUTPUT_DIR}/sdc_analysis - -# Finish and exit OpenFPGA -exit - -# Note : -# To run verification at the end of the flow maintain source in ./SRC directory diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_fabric/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_fabric/config/task_template.conf index b9f99be2..e4d0a80d 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_fabric/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_fabric/config/task_template.conf @@ -16,14 +16,14 @@ timeout_each_job = 1*60 fpga_flow=yosys_vpr [OpenFPGA_SHELL] -openfpga_shell_template=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_shell_script/skywater_generate_fabric_using_random_key_example_script.openfpga +openfpga_shell_template=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_shell_script/skywater_generate_fabric_using_key_example_script.openfpga openfpga_arch_file=${SKYWATER_OPENFPGA_HOME}/ARCH/openfpga_arch/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml openfpga_sim_setting_file=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_simulation_setting/efpga_12x12_sim_openfpga.xml openfpga_vpr_device_layout=32x32 openfpga_vpr_route_chan_width=60 openfpga_verilog_output_dir=${SKYWATER_OPENFPGA_HOME}/HDL/k4_N8_reset_softadder_caravel_io_FPGA_32x32_fdhd_cc openfpga_sdc_output_dir=${SKYWATER_OPENFPGA_HOME}/SDC/k4_N8_reset_softadder_caravel_io_FPGA_32x32_fdhd_cc -external_fabric_key_file=${SKYWATER_OPENFPGA_HOME}/ARCH/fabric_key/fabric_key_12x12.xml +external_fabric_key_file=${SKYWATER_OPENFPGA_HOME}/ARCH/fabric_key/fabric_key_32x32.xml [ARCHITECTURES] arch0=${SKYWATER_OPENFPGA_HOME}/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf index c2902b05..fbf216c9 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf @@ -16,13 +16,13 @@ timeout_each_job = 1*60 fpga_flow=yosys_vpr [OpenFPGA_SHELL] -openfpga_shell_template=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_shell_script/skywater_generate_sdc_using_random_key_example_script.openfpga +openfpga_shell_template=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_shell_script/skywater_generate_sdc_using_key_example_script.openfpga openfpga_arch_file=${SKYWATER_OPENFPGA_HOME}/ARCH/openfpga_arch/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml openfpga_sim_setting_file=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_simulation_setting/efpga_12x12_sim_openfpga.xml openfpga_vpr_device_layout=32x32 openfpga_vpr_route_chan_width=60 openfpga_sdc_output_dir=${SKYWATER_OPENFPGA_HOME}/SDC/k4_N8_reset_softadder_caravel_io_FPGA_32x32_fdhd_cc -external_fabric_key_file=${SKYWATER_OPENFPGA_HOME}/ARCH/fabric_key/fabric_key_12x12.xml +external_fabric_key_file=${SKYWATER_OPENFPGA_HOME}/ARCH/fabric_key/fabric_key_32x32.xml [ARCHITECTURES] arch0=${SKYWATER_OPENFPGA_HOME}/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf index 6bf2eea3..4b452206 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf @@ -16,14 +16,14 @@ timeout_each_job = 1*60 fpga_flow=yosys_vpr [OpenFPGA_SHELL] -openfpga_shell_template=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_random_key_example_script.openfpga +openfpga_shell_template=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_key_example_script.openfpga openfpga_arch_file=${SKYWATER_OPENFPGA_HOME}/ARCH/openfpga_arch/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml openfpga_sim_setting_file=${SKYWATER_OPENFPGA_HOME}/SCRIPT/openfpga_simulation_setting/efpga_12x12_sim_openfpga.xml openfpga_vpr_device_layout=32x32 openfpga_vpr_route_chan_width=60 openfpga_verilog_output_dir=${SKYWATER_OPENFPGA_HOME}/TESTBENCH/k4_N8_reset_softadder_caravel_io_FPGA_32x32_fdhd_cc/prepnr openfpga_fabric_verilog_netlist=${SKYWATER_OPENFPGA_HOME}/HDL/k4_N8_reset_softadder_caravel_io_FPGA_32x32_fdhd_cc/SRC/fabric_netlists.v -external_fabric_key_file=${SKYWATER_OPENFPGA_HOME}/ARCH/fabric_key/fabric_key_12x12.xml +external_fabric_key_file=${SKYWATER_OPENFPGA_HOME}/ARCH/fabric_key/fabric_key_32x32.xml [ARCHITECTURES] arch0=${SKYWATER_OPENFPGA_HOME}/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml From 353207693a355dc5ea70014bb3e7bf5bf326537b Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Sat, 26 Dec 2020 23:29:13 -0800 Subject: [PATCH 12/24] 1. added 32x32 fabric key\n 2. disable shift register packing due to routability failure\n 3. Disable IIR design due to routabiity failure in shift register mode\n 4. revert changes to QLSOFA architecture --- ARCH/fabric_key/fabric_key_32x32.xml | 4357 +++++++++++++++++ ...n_chain_nonLR_caravel_io_skywater130nm.xml | 6 +- ...n_chain_nonLR_caravel_io_skywater130nm.xml | 117 +- .../config/task_template.conf | 4 +- 4 files changed, 4454 insertions(+), 30 deletions(-) create mode 100644 ARCH/fabric_key/fabric_key_32x32.xml diff --git a/ARCH/fabric_key/fabric_key_32x32.xml b/ARCH/fabric_key/fabric_key_32x32.xml new file mode 100644 index 00000000..c2ffadc4 --- /dev/null +++ b/ARCH/fabric_key/fabric_key_32x32.xml @@ -0,0 +1,4357 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index 989e4bc4..b694e3e9 100644 --- a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -502,7 +502,7 @@ - + @@ -517,8 +517,8 @@ - - + + diff --git a/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index cb28159c..b7c30893 100644 --- a/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -73,7 +73,7 @@ These clocks can be handled in back-end --> - + @@ -85,7 +85,7 @@ - + @@ -97,7 +97,7 @@ - + @@ -109,7 +109,7 @@ - + @@ -125,7 +125,22 @@ - + + + + + + + + + + + + + + + + @@ -148,8 +163,8 @@ clb.clk clb.reset - clb.reg_in clb.sc_in clb.cin clb.O[7:0] clb.I[11:0] - clb.O[15:8] clb.I[23:12] + clb.reg_in clb.sc_in clb.cin clb.O[7:0] clb.I0 clb.I0i clb.I1 clb.I1i clb.I2 clb.I2i clb.I3 clb.I3i + clb.O[15:8] clb.I4 clb.I4i clb.I5 clb.I5i clb.I6 clb.I6i clb.I7 clb.I7i clb.reg_out clb.sc_out clb.cout @@ -187,16 +202,6 @@ - - - - - - - - - - - + + + + + + + + + + + + + + + + @@ -417,10 +437,12 @@ - - - - + + + + + + @@ -618,10 +640,55 @@ - + --> + - + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf index 4b452206..84fe134a 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf @@ -46,7 +46,7 @@ bench12=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/dct_mac/rtl/*.v #bench13=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/des_perf/rtl/*.v bench14=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/diffeq_f_systemC/rtl/*.v #bench15=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/i2c_master_top/rtl/*.v -bench16=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/iir/rtl/*.v +#bench16=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/iir/rtl/*.v bench17=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/jpeg_qnr/rtl/*.v bench18=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/multi_enc_decx2x4/rtl/*.v #bench19=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/sdc_controller/rtl/*.v @@ -71,7 +71,7 @@ bench12_top = dct_mac #bench13_top = des_perf bench14_top = diffeq_f_systemC #bench15_top = i2c_master_top -bench16_top = iir +#bench16_top = iir bench17_top = jpeg_qnr bench18_top = multi_enc_decx2x4 #bench19_top = sdc_controller From cbe50535ca1d50f68dd0c1ba95bff23a3fb15b72 Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Mon, 28 Dec 2020 08:35:17 -0800 Subject: [PATCH 13/24] further changes in architecture to make io interfaces routable --- ...n_chain_nonLR_caravel_io_skywater130nm.xml | 12 +- BENCHMARK/io_tc1/rtl/demux.v | 106 ++++++++++++++++++ BENCHMARK/io_tc1/rtl/io_tc1.v | 11 ++ BENCHMARK/io_tc1/rtl/mux.v | 104 +++++++++++++++++ .../config/task_template.conf | 2 + 5 files changed, 229 insertions(+), 6 deletions(-) create mode 100644 BENCHMARK/io_tc1/rtl/demux.v create mode 100644 BENCHMARK/io_tc1/rtl/io_tc1.v create mode 100644 BENCHMARK/io_tc1/rtl/mux.v diff --git a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index b694e3e9..126aa880 100644 --- a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -72,7 +72,7 @@ These clocks can be handled in back-end --> - + @@ -84,7 +84,7 @@ - + @@ -96,7 +96,7 @@ - + @@ -108,7 +108,7 @@ - + @@ -250,7 +250,7 @@ With the 96 nm half pitch, such wires would take 60 um of height, vs. a 90 nm high (approximated as square) Stratix IV tile so this seems reasonable. Using a tile length of 90 nm, corresponding to the length of a Stratix IV tile if it were square. --> - + 1 1 1 @@ -260,7 +260,7 @@ 1 1 1 1 1 - + 1 1 1 1 1 1 1 1 1 diff --git a/BENCHMARK/io_tc1/rtl/demux.v b/BENCHMARK/io_tc1/rtl/demux.v new file mode 100644 index 00000000..21c0dee8 --- /dev/null +++ b/BENCHMARK/io_tc1/rtl/demux.v @@ -0,0 +1,106 @@ +module demux_1x512 (in,sel,out); +input in; +input [8:0] sel; +output [511:0] out; +wire [1:0] out_w; + +demux_1x2 d512_0(.in(in),.sel(sel[8]),.out(out_w[1:0])); +demux_1x256 d512_1(.in(out_w[0]),.sel(sel[7:0]),.out(out[255:0])); +demux_1x256 d512_2(.in(out_w[1]),.sel(sel[7:0]),.out(out[511:256])); + +endmodule + +module demux_1x256 (in,sel,out); +input in; +input [7:0] sel; +output [255:0] out; +wire [1:0] out_w; + +demux_1x2 d256_0(.in(in),.sel(sel[7]),.out(out_w[1:0])); +demux_1x128 d256_1(.in(out_w[0]),.sel(sel[6:0]),.out(out[127:0])); +demux_1x128 d256_2(.in(out_w[1]),.sel(sel[6:0]),.out(out[255:128])); + +endmodule + +module demux_1x128 (in,sel,out); +input in; +input [6:0] sel; +output [127:0] out; +wire [1:0] out_w; + +demux_1x2 d128_0(.in(in),.sel(sel[6]),.out(out_w[1:0])); +demux_1x64 d128_1(.in(out_w[0]),.sel(sel[5:0]),.out(out[63:0])); +demux_1x64 d128_2(.in(out_w[1]),.sel(sel[5:0]),.out(out[127:64])); + +endmodule + +module demux_1x64 (in,sel,out); +input in; +input [5:0] sel; +output [63:0] out; +wire [1:0] out_w; + +demux_1x2 d64_0(.in(in),.sel(sel[5]),.out(out_w[1:0])); +demux_1x32 d64_1(.in(out_w[0]),.sel(sel[4:0]),.out(out[31:0])); +demux_1x32 d64_2(.in(out_w[1]),.sel(sel[4:0]),.out(out[63:32])); + +endmodule + +module demux_1x32 (in,sel,out); +input in; +input [4:0] sel; +output [31:0] out; +wire [1:0] out_w; + +demux_1x2 d32_0(.in(in),.sel(sel[4]),.out(out_w[1:0])); +demux_1x16 d32_1(.in(out_w[0]),.sel(sel[3:0]),.out(out[15:0])); +demux_1x16 d32_2(.in(out_w[1]),.sel(sel[3:0]),.out(out[31:16])); + +endmodule + + +module demux_1x16 (in,sel,out); +input in; +input [3:0] sel; +output [15:0] out; +wire [1:0] out_w; + +demux_1x2 d16_0(.in(in),.sel(sel[3]),.out(out_w[1:0])); +demux_1x8 d16_1(.in(out_w[0]),.sel(sel[2:0]),.out(out[7:0])); +demux_1x8 d16_2(.in(out_w[1]),.sel(sel[2:0]),.out(out[15:8])); + +endmodule + +module demux_1x8 (in,sel,out); +input in; +input [2:0] sel; +output [7:0] out; +wire [1:0] out_w; + +demux_1x2 d8_0(.in(in),.sel(sel[2]),.out(out_w[1:0])); +demux_1x4 d8_1(.in(out_w[0]),.sel(sel[1:0]),.out(out[3:0])); +demux_1x4 d8_2(.in(out_w[1]),.sel(sel[1:0]),.out(out[7:4])); + +endmodule + +module demux_1x4 (in,sel,out); +input in; +input [1:0] sel; +output [3:0] out; +wire [1:0]out_w; + +demux_1x2 d4_0(.in(in),.sel(sel[1]),.out(out_w)); +demux_1x2 d4_1(.in(out_w[0]),.sel(sel[0]),.out(out[1:0])); +demux_1x2 d4_2(.in(out_w[1]),.sel(sel[0]),.out(out[3:2])); + + +endmodule + +module demux_1x2 (in,sel,out); +input in,sel; +output [1:0] out; + +assign out[0] = (sel==0) ? in :0; +assign out[1] = (sel==1) ? in :0; + +endmodule \ No newline at end of file diff --git a/BENCHMARK/io_tc1/rtl/io_tc1.v b/BENCHMARK/io_tc1/rtl/io_tc1.v new file mode 100644 index 00000000..b9fdcf19 --- /dev/null +++ b/BENCHMARK/io_tc1/rtl/io_tc1.v @@ -0,0 +1,11 @@ +module io_tc1 (mux_in, demux_out,mux_sel, demux_sel); +input [0:511] mux_in; +input [8:0]mux_sel; +input [8:0]demux_sel; +output [511:0]demux_out; + +mux_512x1 mux0 (.in(mux_in),.sel(mux_sel),.out(mux_out)); +demux_1x512 demux0 (.in(mux_out),.sel(demux_sel),.out(demux_out)); + +endmodule + diff --git a/BENCHMARK/io_tc1/rtl/mux.v b/BENCHMARK/io_tc1/rtl/mux.v new file mode 100644 index 00000000..6948567d --- /dev/null +++ b/BENCHMARK/io_tc1/rtl/mux.v @@ -0,0 +1,104 @@ +module mux_512x1 (in,sel,out); +input [511:0] in; +input [8:0]sel; +output out; +wire out0_w, out1_w; + +mux_256x1 m512_0(.in(in[255:0]),.sel(sel[7:0]),.out(out0_w)); +mux_256x1 m512_1(.in(in[511:256]),.sel(sel[7:0]),.out(out1_w)); +mux_2x1 m512_2(.a(out0_w),.b(out1_w),.sel(sel[8]),.out(out)); + +endmodule + +module mux_256x1 (in,sel,out); +input [255:0] in; +input [7:0]sel; +output out; +wire out0_w, out1_w; + +mux_128x1 m256_0(.in(in[127:0]),.sel(sel[6:0]),.out(out0_w)); +mux_128x1 m256_1(.in(in[255:128]),.sel(sel[6:0]),.out(out1_w)); +mux_2x1 m256_2(.a(out0_w),.b(out1_w),.sel(sel[7]),.out(out)); + +endmodule + +module mux_128x1 (in,sel,out); +input [127:0] in; +input [6:0]sel; +output out; +wire out0_w, out1_w; + +mux_64x1 m128_0(.in(in[63:0]),.sel(sel[5:0]),.out(out0_w)); +mux_64x1 m128_1(.in(in[127:64]),.sel(sel[5:0]),.out(out1_w)); +mux_2x1 m128_2(.a(out0_w),.b(out1_w),.sel(sel[6]),.out(out)); + +endmodule + +module mux_64x1 (in,sel,out); +input [63:0] in; +input [5:0]sel; +output out; +wire out0_w, out1_w; + +mux_32x1 m64_0(.in(in[31:0]),.sel(sel[4:0]),.out(out0_w)); +mux_32x1 m64_1(.in(in[63:32]),.sel(sel[4:0]),.out(out1_w)); +mux_2x1 m64_2(.a(out0_w),.b(out1_w),.sel(sel[5]),.out(out)); + +endmodule + +module mux_32x1 (in,sel,out); +input [31:0] in; +input [4:0]sel; +output out; +wire out0_w, out1_w; + +mux_16x1 m32_0(.in(in[15:0]),.sel(sel[3:0]),.out(out0_w)); +mux_16x1 m32_1(.in(in[31:16]),.sel(sel[3:0]),.out(out1_w)); +mux_2x1 m32_2(.a(out0_w),.b(out1_w),.sel(sel[4]),.out(out)); + +endmodule + +module mux_16x1 (in,sel,out); +input [15:0] in; +input [3:0]sel; +output out; +wire out0_w, out1_w; + +mux_8x1 m16_0(.in(in[7:0]),.sel(sel[2:0]),.out(out0_w)); +mux_8x1 m16_1(.in(in[15:8]),.sel(sel[2:0]),.out(out1_w)); +mux_2x1 m16_2(.a(out0_w),.b(out1_w),.sel(sel[3]),.out(out)); + +endmodule + +module mux_8x1 (in,sel,out); +input [7:0] in; +input [2:0]sel; +output out; +wire out0_w, out1_w; + +mux_4x1 m8_0(.in(in[3:0]),.sel(sel[1:0]),.out(out0_w)); +mux_4x1 m8_1(.in(in[7:4]),.sel(sel[1:0]),.out(out1_w)); +mux_2x1 m8_2(.a(out0_w),.b(out1_w),.sel(sel[2]),.out(out)); + +endmodule + +module mux_4x1 (in,sel,out); +input [3:0] in; +input [1:0]sel; +output out; +wire out0_w, out1_w; + +mux_2x1 m4_0(.a(in[0]),.b(in[1]),.sel(sel[0]),.out(out0_w)); +mux_2x1 m4_1(.a(in[2]),.b(in[3]),.sel(sel[0]),.out(out1_w)); +mux_2x1 m4_2(.a(out0_w),.b(out1_w),.sel(sel[1]),.out(out)); + +endmodule + +module mux_2x1 (a,b,sel,out); +input a,b; +input sel; +output out; + +assign out = sel ? b : a; + +endmodule \ No newline at end of file diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf index 84fe134a..154378ae 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf @@ -52,6 +52,7 @@ bench18=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/multi_enc_decx2x4/rtl/*.v #bench19=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/sdc_controller/rtl/*.v bench20=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/sha256/rtl/*.v bench21=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/unsigned_mult_80/rtl/*.v +bench22=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/io_tc1/rtl/*.v [SYNTHESIS_PARAM] bench0_top = and2 @@ -77,6 +78,7 @@ bench18_top = multi_enc_decx2x4 #bench19_top = sdc_controller bench20_top = sha256 bench21_top = unsigned_mult_80 +bench22_top = io_tc1 [SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH] #end_flow_with_test= From 61facff870f52bbc712c69fd63c52545f8a52d23 Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Tue, 29 Dec 2020 18:54:48 -0800 Subject: [PATCH 14/24] fix the carry in dangling and carry out accessible to regular routing --- ...der_register_scan_chain_nonLR_caravel_io_skywater130nm.xml | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index 126aa880..529d35db 100644 --- a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -140,7 +140,6 @@ - @@ -414,7 +413,8 @@ - + + From 473e1d68a6b80bdf45fe9858b23955ee59e69679 Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Tue, 29 Dec 2020 19:04:56 -0800 Subject: [PATCH 15/24] fix the carry in dangling --- ...tadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml | 1 + 1 file changed, 1 insertion(+) diff --git a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index 529d35db..d159d792 100644 --- a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -140,6 +140,7 @@ + From f04e72b5b3cb43af63098cd308479ef5a632e552 Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Wed, 30 Dec 2020 06:02:51 -0800 Subject: [PATCH 16/24] create a copy of cout to connect to regular routing --- ..._register_scan_chain_nonLR_caravel_io_skywater130nm.xml | 7 +++++-- 1 file changed, 5 insertions(+), 2 deletions(-) diff --git a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index d159d792..767b5a22 100644 --- a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -133,6 +133,7 @@ + @@ -149,7 +150,7 @@ clb.clk clb.reset clb.reg_in clb.sc_in clb.cin clb.O[7:0] clb.I[11:0] clb.I[23:12] - clb.reg_out clb.sc_out clb.cout + clb.reg_out clb.sc_out clb.cout clb.cout_copy @@ -342,6 +343,7 @@ + - + + From 1a4b1bc6b41a934c41553098629a2f4e21233191 Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Tue, 5 Jan 2021 19:44:08 -0800 Subject: [PATCH 17/24] Disable generation of formal verification testbench due to disk space limitation on github actions. Disable testcase not fitting on 32x32 device --- ...water_generate_testbench_using_key_example_script.openfpga | 2 +- .../generate_testbench/config/task_template.conf | 4 ++-- 2 files changed, 3 insertions(+), 3 deletions(-) diff --git a/SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_key_example_script.openfpga b/SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_key_example_script.openfpga index fbac2eda..9143a868 100644 --- a/SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_key_example_script.openfpga +++ b/SCRIPT/openfpga_shell_script/skywater_generate_testbench_using_key_example_script.openfpga @@ -57,7 +57,7 @@ write_verilog_testbench --file ${OPENFPGA_VERILOG_OUTPUT_DIR}/verilog_testbench --fabric_netlist_file_path ${OPENFPGA_FABRIC_VERILOG_NETLIST} \ --reference_benchmark_file_path ${REFERENCE_VERILOG_TESTBENCH} \ --print_top_testbench \ - --print_preconfig_top_testbench \ +# --print_preconfig_top_testbench \ disabled for now due to disk space limitation on github actions --print_simulation_ini ${OPENFPGA_VERILOG_OUTPUT_DIR}/SimulationDeck/simulation_deck.ini \ --explicit_port_mapping # Exclude signal initialization since it does not help simulator converge diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf index 154378ae..46cfad21 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf @@ -39,7 +39,7 @@ bench5=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/rs_decoder/rtl/rs_decoder.v bench6=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/simon_bit_serial/rtl/*.v bench7=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/and2_or2/and2_or2.v bench8=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/cavlc_top/rtl/*.v -bench9=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/cf_fft_256_8/rtl/*.v +#bench9=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/cf_fft_256_8/rtl/*.v bench10=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/counter120bitx5/rtl/*.v bench11=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/counter_16bit/rtl/*.v bench12=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/dct_mac/rtl/*.v @@ -65,7 +65,7 @@ bench5_top = rs_decoder_top bench6_top = top_module bench7_top = and2_or2 bench8_top = cavlc_top -bench9_top = cf_fft_256_8 +#bench9_top = cf_fft_256_8 bench10_top = counter120bitx5 bench11_top = top bench12_top = dct_mac From 9b3cd1f5ff02ecb3bba318eed374ebd73e1b91f0 Mon Sep 17 00:00:00 2001 From: Lalit Sharma Date: Wed, 6 Jan 2021 23:19:20 -0800 Subject: [PATCH 18/24] Updating task template file by calling synth_quicklogic inside yosys --- .../generate_sdc/config/task_template.conf | 5 +++-- .../generate_testbench/config/task_template.conf | 8 ++++++-- 2 files changed, 9 insertions(+), 4 deletions(-) diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf index fbf216c9..cbd69be8 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_sdc/config/task_template.conf @@ -28,10 +28,11 @@ external_fabric_key_file=${SKYWATER_OPENFPGA_HOME}/ARCH/fabric_key/fabric_key_32 arch0=${SKYWATER_OPENFPGA_HOME}/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml [BENCHMARKS] -bench0=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/and2/and2.v +bench0=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/io_reg/io_reg.v [SYNTHESIS_PARAM] -bench0_top = and2 +bench0_top = io_reg +bench0_yosys=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/quicklogic_yosys_flow_ap3.ys [SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH] #end_flow_with_test= diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf index 46cfad21..987e9286 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf @@ -39,7 +39,7 @@ bench5=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/rs_decoder/rtl/rs_decoder.v bench6=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/simon_bit_serial/rtl/*.v bench7=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/and2_or2/and2_or2.v bench8=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/cavlc_top/rtl/*.v -#bench9=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/cf_fft_256_8/rtl/*.v +bench9=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/cf_fft_256_8/rtl/*.v bench10=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/counter120bitx5/rtl/*.v bench11=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/counter_16bit/rtl/*.v bench12=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/dct_mac/rtl/*.v @@ -56,16 +56,20 @@ bench22=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/io_tc1/rtl/*.v [SYNTHESIS_PARAM] bench0_top = and2 +bench0_yosys=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/quicklogic_yosys_flow_ap3.ys bench1_top = and2_latch +bench1_yosys=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/quicklogic_yosys_flow_ap3.ys bench2_top = bin2bcd +bench2_yosys=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/quicklogic_yosys_flow_ap3.ys bench3_top = counter +bench3_yosys=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/quicklogic_yosys_flow_ap3.ys bench4_top = routing_test # RS decoder needs 1.5k LUT4, exceeding device capacity bench5_top = rs_decoder_top bench6_top = top_module bench7_top = and2_or2 bench8_top = cavlc_top -#bench9_top = cf_fft_256_8 +bench9_top = cf_fft_256_8 bench10_top = counter120bitx5 bench11_top = top bench12_top = dct_mac From 847d0ec8f647f8a3bd2094d61a6241979399dbe3 Mon Sep 17 00:00:00 2001 From: Lalit Sharma Date: Wed, 6 Jan 2021 23:24:34 -0800 Subject: [PATCH 19/24] Adding io_reg related simple design --- BENCHMARK/io_reg/io_reg.v | 22 +++++++++++++++++++ BENCHMARK/io_reg/io_reg_tb.v | 21 ++++++++++++++++++ .../config/task_template.conf | 4 ++-- 3 files changed, 45 insertions(+), 2 deletions(-) create mode 100644 BENCHMARK/io_reg/io_reg.v create mode 100644 BENCHMARK/io_reg/io_reg_tb.v diff --git a/BENCHMARK/io_reg/io_reg.v b/BENCHMARK/io_reg/io_reg.v new file mode 100644 index 00000000..7c02563f --- /dev/null +++ b/BENCHMARK/io_reg/io_reg.v @@ -0,0 +1,22 @@ +module io_reg(clk, in, out); + + input clk; + input in; + output out; + reg out; + + //reg temp; + + always @(posedge clk) + begin + out <= in; + end + + /*always @(posedge clk) + begin + out <= temp ; + end*/ + +endmodule + + diff --git a/BENCHMARK/io_reg/io_reg_tb.v b/BENCHMARK/io_reg/io_reg_tb.v new file mode 100644 index 00000000..428a0f83 --- /dev/null +++ b/BENCHMARK/io_reg/io_reg_tb.v @@ -0,0 +1,21 @@ +module io_reg_tb; + + reg clk_gen, in_gen; + wire out; + + io_reg inst(.clk(clk_gen), .in(in_gen), .out(out)); + + initial begin + #0 in_gen = 1'b1; clk_gen = 1'b0; + #100 in_gen = 1'b0; + end + + always begin + #10 clk_gen = ~clk_gen; + end + + initial begin + #5000 $stop; + end + +endmodule diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf index 987e9286..0d568f53 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf @@ -39,7 +39,7 @@ bench5=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/rs_decoder/rtl/rs_decoder.v bench6=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/simon_bit_serial/rtl/*.v bench7=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/and2_or2/and2_or2.v bench8=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/cavlc_top/rtl/*.v -bench9=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/cf_fft_256_8/rtl/*.v +#bench9=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/cf_fft_256_8/rtl/*.v bench10=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/counter120bitx5/rtl/*.v bench11=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/counter_16bit/rtl/*.v bench12=${SKYWATER_OPENFPGA_HOME}/BENCHMARK/dct_mac/rtl/*.v @@ -69,7 +69,7 @@ bench5_top = rs_decoder_top bench6_top = top_module bench7_top = and2_or2 bench8_top = cavlc_top -bench9_top = cf_fft_256_8 +#bench9_top = cf_fft_256_8 bench10_top = counter120bitx5 bench11_top = top bench12_top = dct_mac From 4128f4cd1bd7e33d76886c64886452d5dbdcb900 Mon Sep 17 00:00:00 2001 From: Lalit Sharma Date: Thu, 7 Jan 2021 01:15:41 -0800 Subject: [PATCH 20/24] Enabling custom yosys script only for and gate design, will enable later for other designs when yosys submodule is updated --- .../generate_testbench/config/task_template.conf | 2 -- 1 file changed, 2 deletions(-) diff --git a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf index 0d568f53..b68fe46c 100644 --- a/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf +++ b/SCRIPT/skywater_openfpga_task/k4_N8_reset_softadder_caravel_cc_fdhd_32x32/generate_testbench/config/task_template.conf @@ -60,9 +60,7 @@ bench0_yosys=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/quicklogic_yosys_flow_ap3. bench1_top = and2_latch bench1_yosys=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/quicklogic_yosys_flow_ap3.ys bench2_top = bin2bcd -bench2_yosys=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/quicklogic_yosys_flow_ap3.ys bench3_top = counter -bench3_yosys=${PATH:OPENFPGA_PATH}/openfpga_flow/misc/quicklogic_yosys_flow_ap3.ys bench4_top = routing_test # RS decoder needs 1.5k LUT4, exceeding device capacity bench5_top = rs_decoder_top From 51f11ee6304935b45ecffa13d24d5d9c49864840 Mon Sep 17 00:00:00 2001 From: Lalit Sharma Date: Tue, 12 Jan 2021 21:33:53 -0800 Subject: [PATCH 21/24] Replacing deprecated tile_port syntax --- ...chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml | 8 ++++++-- ...chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml | 4 +++- ...chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml | 8 ++++++-- ...n_caravel_io_skywater130nm_customhd_cc_openfpga.xml | 8 ++++++-- ...chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml | 8 ++++++-- ...chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml | 4 +++- ...arch_vpr_routing_skywater130nm_fdhd_cc_openfpga.xml | 4 +++- .../FPGA1212_QLSOFA_HD_task/arch/openfpga_arch.xml | 10 +++++++--- .../FPGA1212_SOFA_CHD_task/arch/openfpga_arch.xml | 8 ++++++-- .../FPGA1212_SOFA_HD_task/arch/openfpga_arch.xml | 4 +++- 10 files changed, 49 insertions(+), 17 deletions(-) diff --git a/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml b/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml index b7a26874..08baa4d2 100644 --- a/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml +++ b/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml @@ -228,8 +228,12 @@ - - + + + + + + diff --git a/ARCH/openfpga_arch_template/k4_frac_N8_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml b/ARCH/openfpga_arch_template/k4_frac_N8_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml index 50a67dec..41508abe 100644 --- a/ARCH/openfpga_arch_template/k4_frac_N8_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml +++ b/ARCH/openfpga_arch_template/k4_frac_N8_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml @@ -216,7 +216,9 @@ - + + + diff --git a/ARCH/openfpga_arch_template/k4_frac_N8_reset_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml b/ARCH/openfpga_arch_template/k4_frac_N8_reset_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml index e4f1ad5e..bfbf332f 100644 --- a/ARCH/openfpga_arch_template/k4_frac_N8_reset_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml +++ b/ARCH/openfpga_arch_template/k4_frac_N8_reset_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml @@ -217,8 +217,12 @@ - - + + + + + + diff --git a/ARCH/openfpga_arch_template/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_customhd_cc_openfpga.xml b/ARCH/openfpga_arch_template/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_customhd_cc_openfpga.xml index eca35776..634eba7a 100644 --- a/ARCH/openfpga_arch_template/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_customhd_cc_openfpga.xml +++ b/ARCH/openfpga_arch_template/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_customhd_cc_openfpga.xml @@ -288,8 +288,12 @@ - - + + + + + + diff --git a/ARCH/openfpga_arch_template/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml b/ARCH/openfpga_arch_template/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml index 06558f64..6346e205 100644 --- a/ARCH/openfpga_arch_template/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml +++ b/ARCH/openfpga_arch_template/k4_frac_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml @@ -229,8 +229,12 @@ - - + + + + + + diff --git a/ARCH/openfpga_arch_template/k4_frac_N8_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml b/ARCH/openfpga_arch_template/k4_frac_N8_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml index 15012506..87c22824 100644 --- a/ARCH/openfpga_arch_template/k4_frac_N8_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml +++ b/ARCH/openfpga_arch_template/k4_frac_N8_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml @@ -228,7 +228,9 @@ - + + + diff --git a/ARCH/openfpga_arch_template/ql_ap3_8x8_arch_vpr_routing_skywater130nm_fdhd_cc_openfpga.xml b/ARCH/openfpga_arch_template/ql_ap3_8x8_arch_vpr_routing_skywater130nm_fdhd_cc_openfpga.xml index f588f715..c96a838b 100644 --- a/ARCH/openfpga_arch_template/ql_ap3_8x8_arch_vpr_routing_skywater130nm_fdhd_cc_openfpga.xml +++ b/ARCH/openfpga_arch_template/ql_ap3_8x8_arch_vpr_routing_skywater130nm_fdhd_cc_openfpga.xml @@ -214,7 +214,9 @@ - + + + diff --git a/FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/arch/openfpga_arch.xml b/FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/arch/openfpga_arch.xml index c406b853..fbea0f4b 100644 --- a/FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/arch/openfpga_arch.xml +++ b/FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/arch/openfpga_arch.xml @@ -229,8 +229,12 @@ - - + + + + + + @@ -265,4 +269,4 @@ - \ No newline at end of file + diff --git a/FPGA1212_SOFA_CHD_PNR/FPGA1212_SOFA_CHD_task/arch/openfpga_arch.xml b/FPGA1212_SOFA_CHD_PNR/FPGA1212_SOFA_CHD_task/arch/openfpga_arch.xml index ac5e114d..764dc513 100644 --- a/FPGA1212_SOFA_CHD_PNR/FPGA1212_SOFA_CHD_task/arch/openfpga_arch.xml +++ b/FPGA1212_SOFA_CHD_PNR/FPGA1212_SOFA_CHD_task/arch/openfpga_arch.xml @@ -287,8 +287,12 @@ - - + + + + + + diff --git a/FPGA1212_SOFA_HD_PNR/FPGA1212_SOFA_HD_task/arch/openfpga_arch.xml b/FPGA1212_SOFA_HD_PNR/FPGA1212_SOFA_HD_task/arch/openfpga_arch.xml index 24e1a323..ae3eadae 100644 --- a/FPGA1212_SOFA_HD_PNR/FPGA1212_SOFA_HD_task/arch/openfpga_arch.xml +++ b/FPGA1212_SOFA_HD_PNR/FPGA1212_SOFA_HD_task/arch/openfpga_arch.xml @@ -216,7 +216,9 @@ - + + + From 3f5409eee25ee49b2e43a68d8ab4eb7819166fa1 Mon Sep 17 00:00:00 2001 From: Tarachand Pagarani Date: Thu, 14 Jan 2021 02:28:07 -0800 Subject: [PATCH 22/24] add 4 global clocks --- ...r_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml | 2 +- ...der_register_scan_chain_nonLR_caravel_io_skywater130nm.xml | 4 ++-- 2 files changed, 3 insertions(+), 3 deletions(-) diff --git a/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml b/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml index 08baa4d2..aee247db 100644 --- a/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml +++ b/ARCH/openfpga_arch_template/k4_N8_reset_softadder_register_scan_chain_caravel_io_skywater130nm_fdhd_cc_openfpga.xml @@ -229,7 +229,7 @@ - + diff --git a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml index 767b5a22..86c2f16e 100644 --- a/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml +++ b/ARCH/vpr_arch/k4_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_skywater130nm.xml @@ -134,7 +134,7 @@ - + @@ -344,7 +344,7 @@ - +

    #)~1`_Cezc}gbM@*5z3j2}`M|!(@z=w7wo)6xn9w&c63(GG& zJ#sQ`z+2FJHb>2}erLI?M4-&`q7%5KZvGNif_DCCg+q-BJ%4*OwN{UN+TDqVN#@P) zx1k5$67i^8B>agQ+C{pS|2sesu@}s=*mft$jcm4&=tY3WtxFa=+%xF6ySoc9-)9qt zrsw21!GTNzU{Y5J%}A2C_n@w>AX`OdbKfw>@ISTi_itqsTMWl~&vskhGsshfSh&&I zyjl;-W+3H8bI;PYxKJZsl3VtU*PuL-9FdUlbp8TG)JjGhoYpABB~9>@)V&gV8DaZr zv*r8u(N;eW6jH4h|EDnjZE*irFYgJ~CyIbHS#216{i{aSB96$))-utylO_DKRyJ?% zn>_dMs<4K>R_%VvUk{d)Yqs#TZ@gghcHbqEoRx&n8j|cT@(w{h-MEQn5dA3olHf1V8)qKW{jvu{? zuGqK8D`P+EXlW&N#(?-RmaN7JAZB>n)q)V7f*+lMRoEhV6@wEMO(mJQg$U}?P-3ED zKG!Lkh})tKK6;BMDW(8h2L>)?axy^D%mMVX zTA%m_zv&dXs4V5^B?TO5F5}sJ!X8jXGt$ooiDs=+D_nG>053RA!dE09kzL0-Dg(w0}H0 z(b83vdkbZ;4Mw&VYw>YGJqx1PwB{`?teqnFN|CuMdu5Az)RX%;)@i##nXieb*IUU% zbTYA5OmJ;Kny>mV3ahX}k71PX>)J0vQzS5cbr5RFoj;S9N(a*JEGjP$SF(ftWq&vs zwG?w92Ou`}U?CjW*JsT(B>z{}1rXZO=^7cm9n0eJRit2NXBP%6ne8^3>XOpJb zKM${=uQLD}KhG!<1PttHz}-&|$4!*JZk+vt0Ufd*NL^nP6VfTH(kI_r1YN$;(9&vT zFq?03-;f6ajsC~F39=$p()>jz8VMm8i)O!wQw(#b#d(2WrH^@9kC*sAY$E>mWcovj zfNt%M#v2q7;aRx6)D4o@a;R*DXs}2cky?BPmk1~PB2rNe4 zU!7_oD|?lO$yL~xs)+Qmv59J^gyY!`RJBQ;>ZG)<>!kA6&U45oFU=;Y@0aY*4iF^g z(JAre(2<`bsl!={)6EKW zGwR?E{D#3`sHDcwBCnj7R*^s4aUdDxy_P?j-u{~~wsBB9R+!51Orz=8lup$+wNm6|+nY_~TqBfA6aMLrjMd-~qS^HtrQtry- zjY*~`GTTpiy?mE>^K^{QALp4&7N^Hc>)WBE5FJ$sRPF0hd4IB3ioh|2s!han)xzUGrbm zW_5L~UJ>c`+?72X`Ra0)A6xaB`%29Hs_r^f&fyL2cz}05wI8l_E}`O(+W-lUkZ7I1 zN|i@HtE=A!96g+P^9EUT?Xs_!e<9ZGDz^*|=|l5)v4_=UVe~@CN%^ zXgWfkf|nZn>%Y>|+^MiTDi9R3_+fMZR!N?Z-yWl`%jlwxBqA+X3Ob0ItDwI~kMPLA zHbiHg1W)s*-828vM321GeooI0w%q!4(Tf_GZFW0d&*!@IT5Jz$`-;qK%&7XkC+`_A zngJD;&1UW_x1!RMc~Nfc*r~h10wmAS(D03zRYuCb1j9?B8nN)sPYJdRHr9R_;pQ|` z0|(Euu!44$S%5ZBl?w5>xO#3^D(indg8ur3sdvb)(}?8i7+<@%RGpp!=ZHQ0>d*^W zcnI*EX;p3d;7yIdvU9l7KG(9e)dmRE0N;__0y_eiU2)GgDC-BR&isRkgLc@+#C( z0d{~){gPYvipks38$G_R()p>q-xWF-h64hUKi9ojgp1+_*oNE>{^&`7ZrlfK7}914 z|GdUj0NO}qhWhCD`_Di+{zI+}pL8oxl>kza(-M|I(c;o7Q5o zl!1gXpHWxT%Tp8;YF}A%zb?1w#fSveWGBEprK%{eEAflAVr^_0CsawR7^4 zAXZa(@BO&SA|&}rg+Eyg@@_=1#=9X!awP?pp^4m<9y(-a^wVhNzq{fn$ZQv$f2QaI zfwe_m|*;5_wez9!j&~I?YB|qZEICw(anX09 zP|jyxq<$+TmlcBaVkAE~qHhUp zd?Kr9owzJzy!76(Xb$f534NBYGf#iMMYa)`Jk9hZQHLb>-ih>i>XaU7pV9CC{K5S7 zoc=}zK4~jT5!VJ^0PJ#Y+hu9rh^9;&37bBkn*HsfHhb6Fzwy_(xzQH|!Tm6@m~3~M zqgIVpSF!|vD;u#vNwhMnG=A#{`!RXi%sv^CodHB6rnJE~);}?*t1P=$2}IjAlO;G= zSy}x<#|-|{9t{{O!v>goXe&vHO%&dhzk2nOjO6LV9om7}q zzo>CTZF`cb(_e4UFh9OJ^5it3+fuo zIwIpf9Fe2c_!U*s4AYN&$0MV)4K zeNmu_JKg-LIWkOs^!IxxS#)Lau0wZxf6TnZ6kecBwGPr~8n;p99>KOLjNh1Kkr zQubHHF1>`vNVfHa-|qWGWUDDH|Adj;#a$EiZNRE|OAT+P$?Pi61Migcw?@f!;MmSK zMla0{VlxJQxq)eUv4*m{PAGiy3u|&&v%L&7LpJS}w^D4mQG%A@8MC{?Zqj{mk0u8t z6Q9M6wQz*SS|aR#Sh@Re_J1&|5AlE<#CIAFmd!LYbYuplwacn-I_OFqi0rWJ4v^OP zRGxGu@LIBh@O3H_@)}RrC1SgKLDp175#d33AQ<_Q?T|5}@SyV$YNCsf&>Q@r0qsxG z)Z`y(q|QXkF;xGsmAC6a{v)jX7u+lh#^CjbiTd~l>{m5A18tWuriAi}_nf)m>(_fs z)bBe`Kd$S9j=TrTdvXtv(zn01Y|(8Ex%#-c|k)He2?U04jb0D^*ZhU`8s3?+^|HKgCwq#_u{;ELk>-2lq~{K*Rlz{zi#Dl_3@g&Z3X^Y^XuJX0YC{ zle}4-k2@xBq%AtK0EAMM$o=<8eaH{%Z)pdP@u|-1dS4R`?Whi1AY5T|m3%GM%A@Ho z+ehAe9p-)Xp--l1$XR;WS3~$ep=ft$#TXEwhPz^E%c^ z8HXGyIVXIy;w0n%YmGo#vZ&pGKPFnz6>`;pUpKrP$r|LHVfh@6J1e>-%msH|Ehea_8{-oI&{*G zyuwk{Ecyd5`Yl}mZx;wR2;;!#XRGqiU&hXnCWh5!aY<=ceTFo z67Kpr-@up-O~|tTV$j5?^{7@@mlrJWN?cJ}m@f0D$E4=X>+qY=&}<+;E7LvdoOkKy zm-brQ&FV@m3o)peZ`BfkAo}pnq~pzLLHFIquXH3-X~Z{&=n6&alIXlEUWbi7#EQv= zvVR;omn z<}EP)3%0_wjbefaSWgn1$0^AK{BML0<^6>ALyBWW7RFi!(Y2k z6p;L-Z1UXv4qK1_bg2^fCh7{Dc2HFnQwLl6hO=LjA*<2hyN)-%gIf`?1)1JDzP5!m-m7 z?kMPVRhA^KyCZXF&8R(%r-@R`?jsookL>s{%77B;CW16vTI2>qhWjmHW2rg<%>@XE zNOmw{1aT@z?DyW>G`urRIZY)TSd(>$y`X~U@_8VNy{h3hwyLplg=UYPo%>?%tONoC zWo!yERML;FH0dm z{%d6Xi}xzo7_cwx=pR!*7 zl)fwc{rZmX9ft0DR3Eon_d^r0&2_1T>H%4(T^uLV{D`=6D1$hW;6mgViugaeTYu2g zU)jZ}gpTkZuwwo>kh9SiPS-e3O$DFgyFl%sjXwhY1|n+@RljehRVt^64N;;@X0uUw zryKr2OkMkbYv{^n*^yBB_M0{g>m@%2w~t(bZU*!F@5BB915-i7_jB0C&2iRsu$p0m zfp3_Ht^Mu+KN9{~*M1YESx`av{FH%?l>NkT#C&|?+9I7l9+8Zgv4!iy-9_E|cnUwh zc$BF{C1wf}R1_pSs1^R#k*KLL(GF?P2_a$3aAv`H_5-CrZn;25cEpJ5O*&&fYB6#Z z`q{JYokW_5(&*n>oSg{|Is_gm-+FQM%g_#{Qcs-h)U${c&1XU9tqF45f* z^tBuFJz<$h^knh9X8NxkWjeN=!vr6sBHO^S*c-v<$1}F(A7;Zh$!3LVqq0?nvWcPR z(&(=%*M4ksT8@+wtKcY_7>DRdV0GZQxaKT9YVYA|9+#h7TXMIL z^N&zxM*EN`taD)5u*Bd}BSNg3)>UMFPz>}G(7*6>UlM+M{;A(#ET98T6V_$$Bo|~B zQ62M49hmoEp9*C|mJ^me;rM7n>1xhdn3v)O37S0L80Y%`7<u z8z)dC!6lF&#Vt@Af)iROQi{{!rMSC$a4S|E+ESrNDOTLw3dP-vyUR)UdDru-we~vi z-rr{Cm+)iGJNI>8*BJlNwn2ZkC({Y0`VdQH(f}kTh3X#39neLbmpC2gv@CiPT=H@s zoKK+KV|2A^6b6JZr7pIO1{~D{d>3M=UJf12{+Pv3XWbXa2W8pDJjVA46RakH1lWuq zu3`4&-S$?KH5`yG=9u@TjM}_dYBVmAsF-#FLjgeWGeRIWN2ud4^U1dT#r?(BFYVal zFyv4JFhMU~24*94*Xl8u*1h#stY1+jh~gAN*iv6iKWv5GQu9 z8}0Oq*7h^3}T^m2zsm%HvX7 zPaPRdFRvlIS&;Xx+k(y3=|cs^8KIH_+rt9FR+B z8!s>jdib%B@Laex?Ikj?ucZmY*C;R`I>F~>?&+~1r7$`X!Q$Hv(u zo1lG3m2x4t3mX_WHws9qW4bdZY!MYJ7gLiOu`d83&Pt|fiS(t_82^Hd2ur7&8SYA< zBF=7@yb0P`hIce}Boh3GpM z#kD)LF1xtGbLPjudo|Pk_ltF;HJ-%q(ykguXY<(~(+{k$Gp%DZ@Q=vzZgcvp3985~ zz|CNJr#b^*#XZ_ch0LynR=#xiwa9I-Ui-zHb*?TKarJ!&{Gxe2qLkaW^GLMW-;~Rh zQV#t7C?ifM1K>)Ijz{N4?)8fk0|u2oq$n-mfPLh7rNI1U0fw0ni2cwe7j=n8g>mSD zcT8~)3A#5+J`b9mT}_c+(~xurpezMr0&5X?Un}l-;tuUbF18I%v}g>xzKudnP>K@uYj{eT|AN!i4=d z#=kTGHuJF(nuZ~a((&-Ck8^H^9dYTvW13k)`I^Mo`*6Xy8jSYP9EGF+@^K%BkVTCL z<7+=}LV;|6*81aDNN#f(f{y6QJOWl9j8ZaN(UiwBEyMtgRk`OYX{a)|TKc4LSk2tr z*9ZG@(!8tEg+(o#UarCqSC&&bjjLR!9v<8Ou+(45A*5YiilCkpI) z;!&R7#Qx8X*vq9#5%8aT5ZRoI*sTav|QS*26eR|;=cDom!E^8ui(0?z>b#@U=^fek!-&04dPTYrywCmxI3SD}%(<6d4?pH5p1B_I|Pg+s4Z zRiw>75qdFVZ_dmVsaBTGdw+QvOniCJWtZvVbRBSGF%d2oSVV8OIW&5805|X5EUwOHtfoa7SG0)F=MQR~O1F0bUOH zIW8*)T#bOkZ3SIBoIMCYiWU`C2oLmpBeTOhoYg9pG}w(Z^j0WlNxR=eT{c9Y+G5X~ z5g356bl)1)r1trLBi%wN1fVhiF8%M_?o6QHhC3xEm8E`!nM!NokwCoVm(Oa-DaGH| zDF)95FtKkzN#I%LY3~jURg=(2U$cEUZYNcnRAnwxk!_tJ*D+)e!IKW`X;eag{M14qQg9;$fcc}%}jWjnll{rSXap;lA550+Y-w`AI?&6WS~47 zo2basLt=QD7$9!;CIm8>a*%TO49isN1{~>|Q0l*>xqctwg0D1kqwvm?hpsUT6O`o; z@LPF&zx4r~3_kw&n91C6>0$#0h9nLoy0l>&jvEwBJd9Xj*mKqcYA~igHmi%z9~hF& z+G>W}zZTf5AGMc*j2Ly->pn~;VB@aDg#w&Ryz|p_*%9Ld@}P82@;~VR-ffST?UL6!{Iz zeQ?PZX9!T5!(RIGtUa^IDLb7DlX}IAdC%+MIJepf>2YKy`(hj9F(h~K5&Lv4Z4 zI(hC}!p%0Aih})mVCA%}0&36?nN_wy3@os`@OodF&&$T4jT3Mm z2+q|<{#1ur06RM`3K+%Fw5!eNIa&nsi_!hRD%{*)w+dviZG1x^6=6nGR=`pi|R@J>P|@~&i`-@Y{SXDo_9@tim?!Ku%rp} zqX98D`bL+ctxQq5WHJ;yI<3g9Y?2eFMv!@a?zF+{oc)Soy0zW*nnE1=F9#cnde?Ln zM2Yj8h)fAKf*#(FG|`v;z&MnMcEMUM5MDUW`8F0k z7Wc0qe&*cBprF@%VIPx^pVLpfP?rp>4=~t1k{_plx-a}S;&CGE%@Tg> z>v@X!(EMUfXu)$TmT-2TW1e1Jv~`+vCjy@_a>B4 znGKkDAq2cL|K4@rJceTTyG4LV^*rf~qC^=<;p4_REDJ&YP8&w7)ioDrEAI2x`vx3X z6Y#L>AsMg+M;Y<-?0NmME&dfZ<}Gb^cbNN=H-vrygu9tR8@pXp26NV&a*q6fr|(U9 z9y0|*(JeVJeQd;*Ep%ZV{)E+f+wk*K$`{8!BNK*UiYo`3p}5Y^;34v@)=;KADy15p z$Ep#0tl2jUAz02*AipP23B2tmjAsUnS8vMb(naD#T}ZBY5>?_1t35;DDkZd{yT3KW<8n5U@!F+G31jsK-|SKDd})JAfQO#F=l+H}XN zheP7D$EMd)>VCYq{*|}NuqdcKRq*;Q_4m$Ea>RFuzefi_SWIZ;Awu9x=#KO4>BJ05 z_sd1w`T!MiQr^cf&j&2Pn+2~iM(IoYwpKo$6)>6PyJjb%ap~L-8*Zls+F#5&_?roa z;7kDlkot>ZIc@wz!V*!UF0mIPHj4Dkj$`L{SEt%&8X1s)Z39%Mpe%JqI@@!QHDSU- z0!5zAfc)6ko1d1q7)+m?Z5z!vl&farBqDL4{D%&c@2n}0L^@j?cooZ$E({VCwx`zD zs1y#{YH20LERBmGmA8%#P5!rojbOVy;-!LInb%#O-wg=cwe*dAN5)M_KRz;aSwVu% zCZ+BQcOw!MoJ{i9d~|UogT<<4%9aOEmD7+6!TR?3+y=n5#tqB+eUsbAOgQe0?gyaL zF%!UrjKSW}CWx=Q2-^Ss@^ZtDHB{(BF#GMp3bHp-#C8Ohf@D-do5N@1oI7FwEI(RU z%f$oBewoErdW}xoK5F)=aemYVGDc^jJ??wxeRKg=$=n!)i6~wDsnksf`QkJOK+7|7 ziS+dh0AM)~(XE2l*+RUyFG75GRRcQUK4!I-%{n}&d~)*mvM_#{3qX6S5F>@Xl&KaA zakz#O3DTTKRN%w}P3bBJPfye!t(@vE?rDFRG}O2rrf;+BQtWKw=tgT1D~qM%1v|4CSiH5W`Ph~m@pXn3zMp?v#pDT;cSa< zFilovi)QScG^UU7jm&nm7kAdLy!kL-VsCS0Zg9fS^TtEMK0;8Nz1NOGry}}#ehk_K zr8M+6C-4+T4;R8Lp8({47wy)pqYAdTCpL8?TbIJ`JPmPF7cnE)V3M-leJdzLZ+0pp z!CGqV;85cu=cl&RP{+{U*)~xn+s}LYwR%Sl85#L;UmR#uhhj!J$EFA5Z|4A*}oI#evk?i^eO1|InQiY6T^>Klf8jJ z&*z-F?~HF4Gs~x{nRoTQX1u`aBnruNZppB!)OPAPNPI;9r^-d*#tx6Coj-flG8&vAj8^l{J zYitESV&#A`YtYEHhi(UU#X~%>$Yk;8%5C*Yoe3wkC%!S*AKC%peZSdee3cg!9?G)P z1DYIgIJZ0NGb}q2-^?M;nyyh8tXuAC-B(mHq+yCtp_}1FT2qfmwxf9ch+8B3gMO45|~osLXiR@1mdU^ha6)@ z#7#~uUJS%uetn(!zzrH|e7C!vxw|BFH^L$tYNk|2r5S|iBqRJyEE7KjWl5DuC?dJ! z5;8{nvXd}k6t!~kV3jOrKuV^2eYnbQ90yVwqE7JJ8zfpFNA`jm5Fix|Ys9$})*=UP z62sqtT*#UKSAHOXPGac0pg* zv_o5lXMU0Une<{~;`3(hWd$4}QozBYQg}hgHd0X0a=j4lxv0tft04Wd3#JA&vC|g3fcMS-cTO`O?w-aXn5?z@-vNLiW?Z9$#D{ zaC5ky!=z1V!}`t-_cJZAHN9FVR9jh^(pZkccGA-ml^JJbECVhUxvyp z{jc8c&PPE`PtZt@>4$r)3;t~c^5>%~B?gdEsRf3Hfg^SMTP-{GH5)TON_%a9a|ns@ zj|o=_wkZK1ucyvaf`Qk>^pARD&E-}X1%Rc;W?xLbn2F; z6|?S-p2Rg`Zx!%7Sk!DKKdFXb!5YzF@BNKkNJAMJ1*0C$IW2_=9c)NdlOV4`NkxyI z!KZ#2ok0}1e6bzBLC+jTrw{x9Pv&sTW0kmRgTWJW-z}i>sd2Jo?a|#DHDc+76{sS& z=$^e>W0>a^%JkOk$u&6VJm==#=d}^WxmCO`z`!VIHvNbetE%)F;2{np;v|h0q4BY6 zLPuK__6cNshh5e{mQ}B;lk@p0PaKUe^}VQ9k{KXr>rADqRt8m;hEOZZ;z3ZWm5J?v(0LBn&eUD4#h zs`0$g&+`giiKAuHD2p%z%SpTm?wMfl*Fw5fBVgP)Z0YV}S;g3ISIVkR;ZG5OK5G+~x;=RPc<$K1o`{k%&b z!ea0SL5&4UWW>}F>7Hn{ek+5btc;0F<0-LswFJHbjc0;0vED5F^uzIVutCsjX3!<- zpI4;vMiL)(yDPr`z0uP?rd=?Rs%w^6LRbnFGCW@IQnY4va}^CPmlz+|D8E*DRieQi zdcuDgQ%}8;Qu$M@6Rq~F6a2Wm@Y0~#T`Ip&32j>+w8@Mr5Vn}hIJB{r74ysjXyw;m zacxIg=p|M%9{h@2S2N}nKev^jZvR%In@awm6?KPedW_nlJxa5<*M!zgPrEq%&pNj@ z_|vg3)J-A(;%wT1Tx0&PwU6kFdYJoP_r!WT&+k01$ohVm>ZS4$H~c#)Cx~9fnAUxC zIT#-1OYgmzui0ZQN!3IB)RLsVSg*oX(mg}J!MjpEZZL1u56)L^ae1^hsG3ijsP1up zd#=30HaORZ^^sWWW_T(LHmK!c?Z%0c@{$xWyN-QI*Q)u)YLyNKcK7y_(e5=&mi$=p z-MN~t{9W8}i@#GBKW`UscPe2ZVd)nPjB21YrT6)OGMfJT5$_Lf;24kZVf{M?BZPW{ z4JxPk6*QEx@gR&>q*ah?EH4n<=zMQ(8-QK8oKx{m0s4WDq?Ji{!TU=?;M3?vvM?nA zY?t-=^PCi!o26@yS(6Mh^+;*7;N^#8v-!gz`|Hmn)JF0^a7F}=UR5pe^!3_O8+V^1 zb;~xW`0JqJU8@Km4Si5){%7dEbfZuKajLY$#{FQ1*+N+0Ne0za^JsD;3dm$n7pf_T&qpA^WO; z=jO003f0;k_xd`ykO}*_he~g}~cS;cO!;{e@n@ zg4(@Vm%^i=`wuTSS?PmfTpWqyqj);fvqHs~Dmjpv+;iVLzNz220*K#-0vnI?h0ILQ z+GB1uaOaIeRwMz^?@d)+VvW=&?TU2HIwP;Mq>Ww>IyE%D_CdtDIOf9rf+^ZAc;va> zEWR~f;h!9crQ-D6t8aXrm=Y2_k(;Q&6$3ucLxDXwEoTL7#zo8=wotGbD$&PkD4Bc} zNHi(Gy*K#s{V}Q{&d19-_3+;8JN^2PclG~a`T766>C$Q}&7m|bI6Sh>&77t6rd^3U zi~@+8$ViPpwx5Aa;UOWD4Mi4>-XFZ^ENv+%DWaz0e=6Oq7mXMXfo?_^FDCfEZSaJV zWtz(Bd3*~|Qkp~g9|eXua(-wIedhkFM!&;~x?YU_M@qQSL|8n(ah_Fp)p z1-y##`E1Y-97G1H8pXhZF0xKSOy`5Lf^`90>OS{%4 zJ(I)+Z#Ho{x1SCc0tH14wa5=%MjiCO_}1=!d$rven^pkB&oe|NX-dZOQ^?#fW`*g8 zta^aTVuO@ zzv9755%oKP3nQ!V&1C?V9PK7su$;S7;imGZ{%hCcYip9!;on%=+h_nfe$Vx+*gYYi z))?q{0w<;X7=RcV@xm|tVPgV_o6|W2B zLKdlDEF^y1zn8dt$1VL54`1xM6>9m6Az04n`gD84u*Fj(PDEstw7RicsBIwy`2O+| zrAxwfeEJAxNPwQ>qOrgMc+^0k@rea#686o}EY5}eme7-KU3##=hJ(WvmrA(MFHv7c zH7+*fV$S~JTFRk*2^kZ{(dMCYY1Fmf+HqjrZ^>&yKOYREtgU|4z!3L{qCnmz!v;6M z{w-jcA*+e3<8!O;;tUQPvznpN0~(jvcJe;p@@AG(YJo+X%AWNCewNlWsXqwPI3evT zFv`C;eoN8b=Df6^~4E{>lQ>^hF`ghrS;o~g)XRgn3 zUR`Hgl!59p|ERHh6WLnn*39Q}(US2w6MQSt@pxy-X(6P`=Gkh2E76hqSrNX;m10fn zgQY=unptWh)$Y|*Zg9z8|L~qOCU9Y05pUZqT(3!v2fW@7b-j#>C@GU+3f||+N>Gh( zdeYy9_H*K|)%MR9k;-VYSY+I6LF(;jNUGtQxGGR9d#S_Bs}QHXPFe@olKeoz36Ox( z0NU(|4Oby=D9n3pUEk=9)`OtffCxv0cjLi7bfllJrlBmNE5NQEMZLtgoUP67j-+oS zkTGQBWLR9`vIN%*y+=~V8#6--UR?!KQJ>M5<(p*vyOe>;R+|e_#*%xFOLX>#7{lcQ z&Ua@vkWW*-M|akoUpCRVO=Qc=5NL?!72pHetf@UT$&TK6h`-~_wg;5Zn_-pV5YTdu^IztJF=SqD`*I+_D z<3`Ayd;jrjno~()p@5sY{hKDD>kPkodPcVU!@KLV-qtW}BSY|6jxpt!2^XxWh%(ff z4UM9k2821|IKWA@5rEp`pob(G`H*TkmDpvy(zXT6j}L+<^r&mz-p(Q?O;w*fpgJLf zt#gc&P%dsmV2I*q*~xV(-<;_3TgLSa?#&6;mP(A@EWT0l=^{mSqUmxP*vFd<37lVVXFF36-v9MlCIcUDfx{p(Rt&4n_tTRJ> z6()v5lR^NG%nVZ{&gxV{?8YxrWTYL?p|5q8EY_*tDQ;2Gx5P=6Q=Y4Ch&+e&RQsf( zE*&!8RTDY(Y;i$0W{MTncqQf|ij!U>CYRTbagp@1P#HcqRxB^k0#aP9_3_St+a2>J z@!d;({249=&E_d?V%kRyZ=Uj*Z>n#HZSc7y;t+vfry2RzrpRux)0%kz8#(u4D~o}5 zb#Uf68xLE}pKh{4?ji@I1(pID+yBc&*9tUV?u}4-;zRqGN(Erjs-^a*D)X@d3I$Ph ze^q+_ji1>&A+~q}XdFza5SQb3rpHR*{o_DK!uu{+4esP_v!#y%=$$q zu4DJth_P&G1!vL&(tuKKu6v~8kgnLo(^X^EaqK2n`q)jRhParEmZHaiCD z0Q{CoKQTApYJt&fuzF}R_Y_zyf^(SA0F?NIWITUQeGYEEML@?j00GniBUG3C{(fPx zRNFBIMlRS-Ihs9mfEpYN+qVnV{Nd%7s?=1L(n{=orM~yuA$}hq=HjT6rEyx8MEv%* z;i{FzI=oh)M14+q9gY!%!J-StvM{I04mM}*-LtXKyCk<^Sj6_ltyBAgP(Qg_3qFB! z&b=5)R&F9Nor%*prEz3&xO0u#xJ9$%VryM5GNVLhA82GSX&^WG`hG)&uEfHxj~6Rw z%}!btMDEyeRv>BhaVzD*@+MSWC&Id-V5WhC3NVI<4+93-Cnx%1*%DRJ8}7iS{Pqs2 zLSG^ENBs*Tl#cZpY;13SnGTkAQZ2+!U}~&>a^#tb_Tl8iwJaQb-67eXY}+#_IA|qt zqgNfYPv1{`&0tJkZW1?%8*rZgHDi&29z|<6TQl;~XIC&2W)_ZuMR`dQ%YqH+@x?(Ucoi;|U{su$7Ma-9#Y+6{ zywAQ{(w6K)-;R1`a<+c}6QCH`N{d;?5i=8a3kKYrtQYpf`JYR_lvMv2^M}6|x82^7 z)PA95X@_zPJk!)H&SM^mx?bE&bI^PhSI(Xmt58yPo=Z$X_0qK3Z;jvQ_u;u*?VE#z zNUv6pL@?Q3&Dg&#f+k7RMMwXL)UZP7;-mqsC5_WNpNjgS)=4pnEs5o3os&$c(~`%m zd!`e2?6xH~kpAKjWodTZNr5C_R>8J)20%0Y14bGq6*ti-agdX*+DJ3y#sv}jlkroxbe%A z;-ab}#wr-LFDRX&l)H5{T`8XbEDK&RbjV+3rRe7a@_AD!YT(Qg%2Xpvh#RK9Y(g}1 zb{D#=@x0&>7t?fOF!j(y)pV-mU&(3 zVA*(ka}t??J~)7$2fi+-}q%iqVvI*rx2BZltB=05vtDcW8K z=>g=A5B2(!3o=*V{fA>%dkz{_pzZOizGi)Y-Y6U}oIne7Pp1Je8%DVydpan^ z3kVyA8ykGir-QK{*j}Cd)<#*QQ7u)+d7ofBbnKE1vGDVebRQi_AvygY_SuBl{12B+ zXK#WXGjqPn78exM&w^l)H6*#T&oopYm@c=WyoBo(X_vk$x7>b28@v-@#HiRBO_{{> zI4W$X)WsU%UfJ{s8CW#R>Ap;)g@|+2EyJfyuEN1Js%X`sS@bEr6B2whdFOX61|~%} zL~g#(2{3?uD5t!0o^@QUU12TgHFbpDz7LCzR0OnZ$qeJ*ThkqrmwSBw(5Y?4R3y$W zvN0$Q`rh%tY~7AdZjhu)xFfDWXx1RMyv(W%=LMCThND;A`)Ge``Z$=NeZ`_ zmJA}A)Uv2LCkwk@TUi+lhO;C4|^tv^|kU%zZ9QE`*_`UUB|OY5)C|{`*dXA=cZobUJ?mPG4O` zi4i1r#j11DX#LvTiNuXE{TwT8N4X-c!r(u34Rjuhh)&F0+?N z-qj9fDeKP`p8$ClKqE8rKx$IYb(TTKM}4W>23*8=Ms10JR^}PU$ehTDsP;2ttEq~& z&AMvg+~i~c>qoTPC&XsQ4@)L2Ei6z8 ztxPc(5QA#_F#5;QzsASKHUthq3( z@ljw*^gXy=6#PRu(RkM=*^Afb_a|CQ3zZ|5vuO`N5wBxJNyrMR_>85yXKLX&M27%< z#Epe$J>=U9jj2dd)?yMzN;0#7_9k^&@fJH_HNQR=;v-{zNkj3$)fcw!_lSaym`XXJxbub1? z!YDGGFxvU*Vd&6F5j~?M8Ta9?T#iE^ADL0cOnc?IBdq0m)K?*r5$sZQvE2APCJbD1 zj(aFMDbaFlOWZ|A9l<|n`8(_Up!bL03}g$AYE@i|uv(b4l!^Y-Yt14C9)7s@IFH%j%R7 zS3LLuJxPoRiHmCNd`yaDJ+GT=CU{tDH=|IvfJ7!l z_|vWE>VTe?kg#_mICXWfe0u@+X$x7(u!`1Qj;T4XkA8ox(;j8$L&1*56Sdr``qql% zwvfutpUS6R-rUbuK6DYrs$AT3g~|ds4h2 zX94{b7ROdK{KdoJddzJ?bhFl9@em6??dA}b!&!%lqe5+34i&Ek_)A8@Nnut&B0tdq zIp1X_3ve=Nw2pD_frvwEGUyaa&&7n1NZ1m|{&8lZX551eLzB!C!1gv!NTawl8V$RY zogL18?Fim2Y5l;59Ts+{6@H`g3c>aW6BO~A(hztwZEW<7jw}dZX*jVHi!%Nd3Cf5R zEFYNA{;GDUnHjuj#51LjaDv#N@(7T*%@c4xwhYkprh^eu_-Tg3l+afL%QYn7N5Zhi zp8c6u?WUsgQEVb@0obvIjNvtl5eU_oy5l01a$-<4?yc|PQQ{pv2QM+ZEl4G>i#zu& z$w4Ft=;UR2q*l*zI@+hG>_JGmwi z9xpp+xj>wcv+_B)A^tNdg^(j4sntOp`mr9it_dT7v)kgR`SYL+MfiF#3VNyMj#i%5 z?2!XkwjZ37^5a+(kCM_z;CSFhhiFKl+P0$#VfT;0n4k6k76c3O?~&n(Z>~LHy50FX z8{0?Kw`4oEIU+>UCANyG;Tz>;`tquiJ57|Q3y6X{^J4nZD$O#@rWfi0bJ<_s&=EKl zx5!24GhMx-ImQ}IJxmLRG4g7lZF;$m^iRJIf0L>&w!BAm6DFVR z1#to{MOxtfl=(Y#Of=*vyUL4{?I^}m0g)tc7Vn1?Z z;_<})&S?R>XFZ`ZKEYo z1)P2{ngZ<SMNcoIV%ucdn`7wj=?L^u5X!p{ z87n$;O&qedO|w%DX_#eaL^S63pRDT}9JzZkynhZ5eA;xj1Nm~9n(}(TLt?~R{thX< zOe*43KXT^#jQ%W7H|yW9Gf+H$@e1&xtM2q*b}C*XW?TFeVJ79nuS>X>u|VF*GLsM{ zxO(haaR_waYB~B;r~i zxf6lK#lip>1K&hl_u(5Lj)IJ=-~RS9&MhZ`yPUv0xp$r3{0s>rQP-SMB9d5*%^)q5gSzgRG#}s6d>}ryWO}gY`s5BE}M7xYGwk~L&613?YSy}Jmpe)~(_W5RK zhW20SH1j^MwH3I1xZ&8j`M&fdY3QR;7r3Khlh+87dP6q~KkO*Y|Jz*7O;~A+XeuIr zDHc9RxRg^HG`*CwQm?MAzSvK^V}!4%QCti<#;$K;^W2^oq5%%Y0;z1; zaQx$d2G?0>{ZEtkdl1kY+f-k>r2hf*87U3@R#`89AOeTGdhpm9c{rH)GCqV?h7Jiv z#zQ{8Hvk%cL#MpT_1O~@_vCvkxsrt07R}rE`j0{pH85d~Xgm6*4B(5jN8u9Aek${d zKCXJPEHC`!O^=<;M2VZbiMgqU8Vvu7#*Pxp-{<5WCF7kp`R;8Els@jalZj$JCv^c; zb~fkUjYUk9jaPMHicay4C{aPWV;Xb+xoHmH3kJmB>*g=kU*0yrcFtPJCe@hqeJ z-OSyYa0tHA#3gCS+swr1G8EFK=v{ri1Y##Bm-Xq})pzU~W3SNs%k~vSkc?uNWE`?_ zazY*9j`HR}3AWHp?ATy9*~bIHbydfPbboJhoTCP*vFk?{)11!&G@uZn1&E&YzHZpx$hGY z45-eE<{bvzN!RJ`9dU8@a4Vz4Q9*=f`ypkyimIE8X^q)@$DTbaJ+O(Ls*Y^?b3}7g zX*uDJRGcurdB;yS=Oj{-jQWUWJ?euZ?8a=UQG1Y$y~ME5OG@RH^uD-)eu6mB{^)@i z-2UoSFtPFm7}Sxjyde=MT7Z3?8(5eKU!vlbsHZWD!QHlK@&fH2a?eCQts*@iRYkP* zd|^D@Sbec{-#5)x@BVH4V4_avAfv^9NuUx`p!n2(S+AriW=)L9+ zQuMLJTj(>7nu6B2We0+Qpvu?1sz@IZ$n9xqYJ3yONAkY@J>$^m`k)}2_`^^i=K@O* ziW)Ptwml&ps}B@SJ{+yMtTYovo2d7MZIUod8R3<8t>$M zW&%wb+FnllqC|S>oCj|G`zRi@s|2+(4u?Z-sx2%YrfO<YiXsVym>P@ zfD*S$-7FD*rI*FJnJ7|;T9${_G@o{ofop+h-O;jS?+Ak_zf;(bI~QN6u+!tqpZp%} zx`dD4_s9lNXsWZ~GePh#)rXm1riN4P%!vO8&~do}#65e*M4}wzN!(!;HQn*CepVTs zG)iA2SfQiirM>7jO{&as+CYI683B9Tx7iAgR=g+CkIZhfmLHDDWA00lx4k|`F_9eC zzr(^&=q#TrdBg(4SnY|^(wr#tQLS=PgG#Q^03=BYpF z;)IQPdJ5ueR~GPAG>0E6Kl0lcv|`@gFWpuvu5p1|2Q^t4tFV7n+R%u2uxDX7#)Q}q z>F79^sx$<|Yw+EemaqXtfr?S~RQi|pyk-wM zwR?CXF?;bFhydp$YK^!J9Kq*fL(R42O59(Oe740y9Dsd zD!#tStmz2Z+ssK@D|9Q0Fy85C%YsF?BWw>+WO*{WL0chNxvuq{9qOzK_KbqnY9ixo z?-gOWgO8$uG{#COT(Ggv4VOxkwpYP2?1KB8tcl}}M^|RRiO=CpgvJJ8nhEStgN^~9 zqsA!qoHd!7D8uxbwsOiyI^2n^Lc~|kJJ(w1 zWJu}V=Fa=$JuEf5!zYV{@o?wRpjU%gzfV&`8~50f*x?t8nAbC?2{oZo_$FTGi&i#u z`4+|~T8)q01Acg3f5b~j8pK}_PuL&SxmLNW>7+fh$F6*Hj$tqHDyCf?$P>g=X ztJsRn8Ei_!MS$XI=tZO(Z3e*Y5ALYe*`gg!qx|gQ{F=sOWUCX3%UO+54+_oy`U3y^ z4B~;tvr;bM&m)dDajPu zNo%EVRLCRa-AeS`jaP_B>(yTPhbD~&uAa7FGX_d8;t-Is1+b8voBPyr<98n$+8C0` z^@4T>K#kaRym=~tm*UqLlYY<}aDfuRG1*Tj zeHRmGfZF9C(FHr~fbGj@Mvik^HOZrbIuvcQ5uIm@q+^vL%-q(XDh9?Byo_z}9lW~Cvgt5vX(FztIbNXB zY4k5zzLN#8JIhJq2lb#fQB&pSYe1}B1IK^mH~!nM`Y#{zihyjP!#(X2K2L0t3$s-z za8l1TGfqIcbcIQnG4(Oz=z9eeMfN={ zcsB{cHl*Stlb&wyskZAX$($Qt``K32aJ^UOj`G0J>h&=)HH+x|aJ7mj6?JBJGUT&o zc3mYI`SOqMvUCAy&E^lh)a32k4UPb>9Z4IjINynNUB{22Tf0TiI{Zit*!26&K!hCs z#svAlg(Fl0@15ywMlEi?Odje_VJfLxf2+Ai)O~c}pux8BS}O%cjAo5fv=@I8%jy3! zrgG8Qc9P$DI8P}WxpQ^qcKJGtqDEBXA(mK;c9X-szj$b6mrMw5F2g1;LoUD6{j#Ps zA0_0PQFQ$J@nhL5->{r5*TRIZkuB?Y>hHz8h!V9Y31kS@d%ox85-q)oDsg?KE&X7* zX{#I5H4yj2;gQ_f2Mm}m5lRgL3owUbkWU^*lv>N~qFk(+*Qrr+;KRmF4=aW2yO}53Tga7L}G?f!X z>IL-AzfiW+rPa%mvKqNiK4h~m8E+S*vlv_1>`=HxmQ#zq(&!4KM$#~=%=+4}s&7NrPBDZl-|VE1=QB@)aKT14!Ee4EM0pu6FJJ{(i}YaTg<~;x)#Mc`9}#=y4&+ zqnPnP1nvR%0k$>r3nUG5Lg?@M?sQQwogE8>L24v}jsJekxFKOYct3N> z{W~j(a^d0wUt5K#OceQX2Ibv-+Z-NY#wLszGZ&jspZb*KWN597MLtmsBS7gcDZnti*Fa zAYdaRVPDX`5GBccQXb%5SRZmw-Tr?F`|6-J_qE#=DGtHi-3b(TheGkqpz#Y=H_io46r{^ovX?=$zzx&I}T%tYSz_dIJovevlC{a6}oKpf}yZ;IZw zMvM;1rTXEWj;DtDKvo_-6)tNLl6m0l5Oz8Ya1s-zpsfsa&+{8=o|50)XJ2R_>Zy(N z^D{uG{8xQ1-tQXH3jE%DP@qZMV0_D6_)1aiu~OO}#m^&VyC_(`5J)z-`hktsUbTT7YSjr6H7Qg>ux~;m9+VoGNzLDoc`bw8ds&KdCO1}9-~Ft; zs2STKvd$mdH2cQe4T^K`@AUFKgU~s=enGLdg^skUc^2t1bw(bm5Oa~wBe&pK*jcV! zQFC=LLyY53WI3^z{~tA2(ZGQ3k)dI74Ku%S2TemsMlZ8lCwbDoCDQ=l;gq#t zO_BhZq(61ba+9y`T2QC0@+)WYi|Ly+kFgEmgx5@VTmHpO*yF7|a>`WeDjLU<>jVsL zXUX~UcpmF81M7~uXiNSEivb8ZW`-r6khzIwW-&U7Jf5EOCRO@F|FU3|@QnJ>pw8a6 zA3uI$3q;yHq#;X7(t98YK&VkE<9Yi7yl;-}AL1qY{Y^y#6`9YzaD}-!KT--fbS{! z@+@nsFPb*?|J+exD}0ep_sr`TJBP|K9W@6Jn^PaU`95yUE zxQ3`Sr5r}CAh^cB(GOEyo|5rvbuWCu4SD;sc4u%2hb~ojxcGeoDvhj(-##;IAA_iI zv=mC}<_bHYF3(h!-9^0PC0u+?csNDS99e}Jpf%W&Q4Je(iXrELD%Fnh8ZxdzMpY^N zHZgiJWg*|-#+?&OVcssJzDwb}yPTqTg&0GlSB4y%BHB7OQ4NlbZ=7zoVFo(-;CuAY z(@2X`eq2HRoGgJ!Yh%y#AyZAtIH{O zhrKkV?X~n?_h3%M zUSL4n;)>c!;Cslk~i*DTdcD8YfYLt4MMdhWiv0 zQqNt{%@cN$oVrLZeivaRVmYWtO^~FRbAgR((zJym?6D-Ex_zFnz4gv7$lvF%vauo= zeVuc2i)&v$^6?w4zzsKa3^p#s24B%m;;QJL7cF<&;kL;4un&3+e;=kWlI#8&H)V>@ zVkbp0@eq#8I7Z6Q0J!6S1H(|6zGvy~0OggUZy1lu5Z}C$=j%p3sD*M(wY>TJ&R5SL z0xj5KZc^dzYiA@qt={S-a8|ssZ^p^DpEdC=y_i1$UH3HF?2gpB+%Ft+?t=RdW)0YX zuEYo)WB2vi#Xh%OQON312C@$<*%G<7)=JKAG0#opF0YdH^@gtb5z73^W!PFFxUMI= z6XR@$(W9_{7@i#`q+RedpkW@KuTi+6G4%rVjvRR9&j-4PhHu8#gebH=OM>C$b8=xvz_8(V#b4UE0mZP=I$h!^a z5id0HdnTHAmL1;;G2gj;Y)TN+(-?B*M3HUL&g_o>Wj6JmzCCmA-5N?Em0X=1xS{TO zi{vUL`hfVP8(v%gX446GXO-di%|oSu{V2@2dw#I}%zTV2aP<7=#LDNSJ79L=>g_hC zJ&URr7_TLcMPwp%4D$_L@u()6x?KIFe9dJj?5-qNFOvMxdV zYO4kBahN~KypCm`13Izdp#6-G>(R+BP{T=d^Q0>P02dvlpr{hf z%{wX8;Iordm<3t^4_(a?v88Kj84ad$eZBPkpL#A@$4pjoo(FB!VNbG?5q zlF86JZ69fhwl;j)<|r2m0f{HMfdkS!kaHXe{sCV8)y`3XgG<+SY(H?#apmjC|Aqv^ z*-VAIhOR5fld+6qj}z#&kU#YFa(Oh789&UPMBop`-;?q$uz@8D!-j@)`y|m2Uf0E? z){)uH#^^SVZTRU&iPyx2FTHa%)D(z{L}*i7w2qSw4zSNBc}Ui}I*woGpZ1TW@w~ zBS*Cjzqh7(EBPst0oh?I3)JCvSDX<2PD!bRI_S}Mlqw<;jT=6x!Iov@Yk=M?wJEvCCTEWj!qQiAmTE8Pj;@vKG=7oOnCv{eg3>mDo zi!89iH;a8Tt)o18!R>Qp68aTz%M>IY`#2@uoSJp@Q`gN^*tgRTdWSKn~m>_x`6+4$&uItjkzndj)y8C>5X%o^tVlXeVo>{!; zS|E|*%Uq*l7mXgl;&{_JZ)DVwB)T|eUK$@+`k}aS7m-{$@x!$q;{9p!%Uw?5uJrBU z{XxpO%OD@(kyya{*`Jg0?0~Ix-L3jv*iLYcbd@4iLG{S|X{;G^isQ!>N_68UAX2fP zY+YfaYgPM446yrsGXV{Qn2cy%wA*R6)}^0G^s*u#tVqlKu73W&b;HosbX)oi$rdBo z&&aQ2$U7N^E%vQEp;majB+AQKw~&`t)R#q)2*a6icR1P}J%SF$2j4Yz1V?5TAauOt zZ`8kv7b>sn37q|TzTb2^sh9QPH~;EAhV?^a%m}f8rBAedMa6gTzD%}fggRHA%3Oh2 zRPRluc~$MgKCZUUp#a2t*VLq*ilH^wIr@fJYp;(chuLm+vbWy-;|Vs|hufR| zG0KzWz=DN;?SuSfA~1w-3jfGZ;nOK#1F^E$%xtBql8_7`+0qWFV|WC2GGh(t1CA61 z7B1XiF0ZMoUoCk7_n(41B@z3m?`cg6UiAQAHVPQ}c!&&X{AzF1!#+(F&+}CnK>{Ym zURNw)1c+Bn46ZD<9)ZL!qNmN^Q&#{V1|_nd#WYMUkYwJbm}6XKFFJfT1dF^~GkgQt z1lTZj3Aq4QD5V$2b(TAvUv|no2 zXr`|h6=_435=D}7Ry#^jiQBkg#!uG^wkcTZDE_-AoWq}`jt3Z$c=0>b_9Ey$y}d`-eew%d&VQi7mwaLY&1D*hi8UJ0^Cuo@jzya+>_62 zm(&m8%|r*(mOSXSlcXoaJP(tzo!wBCQP5q~QIN^Aubx=HJ0_K!tFx-(r6gyPd_2pH zGm*cq@;YnM2e`?+&X-wGz4{=h`TVDkI>dcOa#)m*7spEXeT*H>hYFG)G0Qp9XpeO< z=&?Q+9;5#$ln8zxe$|zz_5sg@m-|jJAXQz~6*L)L3%6D8G zVv20~S!$3Hof-k|bq^YI98zJMh%ss$Au=bxTOnWqJ?#|~wvuCPIotqi<#<=WtU4Cf z>eRV=G<>Gdy10vO7+vx?zRC8nsdwG+Sa(ENaXjI95(=#QO!ew5a&-P0XTMe2raI&% zk{UH3gm0Q!&f#%>+!9%gQ&x{nm}s`C+3`)E`h8&usr}xd&AmZ{MVf2h5-LYz-%^<- z0J|Vph0UDq^~uRw3|GSBtNsgS&NoE6_Uz^2G_+^~?)L zihFeKozb5jA8o6LIBvMbmmTeC>lL>hkA7Qku`Cq4!8QXS~Wqvt;Dw1ixRZCBXv}OWnpR+)!_HhdI|@$ zeyj+LGt-3jMRC|MaAIDbF94aJBopHBR4QNkj~a)GqV4Ng25#3g34?AGEkz`jO4_@O zZSliEm#NU^A_6u+6Sh7t7MvqhnGxqUJK013pbIE9_>*if(s(6#zZ1pnue$D3xL`?v z6ks>^5Dn^PbQo*bhd>zb`eTlMfGMU~hxgF2kL$^LF>#Gk z@TA-DMRm*MIAD!pcS@?wB)CHu-8ki zA9&Je$h0-B#>*xMhm1|@#9Ol|gDYEzkR&kR1EDWs*N|eai5bqD;hp3M%kg57rKEMy$#kj_i(W>|8l9{38$HH@ z2J`6epQ7Xxy|p8$S7e-t<+Z=mDf9W&s`6FNu{I0)y@=ON^BF`i%O9cs7-!<bGpBGOcqx8ytG}uP9jMQ@!_-%NwJ~yl2^%L;?1az{kI#!DD>6K`o)a6UDmQSD&3mUfe><=-Q6LN7Y+^k zj+?nLe*rQw%&xooY} zHAPxK)JInp8v!;G^y^GWhLKPDiy40iesROSse#zdHgD$?;G-vDhZs_AAwHlKIcTCQ zkyU$;N5_bsR&7B4mX~1m9i_xEa)RR6k<$J8NL`)&g3bLf-<&Qv0tPCT@&)JZm(SxA zdbfSJI6=D&1Yvw^VFJI609-BW{e;`vY+7H?m64eX-SeK)|_Mg=;Q*aOdQ#0LIxJw3Qi=ds$EtF3!O z!_P`Z^yA|k7coK(lh`lHvr9i@QMKH?=se$Hpqa~dH=qZIE{Gu)eTs+>g4r9(Pxa*s zTt$xe#d|Npe1--&2l(}Y(L_e+rDomdv*XrtlT;H9;dshRK?K>A?)vqDL1I)XbjG0Z zn7!U^@HP)n0L}}nZ627saNWr))K63^_>8cTa7RSiWi$LUnHwXBW3QhNN>t2*(O*zZ z#pmzyr|2B#dNjZUwE9DlLa#G${R*Txg7`sGx5qWjfS z9SW}zjQH|9R|{$gH=Nf&FOBip^L4Jnt8C!wC4|5_mmi<-2?*}r>;#a5V@%qf8qh<> z8%@<)A^=)ulriD4H)dqvYE+}!fQAeGnQ^=Y#A-Fl~$cdflkxB z&O|&yY4I!Bht6QXa5aU}_RbyK#hzu)4*UUMh~P)z{q~2_67=r+>wc|V(d1KhTsYwy zD&uhTM~8mh(IO`za~AB5HwEO|95h_kSFbneEPD zq~WT#)N=o@ARf~@I3o%p`sn!KBi4f_u&bNk;ZHStQ8WBHvsGc<)U#WMeoVv+@2~+v9-c=&UFwQ@n|rcDMaAgJdc3P<}LJ zm3x_#JPF`m5ln&#XOLv(+L~EjOrtFr4)t?3w%ShBMM2z98!O|_TRmyIN^yrW=P4Xb z3#K>@jf3~99<6%$SG{#%CByA6u9Z{p4b_57s^XW{;ScnMeLth4 zkd>m?$ZQE4tXEr2RfB6s#$#FU{)OpeCbzTO-OTJo${b9%*b% z_af51+jj3EIsNo(2IZ@(;#){&i5J}_c7i1VV|Bl*<$+e3 zhF#+1!nE?%hTKqq02;=3rwfx-f>8MoVz^IuiUs)6Y5N7UGefDAc8Ou$Cuq|?79&$I z!`DwPlNg#-BR?dYOrjfI1^G~2tTxiVr9m88zxY=8m;DnXz<3!A4FU?%uMpdW7`&ta zUFp;gFY;9r>4{>0KnxK^cSt*60xV4-3pi)MBo|?lMMT6IZrC6>PrDd{^)_+r4C~*0 zy=_m;Cu=Ir>EZiR+!Qr0N)F~pqjbCdxa;$_(_}!+_s#Zb&`0Qwj&b~(-}9tBuN48= zHN2Y{0@o!06UdinF9u}Dl&j$aiZI#eHVEHgcmPT@?bNFEp$&zF0i7Ga$Wgh>`cXVAshHecUr!{;R^_emf= zuAqPpur;M8p!(oIvf$OpLBt3v(EL|>zlIY7zm?-#1uj9*4BPzW2v0%)kQeW{A(acb z8Nb0$Fi}i*OBzL#r>jI}{K6TM?%rdAn*5tedrY^rWvuN4nh2-?!|_L+M#Hb(#Pdsm z!n;frZYRF)W({o`utn!Gv17xSq zyc>4LQ4#YbLzyh%0y`jf6Yg}W?Ul6y!=%+5`4$9->?`3nQ4beib!419DxG5V>u$DL zM4J(q&cuwfXLv=o!>>sLbmRGV^O-~_pP-vnDQv1!q)TRp+t#G4pr zM6tDFM5a4M-!r=yZan~Av5b2WslKkQ>MKHVM-r5MW*z0B$a)wXMyKsV0JjTma(xI+ zjY95|ugw|P^85dc$o~^oH^Jo!g@jR|9Qak7H@F|^(-H@pix_pM0i4jwz10tyNML)U zOekL#VQMunx-08`a{Uw&v0~X>7%M?8|K;!| zp_<9konc;S{U3aSN&?vuqnBlZzpW z9gM3bHm*$SF(E@jOI1#>s;-Ei9&S*w2)^+jKK(MHIr0bkz>%cr8s=5Mte^JJqDpSG#SFunA7CU#aH1iaf@*pB&d z3$6TCb2w!R==mat8#@TQE$lkSv7O$a(LV7rvJtWjCl2*9*QX_c9A0r8IEraN?wS-w z_h2Fs=2>!V3I{%Gr$lscK%z^;nu2SoZekCscL1&3j=)ac?u~ zBG8I^hGhdT0`Q=is;`l=ZNgJ<(bsiPjaeqcQ7*fu3`;ET4>!J?(4Vb)ZTfcctU5P&e7q)h<7Pw>xD8S*t2F!k2Cq5yJi$#PhV{dF$Ga5 z9pIPT~a^FP8ARF5c$Nin{f1Y zQTGo34F`ajP+B=iQjU>NC7YbGer+C^s{ja(%AIolhhl@&D`q5^3kA}d>47Re!Bbg} zR|_S~+2d7t20OGy{mp$L<}R!Rd>-*=ePKN$Cw_HP+c{0d^8vi6d%1lCIBMCwKN!ch zuCvd%^F@X!gs%+??tsK!47E=mkjMN)UT%9vT(LL12L*#(&Ejm$JtAz14fO*r7biNBL1Yybg=DgR{0{}J8&eR>0x0|?hRWq+-} zG!d9#&bv9aKLNOAEs^AXERmt1p|4LI1aX*G{2%PSU@yY2%wA(!(+(X8(Y1-(?-kU& zDwlERk1v2MDCOnmJYSalB1CDiPI&k51b5~}pO6Hhns*n(X-@MjnE}3LC{4hooF2m& z93D=5Qpo=~Ix6~5ET;K)aYEu1AU923|IKW!heMHUa-HLW`mXRk1ttoUYq;lvufV~< z=2kqRL%dR_U&pL0WI-#0kXZ1O%Pwbik}$}v=yFuW{>8bZlR}W*pyTDByp6`ia*-&K z;Yl2f@!m+_*R_4?cnLcR{i@#~YOE~8j+ID^S;_zQ;ebw*wg1|_Q;d?=E%)&@-EoKv z{Mk!-YjEby68wkF&$4zYj9qNrgTHouX5J`!fI()c-h(raQq->i_ATs))lc^pTGhri z`QN>xT%sa;1r^xxEu@iuJwd!5^p8OCsQ79Fy(x`uea@UZKOjm8E*S&lz4p{XrBSmV z#ThM|l0Y?vi>MA(01Kf91wd&5f+VP~d~xB>d#*R8IahaKRmo`bH&m_LoM7Ti>-#eSAzH-L+Zmx4S%e2&b z;#?@3uh9;#6Pfzn{nAw>yH#t8iOyg8#)&RA&~0BLBK)X1AJi6^)Q1NuVNSPBYqmygSlF{N--kswV^`;VX$Jf84@B zRDM3q9YT2-Z&SRCMfJ$>rI=2Ap#(|4uNM0LQZ{|+bh%E>Ltsb2-(NIPg^tVgBV{o zwGyQ<+j{(pNqV;ZU&QC&SdS@K?#gv;OR0m`$l-RK229{19wW*D)IYu-oz9|hf9p1> zARPi0yZt4nN=kPl5;#5JbCbCmAhJHs$TJTR5PC@f;*i{~rJP*L{6M zQXiO$9FFFXU@5$joF)Rn+CPsL)owWcSa;ZQ>A2}f6 z&Rb8HrxY6C$fjwQjcvV7!P5s+;4Hy#ovKMDj zlIctGS~7M8taQJxt$f-vu-^tbR7BTAF9d-eu~0g!JB2=N2vTPF&YO_o zUPo`ICMSFSI8~<$5xT!Tw(qNvKSMJ?uf<2QfE<;TmEmyMZC5$3>|=nK+vHrsfs3E| z#3`6vEXH-+Wo1Lg z5o0+zYD_$0E9kbL^m}@GezE`0Lxcc`o`GJ`)z+kCzqVFJYH@+1zmcBTQ7J&a@kj z_H{8Um^@3wOCya7`x|r%nc=m=a?AAT_i{Ss%N|rE3utsaY@1gRW?~S6LIO$Pfluya z^jAOp#)+c^L%5u{j4E%leKfK=Ayx@yW@dTV9@%uC?uJc3v(kKc*6~Y=KEoKrj;B1OKM6Lz zH8R?0hi?#;ZLRiYCM&~W%#G0=t~0d(7L)O1R*oS{EsA=BBk4GE$mQq*XHt}7n){f| zif=ETa3mz^(z+IN`0HDnG(*rh&2W$-CffH?v+9nB^Wc{bIgNWd-MQA?;{;KWc3Hf# z)EC)2^NoTnpIDHzH7CU?GxGMs6aCnhgBxu5GbO@>Ek5 zLQy1Nka*T%mccZVv=c1~9Dkd?LN}SQ#go%K_nja?fAew6f#siHMPYkbvXH;*-M!9- z7`LOUJGf=CnVwC-#y=wM=Ulr0LbW$}{Wqkfq!`_i(61z=eLIk>v)+hKwuh09W33R2 zJ zi~(z{tAhtW@a%loHX~|So&|RMvNSBF(NbM*MXQG&b)UTjLAeI>jqEGeeZs{Ay{5n> zhnrx|fegkoB|=@X=HJ2U#E+HG9f;mp>bAF#Jdxj^r-WY7Y5mfBPz+x_ne<>KuUPcW z!qeGr6IaL@?EnPmzc4*XYeK`wx-|zxfimc};gq==J^Pr)9u7E6e8d;pf0Om?{onWU ze}!awf(T5OiO~ohUKcwK=4mx#=gx6aMP;N7n?;PbEFN@!&)c`Rvonwc|T|5gFeUWJLSl zWAt3Ge#hN&bu|turdx{oQj|qb$L-YIPAkU9HPb3_1+>>DY7LB-&4uE z(_Sn@!o(Qs@D1RQqyu8LFe5#^*O9&}xeMU)QWK^jTy5Z#tgMt-3Eo!d9M65m*RL#p z{>*?9zv~dJI)-$9Z~*sd1@jViY{cwCEVch|x*EVzKUuTc-FN-l7PBYsUdLgi`9q?h zUFJEmCq_zga`yRoif8dzmMZnA0Sr8$4bLyVgM=NC>+;2r5_3cdQTfCVu<(-FniOK3Yjv=EyOShDJ`lX{L!$8Jn*5s z8_1}V3Ak7C@7Cq2rrk^{s9qs)#Q=zKKg!xQne&1lHV0o!39vv#$R18y7J<*+B)xXR z10=hqs0Gaym#L!U>uaV^C75WQQy`ye^o1Hq(+-V)lxP}lzB(qq4*?;e&FygWDDI|j zU-}`}EkTp8d~W;U2~poi090Gv8Y1X8g3Y!{oCERQn>lel?$QM|I4rB#8&csSKcbII z6qj@`|LY$6S1I>DwkiWvXu2#TSgV?(V9k7*aq$;lMlZ9mcNJFp93Ki3_>iy zMDhh`9D+CbVWNZz-~*Qlzb!7@F_(C|c9MHolz84nQ9Ej8@8>j+W7!rZflmqi?_Ir?)s2R(OLl zwvI>m%ZT`#14de1@~g`ZYL?JANI8d1Ou{oLmRs{md!-iJi3uoJR_}(2a47!lX-jjs zud*REP$p&_U=r7U(9ktolE%rwqjgrCOo*Q{kb6(OSI4Ak{yB5$I;#JC?iXQUUbby% zd3@L2r{JxW96uweCGbPpIf-D30n>JW@~wTTIu7tUaSDg7RHq^&#NGEImuH{<(J5ZU z``|)Dy~lvl&vCWwMJjejV%6sx@88T4c3E#TUlH7OzZ1uK0}M`EX-8!Jc-!_4q&0!i zjT*WC__!;c%IJS1%nX4fEIPEQ-`|`#Zc%4)FvnwwKWS0;Z(-jttW=j*?}}T7**Vp#6^Lv9JbN%T0J;`rss#HnzY6wFp!}`cx^6 zsX*M9{t;sa%gtw;GK}_%1LR^-3 zL8rWaX!4ISa_BeCz_8KHQRm%iqT+a6c)Rr}BntS8O86nE3r{#F&{ zyT_5>XVdPp7X0$kv24*rUEWbjH}_DX>%;kA!vksPyYj#_&P^6lRyPe_=C~c*D&JdX zoO(hI!*5dZfdHoc;Qx!M0x49exP=Tia4IX|3_qyT$|AD!i(fg}QSh3idql_Hu&i7b zL@ndo3i#z~@%eYi^Ht5UdikIURRowz(lS^L6*l);j{G2t0K2d`Om)N|DlrUqRLY~* zW?bjo?O%;34McoUXN$xk7j^mx*eI>63Vx*;ZHcLpxDH@;`M?yxTEf|3RV;EAJWIz% z{jS67MYbvR_no~YqI?v(B#eI#SM<5oqs3|a7^i4^LXG>jqE4|`tEt_%U zvmdqcl(=PpWw@0vsP1PJJSm@{eHaffeD0ix?>PV27JZd^lRGrus-PIN$IowUbDk|Q zNSpupRLbi zS<&Wnc)}adgWc*RF=ij<%9nUp{qYFKbK#f zzx!K6q$kVeszJQ7mz@rP7%^=B#!jzY|GcJa{G-TC__Wl=&B3$HUnPzv!_$+iA%%1n z&c)IKEaT_#$44KxvLw2;`XX>OVr`GYyKLGreADz?5i(R|l>zY6gYtrKleOL=Hz8P0 zq7jvENM-$e?cn8( z?PHiY+-*0}R23>xzr{!l5m0KT{jNAOq%&rXG$`|pi2?5|*Dl(=B*z^YR`!U!1zQ$W z4&|fC^SMNxz*tsM+C`L;%E!LUeN@V85&nCF=t`W72bX(+xd{B80jbP!mUNwPzh&}G zk=4^wd1EhU6BP_31FrLRGG{o8Dg^(V?zEq zWT;!A;sFCGU5IcU;y%r5(Z~PRSo?3)gQNgAxb^k*U!<&DDmh|CFqwF}iX)Q$m{MKqB-8{lS+d;fp~S2GjAm((V2Xp2G6u_z#Jr!A`UVC_htdNNU2Sd& z!ai)lkcj2ZNO~PCtL#vu4D)^E4 z_|!v@aMFRMct+;td!?Esg;+S9Z~fu&bbcfKFJ%)=mC&lVBHe);@3ISi&c;#OA;&fR za)bvyw{&~V%kr=-+uzFStV$SPUHP5Y6mewsKIVO$->9U8l0rm$`Ei;p@}Ifm%{{@F z#*$aVn~hKJ-=TUPBs<24`9JMkkZWt`7;v&a*UNSoHoQkYj}%(s7h~2ZFyfbm4cfHP z*V25CgUz>Cou)l=zw8f5y~g)}zP!x%)hTIrG)@Bq_dj-~H7TUSAZGI|^iz}I(ETV6 zErZRS@*WdG5Eou`osIl8;UHS4F~ePR=(YQ&3$cE;YkSepcC_QeDdnB~IvP{Bi-#5` z{Y$KjL&eDtTN72A*Y1C?Pc(h){)}@bej_^AEpmHVp?|p_CIsBFcnpHYH4o>LZ0wl* zHbO5(qoW1{M4;Ewky!7u`Io?Mi#P3eBCZNw(KFU=89t7A8FVgjl2RQu`1G3P5v5j! zhJ{ic<52DK8U9svQEcBRtYYBmzp{Ut`S%Dfn)s?3o>IV54Io%HmX54Ud3hH~{dT!~I(3 zIQ+TT;v#$yd$IqeY{1M_XA3MP+2)`12PvNRe%K@{%=AL0i;kOHReu{*q4Ii$WoMVwE6mD6j z-c6V|T=ElVaLPi|+6p%^lNZWU`vO=GTs@+{>m<~8aldhDqA&P{^EA>kLz-a_c40_! zzLGHMZxTs1$$!llL#)SAW}Z7C{*KBNc`pq;tx8S)zp}1>lCuMZjhg%E5ER_#5K)HX z>1k)9(ys3=6@4;i2@>3zAFW|(Dz9nF%wuEYwL%N?U^Gn;M7RCTO*w!+21@1pX{JIi z%=3f4e+M<)@3WPx2ae6y9>FE1A4O8UG%>m#c=`GHO?ObCnr{=lnZL+PvY~1qMowVk zW)chI3Fjk!g{tmCY$}cZFK3rfWn7EQ?L!fkViC>CD?ifN*~J+S%pId&&GbJ;!d&@l z3e9U9B$o1P$}nS*cM~`+b`FXDDx~J{xK0!C9^9by>gM4(mNR~J`9UbeYjlx~jeP%H z1y(o5j2&7upaMN@KWI1=S_INwtkrF>+&v`bNUbsJINbf24K?T1K003IaBi|yG;5}Q zBl8+IqNZm|J8W!BD?CG<@N$!=gh5Rp|B#V`K`!3qyPr5va|+Qso8?$#20c_`g>L8` z&q3;&&*v&R2XFk{iqOddGX^ttot)x)FFMe+Yl}EDX$?2GCLFHL_)l6D?$H%$e;3PL zjvjz+`v7xwUjjx|N>r1EhE;vpTKOqbU@Va?esad)DHAp&p&AO=NF+mx^t)Qe^g7^V zEzIxhSQ8G7^{nzIgmXF(?R@8brIe635NWSpt(yFA#6rRpdu>Cl5$2HX+Zt4#Zl^mEAc< zV4nBwL%EI;I4VfFczgtOw*@EAjj0-b=YnrWj<)B z;_2Oyw!J;3d5-t5>THTtC@~TzlM%G#r#^oqw6q?FYxgr^K7vq0KxfC)7mbS_`u`i# z|9^0Dq8&vIOiNIXrSXc9xLh5v44;rt$vAs6W9IS5$I7bcaQ?fzHti7og#BOj2+*@H zv7n1(ZYv4k8R+abmMM6CRSgoQdW4y$!xS>NVZZW!l+NRuG37A?PV@aGZ0kYgA zTUC(2mp!#~F~62o?aVJlM=-VExP$~89n49;e_YEoHyC~}T%G$0i-R(wu5dpe4Z~)a z+h3K78>mJZUz}myt>&~Jr3}W~A1!tYF}+;$&K6b7-5)s%7Tgd2K$Bl2*u2?gU72U= zyn7y2fwgkT7wezn9=9hwmIzL2*`vm99L5q~+P1x%8C)!Vmg4;o&mSHtFI1Fcl7A?_ zJR3K7ZHsxW^AC&cXc=g7s*2rW3I2F!Vux!TpW;rig7#Y+`mZdDH?7s3aXajoDvefD z+j7lS`8t*tJslnWIJ;;+A3k}0uR>AJfRMz?W^|8nXjLtc({6%UTgQ0p_1+jZkquk5 zT@dc_$*O3me5$?I|7Rf&#;$^2xzcZJZd$?0bI=}oL$a;b)u$>lp)U#qoW^X_W@dGJ zW#xs$J@{9;Y0Q+fH1PAD?Qbb(V`5G75*fh3WMSV_sbGFWvJ`{Q@JJyzIbpsYwa_BhlUKg-yRw>6ZjyW5krU$mxrHT;F*uVY@M1(+ikxptE|zj zXKanFi(VO4L#S)EL-4)q&WYE>np8FqyTP5C8yuN1Et~#%dh)e4Yoo} zI1_gmPL`U!JWhO)mMJWpxIePKsLK2}ZB%{I=soZ5b##-{MBn$_;(e7bjI+f0{aki4 ze7;OQBcLe_2es+0|^a zs{;SxfBy3mZpf!Cj#^qtA>rY}Yu&-yW5OqItAHIBW5OC*T6D7}p!Thuou4p;H8w2K z%ebY}N=HQi0&7ogm!kK{ioY#Ws7_O}xt)Qwb@3KDiKSuU$jG46wo~kl+rTOw_%@ni znP%tkfc3mhB?Cb+PHZr$Tion+b#dXvtihDV`SEwDCOzK3%>YuzW%?6wL=$O%?N~Iz zY<^z9?GD`4!K#VWDK|#Om5G@F#N)~l9*XKp__@oQ9@G6vCu4?W@>&fnaut5k@ir1S zD=fhA}O`iKH zaz3CgQ9Ka)H3)azF_ToR$wfi1Z{w$uQW4pmXe&^A>A4=|!o$}vlg>?q}JW zBd~+?w={AY@$W9GfH+e7ZPnT~4v|Z7)Eb@)XaD=Ox zcSvZl8P#Mf;F2j5pPN4K(x)2Im?`9=X<4AV6p2FOv+eN63|ieQlW3S()S@F&HwR+* zm(19#sL}-{cIL{;SYUP!v4_27F`xgDtoGPonPA4TwzTxi!*$x&XJd((@{vXN;m2}@ zM!(+fa&lYO?der^kD72F$}ACmJMhWd-v+HlK|RU^#kVi~nWH9$iK$fQ8xeljGYrG| z9OTo9IR;Fs&jaFx4aFS=vFz=sjg1oS_5yaFR*nBeq+DNoDLGGIxjWcAfsF_q@aqee zWtgiuir<757>)VP@C$#alV1xPr?A!}j7bWyv~A302l-`H7TlS|7m7Yf4qcA&kVteoVLgm z8011)#qTp1lv4f=V_zNA_S$X>!9BQ3(BK4jm*P;gKyfP+FIL>$U0SRZO7Wrvg1b8{ z?i6>IoBf^pop0|uXXf0$euT+P0`tC)tY@wDuq8FS?G8D>gf(YqXs`9Orl;7pv~TUD z@S~Zv*RpNkdk94#0e8yO_AaAmBt&|!&KfM86>WS>ao7bJi9u7q)JXga|CH^y6^Wsc zx19D2iwOh5x7vG=e6J6ggoO>rPDK-(n#@4Jy!>{w1>a9sl9RcX=n0ac^h8(Qw0GSW zew5woYr_Y(pvXAz%-GNvr(!_+D&j4IhGGUm{GD&Sn3)tbI?kR}k&i zRA>)*<&J(}+VW7+5?*N^ViG(8GD%dHQQGTKcL0Il(BPnyxI8UUp7}?sHPSGYqCfoE{zXifZbj0zZ3qR z8DgP1Eqi0r*D@OnUjyWAO9d-`B8{CyUQ*G%-}|TAy*lTOt85}Z)fss(sO$C0U3*%( z@~41V`r(I<7X7e7cstA_fM!(nxE#lS4k5baaQSfM$h&^_>U^a81uy!>%kDs8+2LDc z>W3BdJs+R5Mr!olcwaLUzoxh6G++OU_m;6~%RfiOJ3FOn*Y+>i>Pt?&qFOKJb<(fh z-Aizc@0H>YCH`Dimu8|4k~%nyxf*1qP_B60YcaEyeW=awFaKve0p!8;0`I>R!`Lmp z8XT~7trkAlzih04l?X7>LqPf`5znC;=#7~7PL>Tl)60=zBS-2Zsol)aNb zOd}#1x_3Xoge1Zr6IxKnK`-a$gW+OL(0Mes!d{w@t;3Nh?CVXVDn^EFzWu;=7J~iX%SC3L|YQ{2|^b@#s&N(fZvJqt>PI90xHNnOw zwBpd~8%f7XiiLI)bFTKY*mXxtw|GEH0o?ROLX?f%}MZ@)_XHwaej@5NcW>m&OMC*l}CmUWN+ZWme) z21!FceKyCp!Aa4MG1qkxeahmU5x7TG#qV1{;jC!T_K;U|QhxBRord+SweNb3)uSgY z{?={4QlMl95H-BI4>mX4mVjw|9*!Ex=X=z01wjffMbBRbQ?>_cEGDqfl3{C(2IPp} z(!030xbDv|Gc$9f*W1sN9ohEnLWy*2gEiz}=)j^hjYHrCwUnbjuS{TX!d0^tVQ)y& z08yCv&#uw4)L-0{0o|*WrdR_9W|%15Cg>>5?B`QtEmGp~>jqmigt?;3W~CAB&rPg& zn^n;D4d*amyPe(J$H5ecjclsKCc3*fS?^~mr{cU3p{}I21^sT@NcNSv+RG z_FsnmH;rSB6OhD#YB!@jdpBI+_%?yt>CehqqA4klUt%$IrSYm1CJnTIXQJ-;@qyDs zpTqpIyfgjg%CaBF*oZyiCinD9B!55E%F)L+i@MZ_Iwwx{TJcPr=Xv0xM5d;i zT6}C@{ain_-wY6`a6*HPsJ-BoGOV!XrBwil(sngPwd2yF^jcYoA2rh$ov23kzvO>y z!sub$(|U-L7Fz;4b~c;|QIAugaNfPa?IC?MU$e@j4EWQ&>jqrxxJg7k-&YaKG?N zV@uT%L~Xs)*1f7*>FaQBml~hB zu?vk~hjm^SBR?eUt7kXoR*(|;^T;q+EoE(M^wGd^vZ_O)TYE)#C>~&=k*#GWi&pW4i zRKfqgUcb)dRICiJTEOyfoo2lysrcbT&fP@Sv#pg_w&d`@;UsF^+5c~7&-Veodi9Dc zRO{B3zHWhj`-2C@K@BZwSbQe$L{=~dZ1GGu$pEB$-RLO6$>jy(^3xFvzAd z^7cWEl zRveAX7Zd{|ybSQn55I@&K+=@MMuALX+eoku8^$OYKK-vr7XE+nA%E4nw%^q*io0@9m}>IwO$)S% zAPWZ%iT}RrHO}$}IRafxNrj+UEsVYLCUsW0&-wPpR~p zdq0F*o!Aya6-*xN$#F(@7vjTo(7`I5IBSjX!l_Rqj@B+rjg(boRl+utx+n;Nl-w%< zIH&7$Rh#DqV7YhKRN`#kDmE}}+8BNlc@zM*UMU>+Y8u7F2TjNUd^x&ZVzII%ZfmRl zI3WmbOQnWGq#7EYxrs1M3|32C2=Em{PKrqyw<8$>?uMaO{s>`N=o%+G2q^RQc5m4_z7ZPy(|e2?B3e;+vnX&!W?BC+#LkRSeEUDp6Nv zdpr*FE+l%=4C-BueL9VBxT=_!*LjUm**x&$_s4zh2*`+4o1g;8bG{$M^iy!AVA!<_ zM7U4v>HVqzd$G?+mCz1L=lp2~##;To``7e2e>J#i)Yx(E+y2&1wx>H)%p(pMUEclF zMB$nFa70M?=ZP0JNHKP`$x7OM?D4j zA>wg@Go=fPB)J*uGQab?f1S`2N@fC=b@il5*2BPB@-9(=F3k&Uc*aT?A$E8$g(*%) zyiLnanOVir3_y9X*7xNz7yZqtP|6J0T=tAbYcJAV0mf?b5z|>3NS8qRh@R9+4&Hcw zs2)w~J|poM`y}GLCi$kt!=VF}GKndr*e$8)SKt?c`_iw7KSki5mdjgisvFeNz(JMr zfl+^S*#$!zMN7SvB(oZUbu4(=#zqV|ddC+8Ez12>fz?x3Hyo}XM*=~9^z^*?WaQ-u zbR}U8i)PF1o>7f*eM8X(j-_^bY0DYj59px)jg|Iyo2_0VwocKtb0wREY zi|r3@b4d6xtc<7VPgQ#SQ>yo7@Q2d}Jvo{r87A%b%Mow zxrtMcwCH28SF+5-%<5cM0xkB-X7et6tnc~>X}4SSDi?JG;H?j6NAB!%&6_u_n|1GM z@r8sRXu|QMNy4{23yxZzPOKXA7)wb79R^Y3h`+RkN|KbRicX;P*an<_!u|@0TvvCY zB8{K7z#V3YEDiw%ph<~X;40wSklF1qV-0hz8>hp!@koT4TRL>K~ zi&&yNR)*AKxVqAl=E|&ZdR(evJ;@ms9ya|MZ4|PZEvVd`uSm&Yra;+gfaHc>9D~^o z6(kfu@-j6q5rRzdvZ5wpR?(>i>R@`pF#mkP{0hO}LjE5IGPX%~tx_+p8ysp6vurRS zyg#U>osKQ=XW6M6=avJTD&;8Xqy|LG?Imj85`@X*@@-HMhGy>bI~@ELo2F~KIZDf+ ziqa;p_$M^*pFDd46ol;@Tl#zP@K>N?Ma;BJ52P1lbUc;zr6GMPAVKl7+>o&$Ng41s zUiw9&AYZy>EAMd{?ryh25w;Bw5a!HoIqkm zY|j=Pr1DjZ`+@G(c{&NC-=mZ{=vYNEK;U4k?Yjev{E^R!S6V5#(IyuY>+z8_q&NBF zwc}80@e4})p$#)|&c7Dcy-HIG)jUrx*KUn@;}IPT>g43vNT)J-+W0Hw~S2YO?!1RuHV_&rH`82!j?32To#{3{`} zqvkI8;|b|Ck?Qvrx?g zU{M{As(xy4vId=sq03PR2daY{H+Bz@cUTvq(2T#Aceyu!jc(joD9lS@g{O%{`3VUX z347CMHYSLJsg39(pbXNt>n)pogK(FV*Hf?mL>vs?jAw$Jwzdb=BAF?I!CDBizRtM6 zfxIqTPLznRrJaws39Ll;9-UNN2o33QqD3dNJ4?AGOp-N>5lJjNI5+(crvvQ^m6_Dj z)z=>2BgK|P{C>8&pXL*E^;ZBFz@09Tg{&8My~gj|;4j5A?<6Zxg(3n8tqZGU$r;XGk7cT(@Y?b3C*tj`lt>TeQ)S{+=J!?OoG-rJFW|#*hJVqi> zlyn!ai1YX)TZ^cqftmyDHI_%D-HisQ7S0fkh8BR3XwoSk+IF#xjWWsYEO?G7 zJ6Xo=OdhB4*9r7PrZrXq*`5=6QFdn9?|8{Qx~T|8uYasYyQT^M{L zWQb0j*R@dOBGs^RdgB_~QWTjd9s7d~^|uD9BZ38@L#e!Bj*DO0XGnOhFn1rd1t6`N zvYUX}d}(r((P*`*^Hx!kf*vHUWe_$h=)_>IG9IQ+*}vg(n1cjex1E;1^&)YT6E~NL zeil5<@SiJci`&ER`(!w`|Ci+%=3J-A^H24lVq?<*62^>IqH0058p6L%g}rzr7;znh zBRvlLT|~euG69{7R3`WR&0mQg`tyA~;|k5UO&24*@&&PWLu9v3=s^knBQLK4P28NR z6vJu8iAK=g4P2phiudC(MR2WPZ!}rQ%2=os(b)zl=ngldQp^4nDybRa9*G$#vJYL= z$$Ti%)TP})?Q`bsOMIu*DS&?g@Eh(B5+iy(?iAYMB_do55fvQ6jWd03S-o&J&o-Q* zz$5b&?a3&{Wd+m!?39O4TF>Y-j-T{m@ul0lg8Fd@AWxz9-h|`cQ|R7`UDhKSGJn+v zslOdDR^hS+6DfecIFl1m-mm&U*Z+!oTEGmzuTc-+f*CqggiA~8*?bmZSz~f*0dvoV z-jr#aC_1yFY%-3J>Nk%9jd-ySIRd<}%@+sMRM9@*1*JPl^QUbhHqY!7iytu}mhCHV zPYklZ*1_qWI!Ab||B30!YlZ&mw$NH^u!C5zOPY*7RDA|3W?c(ox+`Nj7K zPqq(lzX`p|$aT}!&_ESD9Tw*(4VP8)wG=kqq*fKh!P<$^QYYG#oEG>`1pco|(K(`n z@OCwzRs>}q0%hW|pDPEM_@0HGuUhrlLza2_L=5r3t~7OZmi<_$yX}hq>~d^`_5*_ z71f@qqYb%}e}L^$!z`hg^iDNZx1X~Q5HmX(;lIB|p33~7Wl zNgUal5hYW4pd6H zZxcy+=CCHzl)_STZ?6M;3AkhPy~-hx?m>O11K01?L?rG&3RJeA<~42q`* zn6-?6Ra)UMLK}RSI+P3cbGd+Mmw>ba)47_mgK8UR_MBN(aS5x743lGRtdNhJnSzLX zzr0eFf0XOKzM=xPXU@%EI{0twhPp?Mb$J3FEX+Mh*FxZLuL>`T;!%%hwXF3k2 z_1FKBI$R0@?hO?a4qP3o5dgwe6divc)a%)$l8JN_0A80?4y8^UYIN$`T-M5>&5hhp z=-pS$?hSsvY!}vGc=+D#O4b52n=zhMLVJ4N1rvY|=a0e-E3TM!y13YA|A)l9ZT!NI|sr34un`@|S@h-wh{95$aYq;^yxsnypWw z)uutQBs}tcSd_nAaa<1KTk|rYuPt{ue8)ciN{<5y3IWcdu_B9Sfv8c{o1DLL!*8+V zWW%L^y-AP^8j9^cNztN6S{>e2h3~R0A)w!Qhz;LPUBp+~uXb{*x)y4to+W$+R0rPA z$hF%~v=j6Q1uliJ(zIJqn_CH(-xgm#C*xGqL(_>l9{KJX#OLyt$tTnah@xav)I!#V zmRBFYs>rVP7hyHX_w5#`wnC}GDTt%7w?Wjq-*6;Scc6a7=-ZDN&yICs13N-;Uf5D~ z5g5%^9(dgZrBPDt#9ESQ;$$wd{Caf!^J`>6cYV_OHo`kmBG6~|EYyPUsk#Mp(HJ@f zmEhP;d5Z1^Imys4x_UT^jb_evUc^sIG`8osJJCg^D}4sPWwyHW&zm7%jLsPWtMfND0C^-N>FcT7khNk-?|YAaOqTve51q+Q^F5Ah|F5lgQCk zzG(htTa!VW9mPP1QTV-J)tlP6hHPJEUN<<4d@}z~8qRRHIat^0`;0_9fO;uru@F1Y z$fednqA%>z0D6y)93WKkM85blK_cBCcD~}sA`|AqWJXbBH1kJr2bV*|YS18|KJEqG z`MbQzM|;W%Yz}~bY^A#6OJPz= zotYCAsNH^)46rd3o!o7Xq@-%`Too4zyilXuxFP84ZeM>;M34Ms@V(v0EB378EDu|g zUV$hG()*Oz-d$ryGE~qpDLkW>a9`QkeB1eOl5sf)F&^~mOne$%i0Kp`X)L#CU%OI< z^_2lF$TwmqM*pk|=pLT=6t7S|=J;X`E5=n{4s_=)?XER2ng!T4W?lAUw*iF~KbH*^HVd zoUYu1qQ&7LVary!ER_r`0H2u+W{4Hl2x`q}HOcTCn|f)J zq8^-MT{hhuf9o|6R7mXd9k#u~vpCno#XAIaE>y(^L0)-SwF=gLd&Ov3i=RS@(7T_6 zDi6PXrn00BLp}ZwU3L2)-il1(wCWjUa4N!z`17}=SQ>!k7|D7JX@w+6e7lW1CpXkS zj=R4N$q$d7%=RM?%|Qzkm)?SM`;A6L^zm}R#;CeNEWI~*u?HC3F}u5gZZo0 zo^L2EIWN(7f?6wvp>pyU9+D^INOS+y3W=o#K6}i_h#2QAgW#Wzs%6;3PE{kRW~5uc zhHmgTVUPMywA3Pj#%U;zZa2sM8M~d2_zC985~zjg6`L4|;5B2?eXMedkqfD$LHOuz zCCg2@LPvI8z%xCg^RnM?#zvd&w#4X|vubnpXNjf5Qp3`8pZeI)zAVHjKmDJcp49uw)>nvYS z;{Mgv#W+@j)tXkw4N?LKC>P!TR6|g_&ZmFBIRf6&j$WwfzuK~mtn109B|dG$HKz)( z8BLA=(bj)KkRrIQ7z{OsAPwN60UCKD|ES2BXuh{aL99-9T4ovU%zV(};SkiFh&PSI znp_p$!8ctM+*%c^)wp~zt#c7Y%>8_ORmFfuONQp@yk7?2qr$%`+X4 z`(5iYELh=;@1aTNhn_$?!w4d>EkK9!q1qE?@f|ZyM!ccbf=X1d^RsB!O zcx%dYFg7T)z%qSCBe~mU>?Zjjm|e%zB$|*R*p2tz9Av&HHiBfRSDBiS=PfTD&N(3D9kE;e;INMhsKDZucU zMC^BF#QT`&9)GEd&7Zgrx*e@oq zM0R^JP^zpE2GKxU&wb?_B_p=O2~jnbAbR>ZpUmLOcN<=x?vQRHvO^|xjY|x&McADd zBEdMI*{Y-TW*Y{v)KgqA-c-qE=@9Tsi%9<>&Lk!~6A#-0zmkJzSLkzj8+2DqW^O9V zj|{PjrsFGkmO6bQ8hKgmY*Kb4+<*-KxXL(zi05!QGB5FBxUCV55R-E?R>`bZbW_NB z=#ccM2`cb`o`YRJ$9Co}#|p*m;*TwNs+ng3q~von8GrS3nM9*alC3$h>}-)kB$nK_ z)28M-DZH-_;o+qzL~t+ejBZP9S}H*k1uaqZ2Og?I&8i;| z0le+6n=PGsdA_vGU=boWOr$(P&e{ZX4dijdRHXM&y!%91<2`~BYehWi(YLTACMS+C zUVb%SW8X~{<>g!hDjXD`tV+pvy@Q;as&rahCB09^T3mxhOq3(k zmP4!Xd2Z{_YxNm_q>8n?b8?=@e`n9lhQ0bh2;E(~@+_-}@;$mWd3K!tx&&SQYb}%D zdBG^;FpCgc3k?#eM&H`xV1{W9_tm%m9`61J3;)0lz&PE!RA`#G=|rI>i9WCN!kN7< zv&r+juBxQK?|9&5%|;`pMyXEN|GQ-lARP`ru*(2H5iqI9X!;>tQzMME6|&AU5&P6f zA6=vWY4}aBeE!`^+GBzK#=a@ie48scG+P%HM3h% zC_%qKRu-iR@?=u7*7lBayZGz9foKMLL;IMt+TSN`UR8Y5zo~7u-DN`Rw-qjY!Mw9G zrbhx)OgHjx-Z@4*Y#sGtee`b#rke|m-@tRx(idnj_DeY>&)&=#SnwSqKr^r=FXZIvkXAF`H1H92ZBf;Q) z6HwtKV$dg9-{#@|r>hia`2wW3q82x#DJ-X?|nj zBp;is3PLO`%S1YVGTuG60*32~+u-2cF}@5l4S&~ZnuP$$l#n#CpdrnFB5413vYD`b z1C%HWfm0xpHKz*JA6G*y)d249f3M=lIXRuY9Vf7AeZD`ygO^Hb9=P)YLOOG91{)Cz zIn7Qj(0k>7r*(`o*Y>m`PJ<<<$fa3$8?3lUUdA072NN}mFawwuet2{v-!X4gp~vE% zJ->}1CJ$C>244Ood?Quiteih%u(nF!t2+JX;85e1bV_h=4=i zPrJlcKo~z3m{7GJa+9LCF!gaE8DAf-a!Q1nj=Vz!g>7D?4yIUfn47Wod_BHhxuNe< z#1yc|b%2>k26q(VxQap__KLV0>rJu{QgO~Qz1JrCr78(5GH5N2DmZt7B08NALtRL4 zEMc9pK>O|T2|bRxT>c{(@GdLPYfwf^85q+h4DN4O67KnxVY^uLaua|T#a;C6?v$2i>d=-io{K_(s?v=_%afio#{??|AF@S8?rq#6) zrhkO02j%zb>+b`4+94d8##m!{RTcUmPVt*uP#+KG)mw3^=uQS~KS9rD-zeD@$~Pd{ z(q|mEwFl02wwTWAzLt}8SyVz&H^e@QyZEjuPZ!Km25Y3%yq;JkDGBkn%+{6#eL{-}5h0ibE@l1* z^3Bh?#PI=cogy6Z0)SPV4cLI5`!eXSc)!AwFRid*L&n80H={R@UNror^t_Z;a;fwu zw&LRGZQ+Ur-4$@^9q#N|{Q@rIl_^X9J-?ZlVAEjpS|ZLzMv|kAoq^x}71ixFJojHK zzl|&uK)-6UU|?_NQgcAoNi{Y{6C)>NNhj=)XJn=ii3{`oA>3^W}*kD z2|CP^@fYz>`@XO;y1t%?JF9>RvnN>hLo(1#!}%QlFTWaSide?t#aYZ36Dxib&TOx+ zZ`^>GDx~Wg|HIQTn4LLk3|I&e8(6eaMPw3QF)$o)ed}Gv(y*nJwFAYvntLWjN33C( zwsDf65_6tfloMu8kXF!TW0^a{($yV8-SR6RgEw0*a2>tbMKRK%weX#mP`EM7@dRK; z3d7vzVVMpa*5C|?P}CE^pva#HLF|UI)nS|WZlZ|X@iLZQhRM%qhCup>85v9j)N24n z;HK-US48i~WN|qB_CU-%yFyL6kMy#9 z_mbd3qApT`KhD;1KxNym4Q9@bTa6h%q|bS2Alxi92&w=(VE%i1dfKe(2YW|3_DXn; zv4O-k`?*)_p(IeOpiF8buL5n@%tBMGhebu8tY+2HXjL@qS~ZlbS9`{-kLKKR92_Z= zgr(K<<;g#(Nmm%>sIlJ8$W1JqTTd#s1RENFCF&@>Y7}#i1#NI&q_VweC8!a>c%YWN zqw8FcZ5M6$)D-VcQk8c8lf6n}u`lROh}vS}nH6MeZiFNM0&14euCbE#vJrDd1=H{% z)i{%fs%3*(yF?;n*l!JyYA7s})W=zm9S$LG@&Sk(7=ai)ADKEraFuO5v6qryzZJ(uDn7 z=Qfa5TrJf1Fm2qZn4*VMpqr%Iwj12z#1WeCe6Z}vKv`%&;a0>IZx5T!7Ea8Ml~X}< z&;#%_{8=g|O(HXMB#C&>-8-7BO5$H$YqOw0U3kjtM?hY05d#9?rG7kvA8cSw=@=7? zW4M~7tKSN81$!oAY<(zqB85&p%Y+)a_}_B{`x?`G6YIcpjW>4 zX$pB3)x!Smi}?JU^K34j8RlEY136sFb=mRqQRg~QlQmxI@yNrGrqUCVCCmHOtkt)k z>q6dno~5c!EzQ!Jqt@(5I**(&eum(x5WmBINyBKz#l5?)p4T`?& zElfZW8)^~F|Lt#fG#%84Wp9DP(dS9kArikyU%7+bP$_$b+uz0b>FUmSZ3Z*H>ieper(;05*339C2SI2K>+ zyVsx@xiEG$4(1Gf*|$3=-m_eLgzX^(buX90wpd1KuPvFwxk|=xGYc1n>3FF>TT7POIa6Piz{+?%*E7A;Jn2tZ?D&72kltGp ze&9euY1$h~aRI|t@i_M?h4T(R1M!c0pn%H?r?pF`st;aOVz^!Pjazj2G)Z9>k~7e!Vlk6PfvGmaY7~O*k+^ ze!uli>Wt+a0cFZHkQN-?I?p;|BHdg>^|yBuf8xJsS&fc;@){#+N9jD#ei-kJIz6I>hJ3eJ-+=7?U>1(&2|xc$yZ<`U8%$I( zDNi*v3~`g#kL@AiI>x$;qj1>8WHSPXnHX!KC>GARG@>sb7ah(|;8I50_h<*V1toK` z*_3+Oeofn$Q7pl&X%KE~-SYawv@2p5T?v$!5qH2DT@=Ul;5tB)wi4W1AqFFZkS>X>*;= zS?3lXSwNWoB;oeUDj5l=1K(jfUCQa}X^tqo9DlHshf6&0e9-gzjIs!OzC8N;{Ma7V zOo7;fZ5cgrzNREEJ*DXxn?z>yNV0v$9WJC2pMG282YgYO?iY1JjS0=XA?l|tkw9KM zM4FOs#k%{3EXDP0oxv3F1tDGL>bfG-wghe5Pu@PyC*RD+$2B#HvVtdPu1wY_iVQf0 z5A5g;&JVigk&VE@!r8^m6;lR64K>BuuUk={QQ(+`nDv%m(k}E;Kv^J5{{Q;O17IeC zyh3n(Fl1jb>_uv%bw}VR%Z2?agXs<&@c;L{nIEA`!@Hp6|#ftzKNC$29g< z($ER)ivoZt0Wgms#eKBw zdGYa-bMobKmfUbpZ{QNg2!B`$x$7CgMJ~koCk9`%e>|v&ANTwyjW20pqn4NchR1rq zL?w6c@`L?)-XFNirD!(=I3l{@KL;lpXk}kAhP`3#sP6Y**@$ zE;i3~8)27|_+WQ+dO}0P;~m)IO9iCWi}fuwq0E%A$L*et6?$NijIWel3e$2X3`i0| zew)J;ucwlIKiLhHEy3YNNZDm1KCRpwm%5FHJ(IY7SuI_RQ}7g`5;c<3$BGl2T4Ew zy)4EK{}?6Z#9LHJS(Rc_m2ckwXWAVb-+F#Xva>dz*F6{%f4L8QFY=szD0u-osX*0>1;oZCpy=c%cRf@zNJ`Y_eG!UpuAP)QZttf|n z=7XX~iDFEZQdzc#qFlGGkj@WdHQkD|X}+A|;tFA+**Q_2|GpIe_jvw~kNiB=jt)SV z3?AW!o{lbOoLjjTG!k1cK+uPouzULKZIE+pXFBFrZ7n3^5CA6c3QY4wsGkbHqKwN| zikF%u1pK+tFQ*s4{;ryhtkC))E@z~A5%}wDBi=OYI0d+ ztu>+9*MUr#)iq{5d)+oVpF{B!L5`-UrS;dv|JxsjTn2c=s6$^1hOHnUOa#en{kE@4 zo2lbv?s*dKL&ybKT4Q#wcf(7p?`otcXEDdX3g@N4L2lADbU-o%DICx^^=T)b(iL73 z9^WOeMu3PTJg7SSX09@AGthDb;9N{0ELhKPd*0a@;_9`?pM?}DD~PeJRcbMkF_CxE z;FJ;Iw@ug#Z{?mVgkRZo5$}_KR(km%3x2O>#H_nZI$rv&=NZW2AHI9s>o@zb>aAc6 z7~?H(eH0DoI$Dz!MuO{6kz4AgU6ME+HQBnH?WazY*2nkt-`P@h>0Euos{6_?vMvbw zO+M+8RwZJqCFqeo8t${zuKgXk^$1^KZW>I~XWY?H*}jSGazD>%5j%xz&x?NbiOW1R z_Jm;ztQ}z1hRXLQ;q074Qf?mM{bro$NHL&^TUf*pHpOR|#*LUDAJA+PSK*pAU<6_Kh18SfJsz;wbW>$H_|-3{ilaGrBe#i7Q}B4PU>P71^nyjKCh`oGZsA_RWib zmMM+Jr=y@lal8Fsgg^xMnGju1A>fc*gLM6o0n@tsZ1a5ScsUt9phSwizipA2Llsg~;1&vEq+p8?Gz`jdzr}m9HllAAmNE_->o1Y-IdYZn9te z1dU#-qPB$U@<&)=+gxukF5@likvewiIzGk|5F1X&?7Xup`oUd{dZEnNCy52ccdq%t zc>6lg3(DVm{(!Qsj?jhbNg-iuv=>6gLul($)}=97}*Fw7mjY+fUqP8U@VIK zE*_m{WIw{1nlNC9tC$U>INKPL7?BRBiTiBGR$B zo#lU>>{oC|!p;Y66|!IINmykutK;0y*ZGYio+~rp#8lsEAR(6nFd4sfD#=9IsnO6* zmLY^NV$)>?!3Rd!(gAyQej0D?}xDq|# z*Vo&`nfgo`lHq?YU{w$72AtzFpCCO32FAVa(7q)b@!CQqO1|5*`J6Nx$Y}}a14hjv z%$*Jso1`w6`he*=Ld21{@84hpHNXQXW+XB$)K`{%ZLKJoQRMlkCGy}`jOX4?+e&}A z@ymQ3^C_|k?no{72S_3X5q6GTH=+f`jKUNoZxNq=t~()j@T2g*Ph_GB5Y^W-yZKRJ zKaqD(9mXyFQ#5ezaH;i;()A%4M(}CP_C91=UnICNNsdu6pn6;dX7$_wKH?#3~TBN#eE8{W2NUaEE{2_JRp%k+M^NN02 z6?F{)itgR--r0#^k*Fc;jP5O0J2wmW#Icu#2@_p@al<)H5KYHtiv=w_ySYIgLr0cE zxslEmSy%@k-FRb)eG8bo&n-Qh=SsCqgwUVGWoM-`jk!rPUyKG7^I|Q&O~Y!THZc`X4G}NeOMZAc9dQ*?2#6&#k$bnId$MfBK;w;nuPa$4AJuVyiLThC5Zy zWYzxnu`)oJWFB}TIG+j`CAXtY33EY-*MbI1@5z-+V|wu;m%bIbF5?!9b(HOJI(tf# z{vXYMRnxgWL&*`qiH`*E9#NJ*Y{rRTR~|kDF_j%g9zn0hA|TnNZ@2wwWxD>CiNu_t zQ=D}}cE;b!d3Zva!_A%oZc-6%ua3=Ukrb_D%brYMW@Zm4_s;#q8bkZ8)q94Huq{eHIT<*El?eZcQ#*(OM5 z3{H0nK2wIg1KCJFGCkW4Szdl3n0Mn5#q%(+g`;Iec>c28qsRO`O7*rP9KS1EvaRKN zWMdi9O###}GuR#m&W1BL#z4$ zuVc-RZ_Jxmqok2*$9maCVSr~3V=;Go$|hiSk8>03#g=&n+wJCBjZAubx0K1sT4`i{UR)lK`mz5wYkp;$Fg*kv_1MZnE42#xG zASjUVSj(;j8lv%sJ;0cj{f(KHBF> zm|mQy&Xe+<;K4e-Iq#i!tY0uWJC=heU^Dh9y7?58hup%mSfLgP8Na zCgB3S7DiHs@YT*B>A5)Y4t!#AMW(&t@!|h4_Lfm`t?Qb0RpIXLPJrO9MeyK(;K4Om zaEHR(LxOvd;K2#*L5o1}puyd}_-gI%bg#YF>2bP$Wz?U{IT-VOAG@FHzAdh6HD)`Q z0JzW4dc<4(T=tb;^dH~otFtAOmZ0`(VTtLb!a0gZ5{V($jUti!-fn8lqv~Esurkw% z`<69+LTVd%czA0=_Y-!xqhx}VZ2+whv7(GJ8I1IYOjhyhlt>fwNmwuiRh|IJzo)wY znfStg<>L^Z{)(Y&lPzwO4XeA~dA6KIQIjiIgc%uzR^3u3Yd+KR9-b6_tg|lqt77lg zM|zDrFB668+`^K{7m^{EZ^JqMaL&IH|J)4CTUusxhvk+j zP~rgN1uC!A8osmzJjZU#ms6`>+pi5vt9tica19-zb`h)NTfOUz7;NN+r!snvguWJ| zqo0}h@7Id<+VC+x0~BwXSdFqIp8)IZv*zWi$? z=l;3&$8+Y7ng9M&_;t+9O*A|{nz{$Ca?3P}IHCr*!OSgKC`mh^9tVG7*sE)=vj9Y8 zxYCUNp8RMycV4gn8yMq@={yi6av0(nZQeA*F%ApZVR}yvCLss7&}uM9Nj+!FkBn@L zz;`KqAf2>7SW`Re9asj_quci1?|}o9akWAK;rXRYr;%EaT-;l5&QrVwot7JcHePU7 zRm+?{@ZHi`q}Pk*TWqtqR@#|R*m>^m>AH>Cp}4$aTr{4kRb#o*2DKgPI4eR@IaQ#x zbiHT8XO_5CiEq2G^!K0}@XD-7oA*_rO6e?iloHyd`I0-p^bIm}pr884A(Q0+Rfs{R z%cCIhQo_9=H;cj|;4A7TWYuV;k}?3nz21%BF2H* zZW2ZM^eU`Cp(1B(s8_dRNW9?$UN%ijI^O2jmiZJ%%ES_Y5F8*7QNK`7&-mU5TZ-(P z;ag3!yJIYnRDt?+dQmPC64LKlh6It>p5dffqyPpo_VLTlf%J)@w@?U(FNE+l4O;M5 zuJmR3zTx8J{n0t*P0Mw!&UjIo0A7hY9vR6_0? zh;4=%gx!!nNc0U9zBO1RFGk8Q5;S3uBygPxiN)zk5$>`@=FIub>y%8^f$GI$nW@+* zE4Qt=)5z9;HDcCO&~PTT{S3Db6&?;+i+pWw$gtQ*L~=;j;6`BE_h>M|MV3R$6uQhG z{g1EoKeL6TdGynrdeLR5eIJ`NcF=3(!x#^rA<=btvg7P)46k2G@H=5Q2%S>GSG$F& zkmm#AGMiJ~X;zOgrme*qb!aI54^qk=z!%C&6>IVj8H%t9uCEX+Bw=c=la-f#wIlBe zNr%=$kT5Du1(DfA1SagYN>u7VDav(h3G%iX-Rc}=YdbqBn|BlVb z)u2eAsDbCSco90W8aXqC&XM5jis%q_?sn~sO3HTS1mMBj0`_+~f%vMUO z8C6wnFh~a2M_(JN@c*i%UIq=bt#FslV9I#wJau>CXgUj92cE~X6qm1H#u1Oh3Vi;( zB>C6h27F0K+itzU^m(`lE*|kvPZYUu=H*08OG&1K({q*G1_TtbTR)ff+ z-DfjMD$E0SiPD$>2EB~`z?D2j&@)m}gUEX&u9oL_jIkAobHhH$#%@IqW>t$bMe9|J zdRHbSoP5UGaW)sCP(azs%Mpd$gM%FhNe~C{puT#+QjF%vPY4qe&s zEGTpzC|SUCm^fUTRvU{tHe+I~N=m4_kXVIhC@QG6NtuL3n~rj{94tBDiEedRgt(|D zddJj25`RGx85lVkr0l3+9FFB9A|=-?5huNtof78K?<@4d_?2mxYo{N+mGwFVHgIafw(6~h$-Bn2vPn+Z0z~ZsLpraE)`&=hgav_QkG|D5TO@{+| z%+4(D%$^oqWAKpXZ#w&JdcnHI_*+f8l^*Om+Pi32_6e6X^0~LJ@_>SdK za^A zW}fLN=54#U?a9W@522o zw%?iMN`q*(6g_+JYw$Au6e*!;+Z$v4CmW4d0wD?bNRk^SLdcWcr;$Abzk&ELw95`Q z?ry?0JxeIJ3BiCcY%rdJOL4Opzw3O3(%iO{rU~x0< ze7hR_5~|8VejMcmPLR+9OfwrY{QwNHSnDNwi`KY$K&j02q2s5AFF;A$dAu=H zomw*m&rIZQw9jXgZ%Uvd6%;OM zIypvl;&M2zENykT6WB|4t#7>I5PIZN-`TOfJ3#4;W;70m>1eMlY;$rC-+jscEu#lD zjx)PAh#D{N)d?~+IRqsjUVJ_!BTuYX=T?i_Op!cqtgK9f3Mu|C767I=4nTsE^y0PW zd?Xph$GEfYo|Xy(e%sZRj-O$=oKWI1;q8`T{2lZqj@pdAd32#iCdA=#%}wpgXx}jm z1#GGmgE)_gs-8HHhN0}=)Rb-smvVk>NjPSrwhg9oNXzOiqykQZK0`@`^rm0y#g0Vc zd8h<;hjT+!@40(?S=4h0_xn9P-gD$Vl@SHfgs8Ffb+>`GCPmUEv--Qz%p5+M6>tiT ztYaP$GWQ-}J~cLk3{Du7PWxS>+>g$Eke`41f|%#BAVEeWm+vFZoo3F{aIEgA?t=ih z#{t8*Ph{3R_bDeh&j)K=a>;Ar1*R3vhcm%+UGYPjIG*t1+c&=?x{#Apyvjj5THSlg zgnSD8o5MuA-2^=2jskC%jLaQXs~Ue=2PZ6J=OTS80QX2MAQE29PM`pCFpy&Yn3IgL zY;S>Dq5-8~ibT0aam#JAI+4d*597vLE3O}@h)~TK@88sR4&{iuWr!w}qeSlRxdv@A zf5)T$b{z9f*r5-3^aS7U5jp~+t2%v4(J^h2NQZ0vZk*WDU*NHi`~tSpziE%}d5tNo z)Sr)ltge#I-2q?G}vaE<-Rl zca5b5fBF{&P={8-{a4;2rAMG^CwR7I=KUShG1ZV>C+fbIaZJ_R8d4)mhy?Qc|5B{P zjYj^yUGntu<>n!R58a=*9|a9#^*GGoY~2l<1?NzUfFiI7Btd1=;VTZT`~7Me(eF1D z@Uys=5g>#j+dP<=_4gD0HHE`10CfbE@${M(`H<5Qq5uilBzx z2_00X7tXlHXVWq=qP#xDE@l$02*V|~&59I^?>9Omm`C-b*B&XalSuHqI@8#BLt>~4 z>&+x#b4jw8b^CQmGV~5{S$2&}n)Y%I(fn1qsvt2=p`HTbWL}!oW#>{-;0&i+9 zmX|N@Pd6CTIMM-ozIhlt$>n@k)m% z7d905u|p<<*_+!R-somAnvK<&hzPt&*yY-p`|t@-6_u>8x*R%uhZ)lv7j8Pni!*A{ zj$>HR#pXHuhNngGTrunzT-;5ae-Vpp4bARUw`;+kr)g7k7efnj&Y>z=-gl%E**fF z%SPB#jC(+VHZe#m0w*_Zh&T(sj{>-FLHdMg3?3$ z;*4!2%!hG*jE~mSVwL#d6?e-e4<=CA`^H=u*)fmA{!w~^Rtlx+AThdlX)~Ll%TNXa64w!!+JGHxw!b<^G<@6KOQp<2R zkEQeUmDx^U5c^|YT?}ek1q%bdh@cqW0o+ zPUIDe$3UykuDYD<9OaA<{|a{WQyd`c{@&MKjh&5+H)bJI)G9_LNAg|Dy0fb;&BZA1 zp`m?luw?iy$@CNp%jx1FJi$$b1HoQdILIQ;%iFNr&?F)k>6T0u> zD%J)1_HLq#KB@;?d*8S4$27Dv4_4>I*H zpfVh84SUMCps;vopZ~ZC)pB{NM87l+R_tWB?$jQqV?%d$Z&0>3q-r8}Nc*{L;N(a} zb(QkRZYV;k$tWkN=`<}bRlJjSX`!LRW#Z^MSck;_Ky{^OV(T+mGX>$Bj|W{YG>LLc zWnW0h{Hk<2PaY2k?RVxXRz64Bvvz7}jQ?Y1^Pk1zzyIo9 zdkYEncka0Q)VTODHLY%=oD_j3f!&g z*r@#IuM`vNQaFb8Dve z1mMOFer5By`lb64ibo>qdp1B~bue3X{)H<*2_2wd+w;_>%+)bNy3*GY;|`GM3>{F( zCNB`IABs|-o#U%it{Edon2Wu7M2f7O1Fp0F}Cq+*P*CV`slcGUv{;M z0GiQTT$+`J?A??e05>BD?8A8DoaiO-q&xyTKUH^ySWHYY)qRuLM8O5(AP`rScw!OF z7UchaW4YB8K8}i14urWhjJsb(27%wz1Doi^zLes*%a-At{C=R2BJh>di)QGf zq|T7reMlnNwXC^qdHaxKUtMR8nh7_YO+n{H&YQ7_;kY9IT3kT9>vv)4>OKy@_3I(^-@9n z2a&K4&65zt-N1-mjr^s^SJ$myx})b?qf{inBE&zfi8f zaRkgbTQ5_T|BSHLxQiQ$aB)JKyw)BjNjZA;Lfai|HEVf~o@Qb%5DVn96&}YU{SSD& z1YC3b#Ebt@8%@0hGguc@*ciF>SrL-F@n1i-P4%SV6s1y~&#Y@Ey7+?CDI(_L`6`kA zdwRNd9Mc*5+5*1nM2s5wY*l^W)DJEr&brx@?&1kir0Ze?(;{p;=_Mh9n#aojtCR`+ zimjU_eyKw4t1e5iU%)ZpNxW}uj4nF$v0LeNtJpsHSsNmBz|PLT1*ez(oS#pxOxIn)gh1z!e9$HkaDo1Y;aL3L9Du0 zUO0L0wNrur2IUaZC91nvz`c7}v5S=a(dg)Cl|ACYf4nQWl2EwiBFtr$kBgEkL&WZl zZcav%&R=J4GW%<9AG$v(o%;+MokAED(TM1pW6BHK+3A>SO zK3sWua`c;G&hLr1ogTD{BT%lu@dITjL5ac`?Xpgqr-#^zK0U-VeWjllx@v7J#~AN3 z3N^fqJ#Q}TH~^$`p9RN;@=(zc`CD~;Fo)wQuSjX&;9OKw;xP9^csoq3?}P_0+j+m@ zU9&4V;k~_ml_%rnaCswKe#fFVY`om%bp`Mf{t@fTgA9QbXvnXjE~V6{s;U;GAdAn2 z1%9`hCJJbitKWPwjlY6G+NKplLFfNqQ-~OHo11_uiujI zh&!om&doccZP@j+UM`fMJqDa!kq#aS-%_yu41L$k#~OJNh_TH$k*HRMwL@9h71b|M#XrV#f0{375=x8UPYV0=Rx%%u2n^2wWv@9J0L|s#E`xWg~dKT=ok#wcLP>dN5OG=1L08rGtm3bRc&nhLaBsvciW;-zL ziq6X@#&y{j+9VY)wR7}s^UOeNf%eM~yOo~VZlo^D1UVIsR|DqXDeS-WinMiv0Br!f zdlZRjRs#kXVP&@LS9SBdU1*l)vPqEhIJwA&HHb=Q~@;iHobaJhD@rFG-RA(NhbMnF)=Cr0lwgC=-lzP_xaw_ z>C=xEp?lVQ86-g*T8c(M<{Gmdm=@Q99nMX!^eZRM6b>L`$Q6}UQ|JN-dC%(^0#USj-9Ncr==m*rnl zndR1k>$OqUn$sd9|v#B4LhRy)OiJOnY zv}%cgw*|`|CM7nC-?l=3l3lKr0*sYVI0k1&`*#$l^)|@?mAcIi$p_F#U11|YIhoro zCt)WUIhPQrn_x>!>~}eH#A=>|KLOx79rHtfr!i86h1<0g%|B=4Yr1*g*FutZzTw~w z4|onwOkigS&P(@Bzk!~t0RA|k5og|q_4%hjorMZ>4{G0;&j*FxnSYZ)aWf;n@78i| zr&H#>E}6)-b2acHe}&)NJ%{m=;EE$pC%fE>7o`Gz98j zK@7$55Zk+9hV#}aCA;EbGf|$`*PylS&sE;ZI~x9ZBcaYuPktYRIu36*$2{JD1)H#$ zdJ3E<<1`)`vqI^Ny&@TX{AcY+gg7@IQCD5Q2hcS~@!`18KSM2Ab7|o%m6Js289Wo| zj$vr*J@TTsj#;w$N{iqoDBjhGZa-{OrSyM}f|#$7knf!>;H?x1v6n$=zh2fNx7QfP zRyi=}{QO>A>UytF#Qi3pTAB?7hx+3XwVw*=rIMuun5;nZtU(^pnny33T?8)SErWXz z#l*xAx)M%e7g$|IgD@>Oj2iK!n=!SO2^l`x!u>6KA*Hrt7g>BZ35{)b4d-z>lI=R} z569o9M$|4e|1BA$%?HIr2i`CNYOsz9E3%R1D6GZGQm{P7Z=A)PW>)G+)VW`ijLX8s zOL6%o92aY9^}e#xQseBR=$PzdpW_Z2b}g-wl&3CFad3FEVt$gBSG?yRt_xxjG3EB; zoswjL2jG*KuQ&gQe(>=LYB?*{=aRdNFXTyBP!M7RPH8Knj_)Jt2JnMvZx|YJgC#TZ z&FwFS#9=>(FW`W&G`n9J9BU2sz6IEb<-e?g5Q_-tQi6$s{m-Q%iSMbS&mtLT79wBb ztf7a9fymYg!^6XWQVb{O)LJE+&u*q7|7C`%&SuE4-(Lf1bgLf7Fs`=fV1 z3iO|b!6x_0CJf<}Q!lRztR0SaaVSw{y}j0I1gz=HibClplwOmXVpKcMpjN$i++pOt z#YICb1=7~D0Z?-iS_N-M?0G!i%VnLnQ75k(C5T}(5Naatx8s=Y4Ee@TK7c|+Xxe3w) z{RVYNW$~tX73`bS#4?&lDEtpyK`;?1F8T*Ere!Iz+D{3Ya-H+PAZb<_x^Z5q2gr>e zgF93r(+>ck0*=%pw>jY`6$-wbo`Y;D4>-Y;2Dz<&x@Cm6S(YDpijatisnC8ul@0eT zl3I=^lbGjW(*FMYp&nyRk75PuFnpKT5*NAF0-4B>cAtyv8gw#M1<)T4%!+!a#fEae zHGu@6JJ4wA-QS-VcQ=vV!@Zg~qWSfQ`S}-pR*!L-2u8{Cy3XA8ok8EpXl?Hc=`D6O z8VnA9CXNe?eEn8QtU>-0`s=<3@W&h`Y5j5$!(ym>GfE~Zw>m{gNwY!VxwmN z)-}8UvK({jxPbwEHEJnND({vqa&SbZ@%z3VM+?U=L3e;G6y0QW-Hp-u;YYih8embRV9s?qz^+ElIfek#&%jm7ud z<$ERGhSa_E(c$4*T3 z?}#cuE~aBpqLPdaW)QPpyRqgp`f(BqzlpPnq9$15>!%HjNCCDn40d*Tn3<^mh9ws&$L4lO!-Jv_q3=GgdRkT%uZaEYQ->NT#s3Ibu) z0dog+lh58|Hibf|F1O+@UteM%S)-}vrFo& zX0kkD*+unrt5n@pUfbp6N2z0;66O=Z`qyzt(j08&~=Ja89s6 zHI^7DbdQpmA~d3xx?H|Io{lDNJeaROqV9r<|B%%Dj_lHvL3tthe9&z5i$*Z7$`;f? zF_uZQ92|*%cKWIXMaKIvg<^X+7NmgId>Uq*teU z@b;dn#rXv6Wyptw*N{m04Omy{C`sx?PVw1#bD~avlpZoTSS-Z#c9eona;yR!)&xLY zCxn^r^95DVMGf)VQq*w@&qb4%ddDpd1bAl*!3b&U&|LwDoB#cx{Bu;l3CTUd!7?}==snW!m&!vj(hMH*AI>{vy+7#n zn~=f7L;XN~F#1UDa%4$^L1Kd+%~>gfHK<7Rc(raYWbZ2LX7jnL-B?h@Bq25zR?EpR zG$dHLV`E?X9Q1B8B)}8ClX0~%@H5K0TxU#~3Ia7FQc4zR@%l+owgkabWXD%WB6KHI zZ!9t*rc+Q_QE_QaWt0$6aD7uRJ$Lc?of}2xBflwrLOZy5iDc^YfZ}U+g!{giALY&m z1U>{(wG5vvlDDBHh)dk^!h~*qiWvz5`o zugl$^Uekd{OB*SxQJOU@U1+j|H`oeS@2>oPIY(7;yV(MreOBftj#1}KmKv!#NlQ_QvVRn!n8HXY zb!(K(Feh)))SI>uJQkN8Bof8fuVYkl#TUwS5Itvjm?oTokEW}zCtmY0(sJos%++$x z+7>H-EFKxhe{o$sj9q|7JzIvmZ}o8v<^0L-B&`>ZK{W5jKp@G_KfnlS(o_Nll|u5) zpC*#DDlMV#DZHdJ9pu!jLRIN{Oj z`mi1bx=)IKoTj`c>1AX?)7$e+&#=k~4#Md=4cRiLNT3OO)}Y-(YNmF0a^rCNtMZV#k%DA$=*J{&iYjK5BEX+&x%B6QHeTnq23;8;A%_ z#gB~D5rB6Z0%rlMxe}f#qJa;Fcjq=z>c|$b}dBWz%6qs;7|ZhTa6fBs0j-n!9xhq9YUTuZ4C-dkWuFLcq-X+sn>n% zld(g_smQN<94%cZhtJl#y1#zW?D9PfQ^%!6=K3IGkTfYhWIcaubd6XOAE8m5 zdYHCK@FgHvDU!eQB%ZiloZtdF*jU6k?|GBPijY{NZEriP>Y|L`L6z-s{FrAOWPRA2 zigEY0hvk4o|5iDk?Be>I!db7z$zL*JvUFXnQHTd;F*6`vVU0#?@-E zd+;>tfBoW8D#BABC%mdDLaNHv?RveV>_%&spgJ7GY8$irsVJij(|_TS?p5V0=EABu{fYs&%t{c@O6Ir}(y7w@ z(IZ|-JMUKwumXI$V9~7;V5%KQDd9v7PHeAc-0R-H4qdqonlg>Q%NWGyd|FvtzoEGi zYsJ0KAwM%To-4E|=$x1zI-E29gx)37y5iB1FmhFKp>E^vBY#k*QnM8MQcfK3Ze2ac zSVvY}_umS@|2>QRS3~8mU-)vs$Jw+utZy!dWL*@WcB?>-cW;7v#Z3lSpHu<@2it7& z*}ExrxAY`-Y@{AC9BjZLeOdPbUnU#urtcB=wIbH2oT6z9d4bd z-|_jyvb@M(K8+vP#W5w$85tS8_Ol#xD$(q{i_$q$91K6(cX8-^bQu%{5ZG`3*=I_i z;YdXgOB^lMzs;HKcDh}Dv(Vt1r=6A|m1L1rrI`|vEF!=6o(*?6w_7k>An0bR%Jo60 z8huGr-)GNt)Wn!=5;nJFHhs-3?HL%c?0&-}ug^a#G&=Y;`syYnc{6iY9I5)dMVjnT2PaT`p+b$GeYE?&d>MXf;WSW%Vf8!fyLn(0nN&cr z(Rp2KFC6(_18moMV?@msP5sZUI&GjK5JK^$Hh?-m3ke{j$BjaX;Z>7}8^;2ezI}PD zPyYdIfak0k?HwCZAoGR%=G<~gP^8YK$bVm`E4h*zmjELvm>12x1qqU$Iy@OW9{;F= z@a;?=qVmn>xo&i4IhtT=2abcnY|kVQrah^A$G+P4^cFEE+VClF% z{;n5QH}JECsOCFh-~)oUrpX)nt}wxx&YRpEN2qQ@;KI?kU$0de`_d7A0}M;Drr#cY ze(ek zPODf$X>_%iDrCN_V3E27>uh#(Xy6vG%fLriG=(^mnfxy-KUIpE(IGN0Auyg_w|Sfg zbn}U>)&Gt>fJ&*+$(JCUX8%(38x4AH4wHf86mjuaN(VZg))9lhmQG2Y01R}XNX4!N zYI1;Oe}tR8&k?@6}{z60#rur?=V7N@Qa3y!)f zjbGZV(SYzd;zblF!Fi|BMboSoHW2j(QUJ?Zqcd)ymPqv1`!;}a*pH|}PS zWNxU)j`d|^jTttx`*=TU-2#Fl6bHV8bnOyYR{aS(&J2_hlSr8??|)4t!G_ayTiA|s zi?c4v{3-Fworl6yx&liUvj-wC4YQt>)LtaOhbe6SSV_qF>sf zOGP!!hUWxoGNJpzyMv0maV^ji^#f%AIX+YY^|B*WLNnwjMN*!%Z@He>qjORl|*964FZl@oo|ivGfTz z7Z+K;1JvWZw1B_pkr+}}!0t3x&#LM!OPFLh?~=(wBj`vg1hyJ-uxt?(s~^qN(;Bxe zN0tXF+pEUl`e@Y9h1Jh+8g;*v=l975xC#{{3!A0;4dJ;AN|4hw5-sDqkIZC)lAx!* zQ@!uydpWHKeB~s5><-;L9ZC~>+g^2b`z=8v^)oa9V3K2$lb;PxsN@Yj67po#du8eH z4qv0QYyBQqLS`i=sl;tmxD-OYmFG6r6RFmGhqAaJr8pthp?q+0tj6^W_uPNmJO6B3hH}8u*tik-Ej}44> ze{{J%KR@k!Hs4Z%`r8hpd~7HR*W=RT{lQPz zqJ0VmZJ&d`+F(G3h;S(uEeXk^BZ6tDz$AS!ZB(6h2%J2CNw1^8kcckcWK6Xs#I%>Ljw7OP`y0ev|k~mGvXQ62@mmo(ggWzQ0_Wiv4lbV8L zI!f6eep+zV$~uR^twPkq(ckQyKVHkZhInyk*Pdk*8sBwn*)thxyAus4j%(jQR~l-S z-2HVqA?Au`a5VTdVFn??LZSRp+PN3iQ)c5w`wriqmh?w#6_sQ&T^`%55xVJ*2sj^= z7f_IirH4Lh6w#o>+KhM~he%n3jdAzKEQq_PtG}?m+TS|!#3n!RZnz#`^`+=H`&`Xu zgWI~$C!{4CsP20ZN5ocekkYKo2&bJi%_xNHQ`fG=uQFu;T6qdMMEDJWH$yC_ld!Oo zZWo6-+s%3aoh(H37toV%e}XHB$utk}Uf$K^7-*Xwf8(~MCE3LPaT?}sag=YX1^F~f>fw}hjn6~Q@n9qJ0Sd25&qyyE0X>WeYbkMcIuS0-NPq(7%bf)H?)`f3 zqZN&*@#$!+WOmpjqJ}_GHI{82^NhvCNZOmkmo)h`dyrk+m{-Fw7>hGSIEfL0FKn|k zz!9R9QsLr}^e6AZ5hFmcHp;tOsC5RV+i5F)o6~?j7JqK|o$cL3;O zcFbmcKte$JQ42+#g@SRQKB{&WHmWk`)xi8^;qzw%4L)p(rC1+M!ugWU(baX<(7PRm zMEZ}vKtc5jO}q8ufKODB^4|fU$%pQa+YXA6^YCgT_$J6Fy)^#lCKw|`T96u`1-oualm^&!2tcxg_`?4ILn^>b5ddqA>BG8-Y@K4~SC_p`;= zcA+}n>zNpsMu_JMGI-Mc&zJ1Dq+Fn8(BpFPwJQk+fe>o%lG>7Ik6GA4*O<)+enB#{nlqly(uS(qn~7 zsl>cB(4k(7oe%HqQ1mL1ug-+7Q4+lDj|coHYGu7mFq*Ugu8ts$gtc$w>C-V9rBe>d z{h`V?>gNQZ2N2`9N*d|=5Tc|5|!P^?($H&aZShf`*=WDJo450 z0Aht*1%XFJUHm2MMm>YQ3bk$nC61N2ww9XLf%Yan3%a?ON!kGn4=_n^BL_m*1A4 z8C6iasZc%Op3~q)z#tI0b;|A&BC3{I{7ga9eIZ(MyHjoY84r)sGU$o@Yp5oq=&!G0D8W)hOr`o8~>Xi4^vy#zr@M&hUr8 z~Xx-jzN{%114Ogb+F$2&jr1FbW%1**N!1T_|6%kH47B3MUBmbxLZmGotkcm z?pzLcyK~I04VQt)#J%E>;WVWvIQ=nphPi>Q zhM>qp08M@GKQS<A|UpsFFSJX6hQ-@_`1Bd%Uu5m%YBst&& znl)mJKOzlhcYr1+47Jg$11+pJPnKzSOB0+5+b@+$^8{lDBDK6>-d}SLvsVEUh5%yT zK~2f>8Pfp9xDyw^VZ(eJ>|~Y6U!oMW^Bh-1B}KH91DM)A-CcA7QpxBj3d3O#w}h*!fU&a#@c_(a4-# ziWlI3V@f;sxIyyf>A+-^0pOhNy^d6IvQcZ*9wdS2k&ZHtNXJeiJ*ocAHJVakbs5J* z2(bMPU4w$;XI#e?u@ClLTu%l^)>An;#oH~L=gz3a9Wo$KSVJw&jJd`A8wW&eAfI{g zD>ZOwR?r2-!qq0tC|Ub6&wcG&4Gu$w<*TJFtrEqTiw%eYhvX2KrhJ^8BB@SH+xf*R z!-4P{B*@q!G6sTKg8}T9OyYZh!o1WVP!?a!q{O0w)ULmC^wQtTgpM@$!ON5~;Hd{? z>m4}Y_4;VdR3uu)d9%N*kk<^Wh%7f&{>y2A&I`HUvxU$2gKn5RcS+0`YXwWNXxG2X(Js656^V zOY*8iuifbae6(=4bh3A%S)3Es!2fJ;N37wr6+S7+`jd=8y-RHo7b%8J69c6gIeUHd zD&u$Lkw|dfUX28S>&ko_kJrsJtR`E!l?&M0gkj)eOq7%~htY5#d&`ULHtRBGw>c#g z0e7$O{uKk9^rd;S#M(9|sm7WMT*o-SF?nuN=`Wv25wP)l!@h6d%)WxmFMnOwL>pw))aFeZ#(FO4n2-pVk-^+#QJDsZ&3_zn5IR zLP?ZlbC$S>JCqB8{Wf$~3QXkD4fFBhxU_m!3W4?EW%b@Y+UjTALbt6irkBRuH-2bM1^lCzAJLzV(hNYbVrz1Q^mq@ARYu%R}8s zd7@;>4Z!~EASHNM)2RjNXVOsMtu_i3a@?6{qTInxo=9Bt`7rx7Q>S27gpwHef_M>p zZhfzAh;;Qa$lYfdHR4+DGx~u<7o{nzf%!U@Ws$&Z@~HzB7uTbX?)#;_4&$~28hn_LR{g0b z6BVS)xD=muUDij4n9sWc{&$2!u-=Q)v7oAtX!WQ0V6#q5ygZncuEFZGP8TW7?I;p^ z$!J+2omqfb+eyQWcJ4!x?tJP!YmezK|M9%09|FxLjC=a))FSvVNONDBJg+;R$9DPX zWRe%6q~yAt$=(s(*OogPcj$f{xz)>91Z$e!ru*N)ORCW#sX&SMZ%2mJQvG0O@@L+6 zikjX_9cNM6AF(?F8~5*2za0*?dV^ogY^vwnzjN)QEH5wntV^v=VXP7Pg19Q3S>*0| z)1yb-snYoqAIqKa*Z)JbdI9lsq-r_Q!y)bU6p!nItBt>}qg(;t|7Q!yP5Z6v9xg!2 z+qpU}AGM!d561!oS|9AFqg-y@VEf+@R_VQs)>aE@Z982muGID0d%{_#P8~PpTyuiL~=l&-dzvMIe#|-Ly{oX zDKW`@8p19Fi}FV=%nTrvZXingI*fAau>LVfV10wt>hy&Bk?__S8UFzizfW|FF z&ueA0cc6ytI$e{rDZgSPA0dK6@0$$t2V9|@3I*yqi5p#Nr`PG}X`qo|dHpe%) z1a~*suh}QoQncjz5;-zy1=XV3o8tP5&1L%!c%khB^TR(PCpl`Jx z%ncyxio7U+wEFJ!_o_VT+fP717IgaoSZmj@OTU0QJath40ZD;#HA7@ZAVF z`z_X*kycID%K4e&7@o7mA)cppr1mHEmhWw0qD85J_I<%4XH4U(e0y~8*j z>oek@DuKUaulW69s`_hYk2AjOb^UacNY`w$o-Ypl=9Z=~AL6GDY`0O-ZtwT&r5G9o zgvDR-4oPMyfi&_SciiF-uD}63=cfm5uiK!KF08Ox;6_TMWDA8sM*=K^+ElZ%VrMM* zi&p8#1F1>8cOH*RVI{)w9u*v!GH8IcKO&hH(PnLyt9bO4uSZNR?rCLJ*y*U#;bcPZuN&(^-M(KSdzbp`Ha!AHfNKkxvpM+x}kal6A z`&?S1_SCpTG}=u4^!b52-x2@OGSAJTov_A)i_6sbc<+S2yQqw7-93(MtY3IBjqk#IW0#Mzwd{h`0b9R>~B$q$GVCD#|$XVqPK#gA9N zA<@1@Mc=>e1+G(0MIF4xf|%%~ee(Blo>9-AP>Hut*I!UxG_OGJYjlj zM&1|M*7CP|O-291sRm9LTEp0|D=#~F#Q)>Dnb<;2p7S732v-F8|H%t+63Q2+L*IRL zG zsd9$?$7_m2sbX>AYMBKURn;&57=8X%N9RBPVXOuj-9=F#G?1=+!xEa;W#G2I*d9ki zLU$>oEue>QTQz|d)Fxte460!RFQ@)L#@;e2u5Mcz#$6g{g1fr}hu|6r?hxD(9D=*M zCqQrs5G=R_x5h2FyE~0b^Yt_CIrlv0eplWx_K)2R7&OhEYu2h&vnqC@gcjlUXDJ-K z7OZ4^BMnLg0&FZoBVDxf$w&7^ORn4$6l`jF8)~?%W;6>TcyYYJM#>F)IPK`{gjrtK zo=Vj;asP6bf3jnN%#*J`n@^up*4JOlo^Jxy*w=nsBx3m|JnqbEZ**fMRQS4^E3qhf z4vqzQm8uaf&y#b$PeX}9D&HH6tCXA^8aUJcJcF@a9G_UV_UimFyDrKx_Q7!dw+Ek} zni@ka2&T3td1={C_r_c59BsA^Pd%t#XX0z>p0?K`0gKP6vA%4y?~7d1@Srmy$g9$y zNi^|NM!ov%-Vq313}A#PPC*i7MrO6vaW6ItOkeN-_UDT4>(rh#5z_u^N| zW=X#ZhZvmLJeIcs(X^*jjOPk|KtiV6ZL$Z(_Z@cHe&wdot3} z4crww>sSsB_B~ANtnU&SYZhY+3rj}52gMGhn9~yxNGiZ%eByhi6fwuhqnPm9Wm$Ei zZ8Z^nSPGBp48gHTMw=W+KAg6MGhxk@d5PZ^wS_-AVq$AJ+g;q3dHUv*{6(C;7)F*V z&~_((G@|3x@B3^a<>Ls0U6i=zW5*LMw$o2^CyIJ}e}6=nRE@}i`@J%)T7tXq{Tl)P z42n`6Arm45i&!S+XsQz~e|<=j}6t31v&@FPJRn0eqc7YuNo#Q2TPg zYK@c;{Eij7DRvFdeO7oagGwg-ZeXSF_ME|Pj_t&2>(pFYf@Q#EhAl1nM&Zf`N7}@e zEBxdAIZXcJYzX$SW?K`C5ZBdW9CVg$ML37cwb(b3TNJh(Lgd#B_ByKzQ*SsE#R!}Q zWPwki24DJtcB05m^R{vc!%fgEkRP>wj)bizV$X!*TYRr06ejt}DC;u;nb#ca595M? ztf@9nBX^}X5u+8XEpX;%2K+0OA0j8b;USP!4HX5x4ZdkkEJ;zy2_@J);UPBF&sy?ODgkw@T1Wlbutlz^uUOM-sydVVDHcWbQgQ{3$ zYvf2>^=y_UWADCPZ)ZVcoopxX;$bckuhW)g4ulsc`HB2hnqS;caF_;eh5OpyMgNYE zSbHZSrd`1JEa#Vk;@e{=M5LOB7s%tco#V43doT|kNATNiZpEeKX+)J!>*b>GcNxMJ zjC&FDIi&N#1e8hM+lHJLY?yVi%Epp1(ZC=LM}Ul54(VI)z|tz>$*-hIsA7WJsARwW zHzlb~&O5nE-aSL}JJ5(RVm90MBw7k#NPlz^U2L;o4{$(%dvaLKfg=RMO-_gImKkh2 z;MVMqhkrc?d6{$b{hR=P21kN?K&)7Zh7LTxh`wKJBE>#AZVC6GT&roA8+)N%l)p*` z2*e(f!U=s)`SAQ@61kiQWH+wp3p>**tqSu_wX&0C1MY}^C^Pz8MR3br<;ZuvA7?ks zz~Pcx((B@d&dO>Q+4773hZsGsRU(f$x<AZ=v)z;mYyY)196#sHinP8~JwVb)C8Xp`Ydj}yl z7MEu=c5F4iLzLAglw0*lwStD|N4yV+&1Q$p2=!OIYOz7~7>(4vY>2SEm(}Ps+_a{) zQAk2tZJs-WIDgG5RET%g{~Hjj(cD;oOke#uUr(_~ecSj?FMx#g)|F<$;xUqBCXQFg z%TI9|?>AY=85R-_SK;9aowlECl6W~BkH5=E29Q@|ygm%wa9cujzjJ%Usy!*C3+i`V zrl<@{iTP?lhsTMt@ffH6(yG}Tx2&M-S?0bD)7b9bclW^+EOi{(p5yDfZ;SM)x9&U` zcZMK~Jsjk^j!>l11w5$m4?#y4;#AgdA^s0GFQ(hq@NAoJUmM=jk1>6HHeHm}GH^bY z92!MskeAP|_+wOHEFDW5I{$Fyvf9xuR@HhNAz6XY^M1_ff zVD)*3RM8--v%ybJ6s9Do2V-LXr?ywL;s_CQl_@OM7egr?D^z0l-PjiRW*mlTM$AMo zB)~XwvbPFeuVV0dg~QQkBm8h)Z-|4x{c$GWWT?+?PS8O~l&0H&e+zRI^-WC!|K&3~M;a1qeM;~hLDzasxFvoZ zg=0~L%=4HMjFtO;iM(1s)GqZ8UA;=rcoC|8ZQcn+5)Q+n&s)T=Ke2Z?yj0}TH6Ytvv# zklW3s=Di5w-D49amMzAfDE3us*wi|!jU?w+f=m4GFmYp>>0pxA{9&?n#FYF$Z#g+? z;{@Ob(B_~%DK)z6_12i66;-%|$((JjGbKBoBRP^_d)B>;FV}36A*245waRe^VxSow zIQ_5CU;|XuVuf(O1@;Q~jcn9Fw<6eK9t`62(aqZyWn&`i>7bT;B1rB02Lx#wdQ-0j zg7NUYPArKR8x2^x(OuFYQ5;2FPwq|@@f5331xcDX&ZO241B2bS#Ue93wb%p zSF`od&M)pCy#%8gh(g-b{E_^!`7c48@f9~n!9kWvTmXR*Cm9|+pc17NQRN(g2-DwOoWep*V~=W?;*deI|;s&?Ix!&LK_bPqLi6)q9+!=E-34{$4S*|IO^- zZ-;{gg@M=-h@pyEqJH|&aRQpZ4*LFbsLb)&BYK!h@TY~+c(3$gkjsS12?|pgzTgBx zgc+O&n7o6TixtCK0AV$tTyEDiOav*re_0>rhxiLF4zT|l5|ns7C(qyQSA>m!C%N2c zw`eBezoq5S>=I51NC}E-L9sDUG!U^{YxB~jY~*y<6)e@@f-@6)PPBFYcSVQ~qPA$O zn!BUW*3Y~Vu?|(p;ho1w@Gi>Ngo3e;LJE-c2{AS(@ZlW3ITdp_vDbUxSJ%fSo{#EA(#cPE9tFW=6iIkGwAnv$)uq0HWT@%jKpF! zSB%?LRpY-xrLw>x7<0D9(*>%g757Z&c-~mBE)SfcD)N2TSnhqO?|Be%AF_O3Fx1r( zLtLO2rm@*(k^4JufM`zMSsTZJ)JoWcF?tf}Ibyx(RDsNob`-yO3_q4tF07!}EsA;wo*2u;-5RA5kWX7L>>OomcwmOpF5>X|Rf@BK0O6VM z=jC!wyuKj-8m}J+1AT7_SKA+#{)d)SL zM_6#pqgnbD+{2%bDvxB05($3or@f(}V_oSnUpn#=Rw{(R4G{qlitokzuEbzw1lm|G zI?+*r{NXE(`By*Tr3jLVqV@b=u2UBt2wM)a+(<~1G>!Np?iL^Yn38`BF+=mOVe_oa zqoY~VDF%L<2P9$J%AfvaN<{gH2G}X#g8@3hJMF+744x_{<$u=@zgJ2so?{j?y!0rx6}dqiemL>w*}1v*yxMQdyN0zQuqhgiP*I3b zWUJL=Wy6(v&_WDlDmh{kX<9!%7Cft3;=1(BPW&ZF|0xcy?I;|AzaTK-j6olbaH zg-nRKER!39!tB^7)OGs|-ag)$<1i+lJl_m^a9M|PHNtabUojm|dyc6-*sUEt zu>Q8oF#K|(L?pcEn^TYOzt^dax?j=lfb5Zzs6+80F6ut7ZqCGAJI$&)wHr_)-dM57 z0NrCHLTB^CL~;WQWztkq68!w5E_@jpuUbC*S;AdLX2`xT{Pgd%B2qQnZAg;u?p*FG zVc7YHKw>YaT)*M3OmmWovB(Qej=64PSN#Og3={H}Ln!H-2@T$EyBcQUc32TOHX?Mu z0yQKV;E>?5q2B=6%(aJM-M0KhK~~bArvmvyucmKfb}t~b#$M}u>gIY-s)}_`k@gfF z>fZTcfua8Hadk3Zs+SJiJL^H$U=p~8+~c*nvSN1=r3T}711cbD0*>#m-4D5zvYAS_ z3;H(X4!CFWFArZTj4S7Lz8OTW!pZde^+HTbliCj%@mEtdfn+uZxL+qfNcSqaY^HCE zaAAno$yXM#IB@&{SAsE)m5hn-QsDFSexSoV_C~R`Z;JQ%5$=coY5DbQ{3rk_`okHx z;)08;W=owuwxN{DR@3YQL2Uck+`i$z&y7T%!h?QxlxB#dXInB^?Ky-Th=$?_Er!_! z-Yy-87oY6LzV2iIPtG&EVTF$3+#nxFwm-Fzhyb@;euqXXW=lpYUjq&L$*zv2tdZFN zYJReRHNWvoly14t|JqgmH&Y+~nZYqx3gh@bSHM{kYDUCtSi_eUN$=ubF&Qi+VERYnNSm*`b>z}1V!cQQ2EBn{5$MJksg6-lan)&4F zPzr-36!LQW+}g3+3$F-z8~zPJ2CXrQ!;DRI-o*MIJ~a*Qw3w4x^14BEH|KQMS%v2* zk}GX*M}o2kihh-GnTSG1+LOgZ4A81^?CP%{7nAu%7ab9wTd$HR+UcP~8?Yk>*uu!= zdvbT#sU`lGsVfij^Fp7C^9x;eAB8y@8O2mQVN^Guy*5=ZhC$y|Gw-N*mHm6GMRJ2Pmau!CX4x=|Sk=z~ zM=OUR*hw}DzZfSP$wg|e9xuLMOL#-2@K;&$xw_ULtvy$r%zDwlI~mIywS0{eOr!9; z-)fw zG$vjT)}aYM17dMI1@iSJY03bW6L``*VN+(A&}XG zZUOG8n3%X+lR6oAX=H!!gPK#`*x8j@&B!gJ!p5p%f7F-o8~>$!f=Pug1p;*ty4Ms>!R&3Xf~?LIRd z8j@4ul16R(I82knr4v`fpY9dsC7u-_xR(Jizg}J*R_yd>POb3jR4kb?UgHpOfcyCt zC-=)^eyxl+f*D>UeZ7g{$ap@ckdWBJ| zyfi7~IuopO%S{gEV!KI`%0P%&E_5XO$^cd1`6SQI)`tXrFDZ58^0W?GqgDUe4^2F2YxdvkmS?n z!fm1b@-^-qO>TH_7c`&uq$tgZIJzLb0^>}6;G=;chvkyhXu2tj&aY9Sd>R*%+Pk+C zBHJijTtjN~aMYClxDM$jXQ#~X{2&rfgT|f9I4>9a#tM2#m2ECbt`|!toEDXUygUHn z$gc`^w@^m37-SCCrx^~Trpl`Gn8Qh3!s$^cnYUk@Bqa6=)F=J4rPF*7@{<;j7JmJ9EZ=t6yWKolV$C7~0^F|)oZmDmU z5pCxdRz22FccN4i3p?_=*Dm8d7Wg|Z<2oFFOTt9WBT?2n*B15Dt6ejFkPV8%1AYx= z)L;f>CHD@*F9yLQldh}G%#*llMH$SP%-`v*U!uUWR&`chJc5epms@Ppz?Hh5nUhGF zG~JK-IK5C4!7tKA`jfdvY$)9^NPY4se$oMpd!9tHKzO29N)*3B-Pz0Sfo$(KpAp>0 z*zX)biF{i5Hmy~W`luGhkQz!*;z-0z&Dz({cqcOcxN>U@A7J6tmKdUa1~Ca471I^j zsJ0St^0Ty^-UrNJY9me0%d-<#LAfd86Jod9%%Qd(u0XCP_)MakU`O zr<%j98-bP8+GH;~kjNYqH^8olHCOgRZH_!6&bx3_JZ%`CPy5>I$$S~zXM#kFnswVA zFSI4iJKiI2#hB@Or8`cW0yAvQ1I$j;zDD_ieiRlMvZT0@V*48@T)tKO#j6LgVhHjC z+q!$RR3%d;T8BZZHO0n;a6AJYDNmwBN zd?9qfp#ty6S7?*4{_vc7BnQLi$T<%JZI3oF&hMjV-#obF@%6JOfo~^i`%{Q^<7`BI zPww_F`A}v0+L&3G($Rtn(aM?iEN1&-F4{)l$1n&d`0bbMgT`tt|FdlV`K~AX`jMwpw8FQXjfE2!x$EKhEgc^6Eec>e) zu&LiTHf%bVRutlA=A3PrGD z6EGu>F@Y+LO0Te!*Bm5Zo1f@W>pWzXzU4)AZSLdK$}6!_1mi!R{dT}r!9Ohg^e}c0O=LQn)j7L zd2r&gNq;l$gBpt1fH^rcJ4+pzjC zY|=AB@EG(_;8ac5?wpNzqmj*42Bj%e5TLC|VTq`0WPfA;*)DQpW7<~D|J&{p8s){p zHVS1}FV*1TMXz)kVy{=~KFb#@e_Cwe$Ba_pAza^%dy0<_`Rm_qHfcnu1jI^=whvhZ zt3Yo%_DKb(AYQC_Re*Jv&K!YL3xjQ~gG;yT;BDO;?6MGn!O2{m&xjA-JS(Ir;%f?e zE)V3Q)xYH#p^|z@S4=|@!T;8Z#Syrr1Ba-#s|m;Z7@~bJN}TzN?Qnrn77`LkU+76> z=Dr>7yDi9op^k0J!KTH>NBQ#04;K#Wk%qL5a2LX(#XQt2 zWrL~qLA~33wPWUSK$H9~x#s2JG7$umuc+7>RKY z!M7S-kG6shsB`&Jx5n#_sqZc?dT)0*0v6Z$^jAWT=N3zTwa-C~q3j9fezo3{Y430$ zPzgv$L@9iFV}x4F=(3|;cn^@FVC0#eoHXHcD|^z`CvP#5rw7VHO1TJGbz=a3SB0Gxy;P@Ez~<-HSlM9uBC6#z( zDo*>sB^Od4F`8`C-#zffU#bJfJl;&khil)JhWYWFS1iW$1Hj&4fTrK~4^zBGv|tkg znD`j>qjhWv@xa&HLT?0_ls}fSrXHg;Io;KVW)u>MiIP5txWZ;9LMWZ? zi7K2k@M0Ni>l?GHSx0J)p(NHqf&BMI6?cb@>&N~phNU{`ju78Y{2gbTzTd$zg=DA* z*`Bhssrw^RewF}ENp9gIRwhP7iZ-O6!rB5s&q|D{5A{9IXl+I?3CXW8=@r;QDt~*d z{)c)DkA^|?W$%1;$rSeZMRUZZxm&CrpIMze+;G?tZbq#nLLB7|Jug~ra-`t%Hp|Fn z#fOWNzde?fRAFCAWivSG3WC?$6~fye7u+Y^fhplf6)-CNzG4u)lc!a#z3Au<&aA){ zDwqI<8AOCSo+*DXhcmcbIClF-Edqj07%mR5jqB%gy+#}!cJLbyg7tcjI1#zXpU3NN zTO-y9wZ;B?e6X=lc1{YoPeDG}Q>mzN<;YHR=u>`pzUn)kaHxxbYzszKT(AIZr^HQO zlasuB$QqoSNa@(UhK$qn*wLvIOYs;N4KUc3WN9=oe zeD%0O8b8@*znmE7))sq@!4viUD*OBLB@ZJhs9W7|2A*gt-X6%84&-Ri$TCCFCy~Zw zqy@L1`%UC{A2Inn9nIce8aUK^bKP5bcei3bVZU|~NeYxCWmu(_lL|`P;shq;9rRu+ zRXUozYXAshq-ZR}Mo?47C!!GNp3Uk)+Kb?O=-57di0{j?N4)jr&HR5+tqC_1l}cqO}RNKOB%kXEl0dxfqxboZrgE> z>*&JL7=M3_7~u5hy$th0=Lj8CMHSt_FVt;hX;0k;8|ZC%Mv~zhz#=3J$COB|{G9YM z(iXw2Ky&J9(&)tfv0ifBs9O{hh!Xj~Ua^{Rz_WaL5Su(PY0N5B#B@5NR6dQzUH9fS zo%X7wd;zO;@>eAUSzOromYd`GWhkDiE7nue&kWq@2ty~pDu=4L-8WmIeBP1 zopsQ?A{qXS91S?UknJ|t*t>6!J=f~I-8OD4eW1$p$AG(|phf5N__-ZLsFp=xLRa^1 zyxTjEmqCZ8>89nfCJu6SnB}?iy4;r$4fidl>BLlFVzgzH?)-9s?RMaLBSVUieTRAx+j+&a9 z3+;Dn#}$Y!8pR|@RnCTELC;a3;wQ<7Mos& z>5wLeaqJvOcN(!I0=5i&6?9d9T>z_FlYmyRVp}*L>9R}%G={oA+uJvs3gfif*#6!} zaXASyK|lU-@1hL08K6{hKRHmd4H1~8>I1%_$w8eA^a%Fq*+)MqKj-6$78g)=rIL5U zev&GO)>>h%#5j(plGe{qznv9^>640)uPkue(}p_ZKo)^H3ON!E{I_kC@3DJvC04ZYp2Tk>hSbs&h%X z^d{eD&ToCsGNx4ivOlU-{f)Rpd8k`NWDbw+2}4OlJ+aT`}?~2-`>|oboE8yokC;U+}ssMNu&#=RqG>%07^)k<3Woyz;{gIe*&SE zf))gm+&@=oV12W27&B4VA6*STfO0OMeMyxI0V|{@#KQJVJjaKJ&bY_n)42z~vB^bj zS`#t!qE~$n3zh!W`Q-B&nCjr-GL6^l9VKjR#(c)>${jyi;`0`LI*%*_2t1C#+mca5 zPkV)Zs^YU{CX5^Puotm;yXj!7VFA{g4T!d!QyFpUf!&#; z)k6<7P$+5O!xB-UbsabHRVt2qx7t28JM}jGv&hGh-;m?-gyoc1aK>LK)4=%w?nEi) zah@J~j;yJ~AM(5XcGMu}S$<$>=z?6S{g71*h#_cx{f(h%Nvp}ogut+75cJ^}acrx# z;Yg?4*@{z_k*{w``@^#``nA>BNYXEw!=3%PB*lb72y4pOm1|UkFaCdmTuHd6yUb0- zt|b*FKExWT^vt38dUa&N?i){aUgO@osF8@5_rp3JX60C< z)nbr6{)mF5A0sH+j+pj<89~&VxG1fm*R}3WwHZzAB>_9m+0;$L2=Yi$(q8>@AV@J; zHbAjvX!@%{3TaRrEr;R*588rKrs!%a+sDs70WY?~7+lHt8YSM$Re8+|R!}!V|7R?I zJRK}ZmE>jl9TjX8q?6}?H$@s_Fe;-gkbqEQb3ZP zLTkmVX_2t_`>EUnpuiDUR{ff4TDIM?J!WMqmFEm%cVWu71XVGBF6n1}=oQ#EKQz}o z`6agZO48Ibun>imUdPB3zh8s0P18&U5l>A8_GqX#DR<6TU71Vvqkklk;7$Ix?=?EA zV2|d#-rs17|DI5xgliEuA;p!k8q2U$Oj4DVNU-Ci=d&uG#Ob`J#S2Q34m7uiT2L$Z zIPmrJr(~tE>Y4eHI&7~9K+i{PB?<^U0HgGU0<%zdv;tSb2UlpgI46nYAHRz88lkbX zW*xF~6hQnK9PzWygwjIg)g}8KctfcCqey?MvB*HGG50*ZGR1F>k}n>&`m1{(viUJ? zoy&Yj;3hd5SIGNu$i5n?L?s=;c%x-xgUtR!eb3g8Ocaw<9sZVK=G@$3s?MFR4|=Ei zH=>c$nrE@s+xkmFWuJ#8gIGDfrOkIYx4oUOaqq5P2u{lGKAN!1u~uJ|?MSc0i$}(} z&ir1tZ`wvCnO`Bp4fBhVElK~S-TIzjk>4mW`&RzEf$DhvrfGzVL)9<+LTe`!WL-ut8Terr4!3K;R@$}3f3~)GQh-3dD z?$ssTpU)@*75WXsjZhLW;94%gA{TO9V*m1Za|^YU-gxWRVZT&A1fAeyZ+(S4*^^59 z@bU9xu~Vi@RQqSV?~o+wD;*vlxujbFcI*oe-iE0UnlnoKYFVnHlmJNHf0N9k!VoR3 zP~0~kb7wVUq_8jIkxMp?Q~u6sUYqrTN}`mC5@1jisc;q0Vis3QQsk4s`NnxCSnW#@ zd5!MEgb;ymae@R|yeH3|sHTQ4ec0tuP1##z>*r$bJprq7ZpP5wwpi{+3BiuwB%NGE z%5V^70UG6AUs9%nbB);rlbI;`kt<=Y#JdLy0Xe67E3-bAwI7rk3l|zTHM%gXEbsZF=FS-*7EnmM!CC-k#vb2=Y08&ywgb_V|1VW^xH))e!yB8pmw>ueR~uwk~NC zTD*;4k$(Xdr%g$@6GnrjrI^*eHu?&SVGnwiqU4!$rdQ1b6i+&FQ!aWu50il^JFf8$ zD`ZYkC5;|U7heFxSJ?Nynuhr+Tb7~N(a}*B?Q&E5slBe^yne%oOu~QGWv^7=`qV=E zZndk3?<<(k^fM+x!rsC&*lJ_MZWmC(R99Puy93FEto&KVs}AmYt6?UUU+vcDwixtr zz1s4InMC~$#5jXrDf;ox}SKrSy%xm`mR!~ zyt7T4Hg4oZj>mPH)@qawxoZ-83d9WU>`FFJ;!5j-wD(eXH2_1E^&Zs=-vE`;NNV_>^wKj%17 z!_eonK^tBT^A|qSC31phsC0O+G}j!{h?6Jpo&bhij+AJ>ygD#y2xz{in#`bM|k9vWA#)9cr-m+S-9%q?PEW`AKc5?ApFE**bi7;X7mo zy$be_swe0I$*;6Gu+ zf0AbZ<%Td0A)VF}JjTDg)gMz=_OQr0GZkf_h{iPptq{P0?AAzk2(tY^JeeNd7apro z!pwI*jUS+PF1DOix-~uSG?%vx^F}18JH67B(DVHx+J}awrraeho~Z}#zi}4a3LE$N zvOZ|kKoLW*#LiDRGdaHk9!o&(VRc!J-l2h|5D>^fWe3^B>v<3 z{`pP^WGqsr(7;r711lA~C5vUKo7Xz#SY7LR$Fk^Ul*&RlCQ0mZnjs5oFyZ*wJD)a9 zUfTV~3*=I`nU6^Mm{oJZ4ZrD8+)OsdkBdTt#3+LC@hvTLMh>8!_|S8yYu}H|1ga}V zICk+8gchv#+Nxjr3lWn_x{tFtSbf^&jt_xKhe)~YK6gTra^H;5Hy)n1_c)(}Qr7#e zcrbc(CKf+Wq$aQkEZwKG>ZN2PnY*cUxC6`URjFEPJXtwwz(HE1C7Ohs=XtdvI94isP>vP%{&EC#dI0YRe_ky zgy9cN_~UKizA@_Up0q~Drp=s)@dC26UwCkR1Q?cRwbHTY&HXiZv=w0Qs5LkE2Z<#S;0^hB@ou^0aedSngz(X?ZGiXrr`)YT-0c zYiB{3D~kn7ztjOe4$>o-erq*a{f$M(3f~5;cPvYA8X5-c2sQK^VP1zG-gIB=rWrT# z+RhQ;K?4x~c}z>4IEK)ZU)>5+%0Q}vJ!e@r&~l!czVA;_hWM}V`_~V|AT$rD zxw$pe`SW_58On7PAW8x?6ctZGr5nvpQg{ktCabD>$_jD#3M!KCBcoIDxS{G}+W zp_}}Oe&N09mjqwg((_l4Z_j^3;n|%TSQEUD5*c&f~ ztoJMtd&G|!(VgG-gm@~on5Yv;5Wap-C3)e2YrmH8{K@hB9?dpZj&jDHEn9Bvyu6;% z3L=7nU37cAve@iNGbHut!3$AaOJud|J;7FSwlyLoTEjof@0$_M|HFSfQZBHSBFA-H zFn&;t2^ZzNVLF?vF&Y|L?Qn@aAFfdJkNo`>r9g!*D`RJsO>4utk~Z9JSBX4AracHy z$8BZq66+Jv`6@5@jxoM`8u|xl*IxXKvV5W5}_?A7NbI>T~AkA{p&3 zQT6+HJCpNM<#S?zIic?T`JlvT(q1NnwVZ1(YInk!=grj(O8i-|M%ds8!~U zZG1yX4+rF+xD7K`3jS$RT4!YFsz7E*~G?`4VhH82hP! zutfI?ww!XSNjONAu&!Ew-zk10OE&j~(6uPmw069@CSV&>eXJ6&-fA9ysTlCqa@2Uc zSl3|9w=Ti4ubpZsLgZdnOp4UnWF(hpqCY(%Ti1CR=(h=gh>-UvZG+-mk6gE?*3w=5 z4);f%kg=^tr*a|l5t9v}GF*?6KkEp%M!lGeyREI)`n`acu4d`xm=SNQ`rB*{jK9If*y47Ts`tw8-ykxXltsP;?rqVFz9~HkB4ve zx=|q8q^a6>zeHPsIEha(cK$&_AFfys!{P_k`a9Fi9kd%x#2>)@lY0K2A3#D=1V-vU zGCZ9sBYS9wth01jZDo`ajD@-!Uq)zrZH>;31~UTT2sB_rTStfAPB;d1l{wV8J&@3J zI9)Q}?W1d42s8cs0M72K)N}_Zm4H_c9iMJb=fXa|re9|c?bLp0RJ8m*8Aa&hx5EyL zMrIEJvE&Bq;Pg_bYH4c=t)sDp=k*ha-U((3c)5&%)D8}k2#oU7<=3Bp(Sw16(u7`U zAI8RRCzl#hk=F~u%$kw---y5IaEHWQpz5k===ey8^0~$?bcC!Dm zfkr;E`2>eT%UfTs%O9#k*!11dAiOQfUIs(#`Dz5Ip}LMx15k|QuLWK3q){5|R$Awa zX*_;r6zE*63odkE^m8KqZk#smtL~57^u0F-E-V)dk4XgcpkAs*KkN|lxet3f;P`%$ zJP~bo$ewj`&lw{)c;D^JiV#e1T0th@IeB&A%SYI>*{<9Nq&XO6>_PujukGabX_~$l zW6Bzb%W#1L8<=$1)h!qg)?DRieq0!e7eI6m`_oyzD9uv{ntiY{MU6oo;MzDKnjCrN3!X zh?4v_?(Dw+q`zKL#vyRG6y$)cFg{J0asLp|(%nOKYO02E*h|CTSWbT*{~Bq7SC|?6 z5pDNI=t#N%H)YX+I`J4`O;Ylbp0=)mT7fmw?%`@z+rYpUUp{AqFEdu!c3kZ`ZiV~X zWEuuCn$9USLuH`~s^Dz6!Z@o)j|~u#`@gnj(D!8m#LYWEkXAYYk&s;?M^^yh;HMos zuI{&;gH#vt+JE%*w7Tm7NPg72f6?U)W!=&PY@t5@#k<@}(_7C5yzj(!4qgD27ZT|O z#9{=}Uk@Xihvywy#~O14Ov^7H*-^wrpejYST)wd@D)M^hZlr>g8ZZWEL6yQ_%26W? zIgST{hz1WxCgOPJjT@Vsm-$+c*I!pL;3R>wc?a>f4}h?TLYAs}1}b88kAuXA&E=#1 z7<<+^Va4vdIEEZf|EDIzfl}_(7#i~41G!thvI1@(=O?)G-i;-M%`_jVxQemki;&&W zf;|OdxLcOraKY96;@u*yGw^*SP%ZVoTtq-cM3d6LW8mdf6yL~+?K(`u~D z@4l7Hq6u~PFnh_AWGM03)BGTH+qVfDAcSKe7B)DgLNzX3^Xq+^EEmcAXG$z^8vlyP zy9-+)v%QGOyU&qtv)|fkuQN5Xhk^~bae9B2V7@$ZN{5hxygfv9U7vwB!Xr8Pd1LsB zsS6{3_Qja{(moNVwJbqC{3;LC(2^RQb<6Ym#zsDLjS8mtu+SHU$ z6=j~{I-mi_>JU(*>ErREFVG9Y__Z55OE4I$S47gA&XP*Q_j;9K3zgWzVvj4lrE>Yw zE4aU45Nm2k5?n>*`7V%KrQiQ+=QwH5T?(^TI{>L+~Y*>MFYjl;P;6bRYyUr zCZqB0CL_=MkAqpbeWz-Dhwgo>h~G21z-;wYfj-IvOM|1o;L_p@6kcieX~!=`v(n1Q zdi^#CLHEx07xvf3O&%xJl3x{*@`53f9DRnj?mLbry`DZ+BX5M^iV3LR6q|!N9-B_@ zosau$fkTBmstTk58aG^zLgNjxX zq_FK=MNJHpxxJ3jyRSe%byJ`_#t1oAnn|3T;tbUJCZ)VF#=l;VDUUSF*9sF={gA8M8A%=)Y!|U0>-ZxwiX|LI8L06y z!bA!m!3r%IQ0cToN?jGf0UWZ)qr}6MqywU7AW%iOwzw~LN}wYG<4xKxJ^~g6u)4oV zM%t~o9~SXZ^bnJIp4%SJXKpr7BDlDpuAkSZ^=E5QJlhAWO5=>Pbternt|cb$Av(u_ z$v!p`R3TCdIRow8F?u+5Z6;6?Pbra=RUaS=0G4E##wj>?hMLv>q zH44Q4cE$CQ%&ZY8iN9fhZkiZ<^jR1tJcg=54Fxt!n>0bnWE()vq~rqNlGvn&j~M)Y zKy!R7ZG`M9{FyTRZQ^bSS-%*gw6yDUKNt^C>TJ~QBV*%%=ofM@XPgz#p(WGj#C6Zn z6>h#y(-C4QW@Ru5a=3p$;Uh=ed@;YU97v+khM5BB*H4Vc+*eJ&-<8}aOwEITyWg+C zOi|1k2i8ailu*$_2!rVwa9%*o2Jw76;(1~7euqo8r;}5Kjd-FE_|V_MHU=C^afGiAGpK4FwK*FKLI&}r_QS=T&3xbvN0vfm*23}?wSt>?O$)a8pRGE zZuleLLj&#vPq)(r!gcSt_99YDjH1o4xANmJHw~j+CmrMSMbYxzD6Mo|WpGK5WKuUD zmqTg=_j+Eq45LMJ^t3GbS#?cxO#E^{Cqd-(Mech_nF#I-lxDpv5tkRc2=}59>1)`H z=1w`iq%VEbRNtR`CIOmO{8OcEDrptbWj{OHEpE->% zjK$&wgC>|h^N@4ZqGYO#^`-kzfXG`e-9V1;&7vqcRARqMUWEnDHyh+de@>RRB6q0& zw87Zh3}U_VW*}BYIt4sNx{AH*uIPrC-<&MojxXtFc0HlQc8mt80uaA3_SC_-E_(q~ zgd-R3dCg1+?r*7Y6HLg9JNu^~wSbvUJB*e%9e+-Dg2kgARk4G)}DgF0P!nmGL!D*R6xS2$tqz{6BJ= z29t$3R&6W|P>FgXyl95suMBX_Q*iv!C0qRCxo(3@5lxcpOua2Qit}ZQV16n~9ngAn zO^}dgO1k=R=CMpWTEa7m0D1^AjNi_yprlEtBI{eZ;&jP3TI^W$R%3T4@B?$Nk*Fa# zK&erv1C$W4@?)8BG>ikSXeW(3aFnBFtA}e2kJK?pwaV?*iD9H8Q*lOSJi$xU_af4} zcOQKVG;_R?h4vh#eNyEf8h_>cE8cVl@lox61vixM5FY2qr!{WnnRp))R%nVoejbRV zR*ggmbFE&UV{2M5n@$o}3l05d$4f6Zxo(FK#aun%&|M0z_l^!XLOQ~1EbVHxyx}g^ z*F}pW`S<#vef?1jRO|+E;C<+@lidW>(A(wE`1BvmSWz=N#(oVciRojmevP+P&$$2d z4(T6sV2~-phCfrTvDtpw^;74)*olA97R++s%`2CR=%?JL9)c5%bFT!NmF+kE4T{m; zs?D^27M!4TCIOUgoz zXTBQj`MQ9WoZVvvDt8{F9%g=;fL%Ob5;VC_Z$4IQui1YyZe)^u={?FZX(&bK%T3j( zwPTxUf_NX|5XqZ9pNbK#d&QbqN~01_EtyV%_v@L~uPQ-BivUkOIMZz88vk+69|uUw z@8{SyG~)={Fgn&yFEbQtS{8tu@s@anM#hM+DaGwRr@{buFY<(W|EJ}HdgX{X*LQyO zwxscQ6(o+;XF;P;OhySE&Sr1~7fD=(P+eaUAo7vcx1H2~0&ZJ_nidCfUK-^Ot3+F8 z92^%w?2)uj$D4}zS|`#}EHpBU3-rDxPwAgt0KYw}bNmBZ0llNA3cy~w|Btb^jA}Dn z(}i)D;Gwu{f#4L1YoWLnw?d0UarXcrcnQS{w52WX?!mpdYY8px4k!CNYrdI%&g?n+ zXIKmJl046Cm)uLj;G9xLh%{bRwd*;)EjO_}NEsHY7jbQhhYHh@hi~iRD33;U@Luso zet!K$M}QrCa@OrsVIqVP-Tt^+bjfdZ7?k!hrlakFS+!SfTfND}ZeQ;__EAuDS7yr} z&E~9)$7nH@5h%j2mF7=WH8L95NDdl-l`c0<<^`W9Id#uJfJ6;%e{Us8n$hK(pzQrY z(8%uV@P2bfVfs-8KA{+>m`|ilrYna5hpcHY)~g6Fpb7+*(V#0e9NOoK&f3eIi#uE1 z^u+{onmc5EStU zu+}0l#$hG3iqp;zHLlLMY#83etwXfH3TZp@cnE^aalpURM|6%R0jN3@HDcHKA8aju z?Mm+bjj5=$nU+ZIfCO0}R(-`)Dl0f`W}*H?q%Q5G5iY*WTDCLyH)B#7ll7`JNz$Jv zD0&dGpX08Yk68HVBge;sp6)1PK2QH>zTHbaAGeNfCVO@-8Og8tmfHHpRd;64#SShX;klS0nzMD2JDeDRr_DVe% zi!$a#3(x^EuWlFFh#zi*)D17j6O)g%_2w3Nl`46P#p32j4F7gl*uEWLOwL5~W51IL zA>oV^&`HF^>)XQmMKq)Ock(hA2kgov6LA-Gj}o$zn1N)LSW*!&U_d{=-7Ws)$`+!Q zJfS13@WA^&7Ht9$jK=bx6xr7MCJ2CL#Pc0(Fh5}2yx;0(u% z!+mMDVSkeAI1Z>s1b-U-{^Yo{+9_eHz zc|>*;a)&1`vH!eQ$a$+^3^IIcC!WB~J~!s)iTu` zLlabOc9K~)C|iPh7}>usG41GMg>t4UkU;pr>{8eT-wpsrVcaPO3cL=4w;Qi3^HJLo ztW2a+F@p5bjan>G4j;p|-e0R09V_t+eS*BUmp(g5TCzjTOg&A`85bHIQip);N3ukQ zUGFDiotYOYBgWhOT*zkI=DOD=%FPXZZhren*tp1SMk6dm!&C|GT#%ecg{bZ0;Hw3K zO24_UnVWZGw4T;ZDzt_n*FBdyaJb-cyy#AnVxP&)G~l?2K1q*>ue%HmRGopAqgwr6LXI)Is*I?a6!-LZKorI-S|4nzxisgY8+(n3e_y$Yc934bGpg>&N* zstqhd18YhRpm&pG`7m_K^rrr_dC!^a7CH-+ejm9zMh8BjnIPg<)~WG;u~c-`2_@qz zg#%AtMu4ufAMVP?K(HhP8DHxJiRpXPrv#?&x*%D$WSi<2W>*AJ!FY_?b>t!D%M2=V zQa-XD9QbTDdVpS4Y!x;}$w?<7G_;3d^QKFC71<0`3hi`$L1eZrD^R+(z(5gj$HMv& zq+N>GYx_%xVU@ZFO@ioXkCY#v+g*hTP4p_BXaAMJS4OgaGpe0gTwuR%&~aovhL`;p zHd-(6gBp;kVeJDFR<&Z^`Yyylv;l^=edvKO8G{J*6yd%!uZv-e=vA$YEXA3>M!UUrKUROxT5=Cw& zg=}2OAG@;sg(62aDmh?;3bj%o<@znngoAC@G>NUeMk}t2pH!clc(Bo=%y8Vx*9dF$F|r&`pDPKQighFE`6BG5Y}O|5rXKA*XbjuY@s|; zrx-%Cf9C91!6lNtJ*J-qNuUP2xpBDJ zfcOu&Y$rxeACmdL=FDF1OoTZ!uqy%Cz0%MJO$1D8vGmO+!O|85RIrbw6i>KZ-DAhG zRncfbqxuS-kzv1fyo&ObQ!)<|KgP%06ho&`weP`0DgLT-!Tuak*F zu(WUbo;_Ne28L%kO4@VFt@0R+ba`FvdLS9ccrTwXxvjdW+&l50;(R0oqbcYkmii(q zDED>W<4U!CLYg+uzul6n0m6)-a*c(7lgv)x?qSa@T`${?s41^f8^!Up!Wq$(KKRI% z?!E+E`&}+Ll#zF1Yf0aHDT^8CHU=xZyCmG8P8Dm(%%D8B;%(ANIg;tY$|iNGQn5q>=nfPyUS$rv(1!g|sqbQ6>a3gU882Zpc#WwzOw$KS)2^%4Lj_r#Lo z$v?Vgp+&u9wHtxt)!(D%`?U@mdxFHx_TYV7=75Qt!8kJL#3X}k>4rMP9n2*X*7F|6 znAP?<=av}`O)FYV{@p#|UwJ!Ew~v;Ad%QgtdW@uJM@NDAzc<{=Fwtl% zpZ;ha>;c{j;zXG>IcL2*{-L$-kwqovtoSps9AQ1>LhE>Hdl}PydmXsu6%)hu;87 z4s@a$tlO@nanuYxuVw@Ep2A?CQGUtx)!D>6!K@f`=_$V)IN2XcIF4ZZ)B=?t2!d;HUD+KPT;|40}iV|D%4uCQ39qh5>hAchojaVJFh~h04AU3;7E! z1KwXIjjmk#&tMh(Kt?UG3NTH&_xkGZ9t2jr3P|)?!d7|+hGuaGlAc##=@#!_KT~9a zPX@t4g8?qWV0qL&uw&k{6jKbWPYIqSBBwqWB*!KKId0(st~q`qXVD%}oAigT-(sL@ z>;2D>Px%Gvqepg=!lCFJ!h)VYX7z{?=B(&v=N4@zwnno z%?ByC!%tyl*dnn?9ZyjG+aAk5g0<8IDS$fE@K%^3@bl7peH?T%L|=N$0O&F!qK-z=YlZ77h4WEF$#KzM~# z1PUHz5-GKk6Q#WDmfk=(5I-eS3QWgaT2@!Wgd>9AjWr0SmH4f|S@3L=EVD?OVfJy4 zi=D!Ha?Sf|r92Cqozpl4qVt{gSNw#puX$iuZtSQ9cNKkrkRlKJdYzpT)YuTfOk*VP z{)HfdWL)~O@uKr69Aeh=QR18BGV|;W`8tl$jk-tP5)-MX#BDK_y%{!1D(SU4YMz}U z)L2V8%4ICF5^jtmQx*->;=$m=61-Knj*n|(FE3c*P?#tH1aH1Ug;}7068OVT^pBg+ z3hB4H0!ZM`Q%NLjBu2gz)cy)OUYuWiuaat};$VTlC7!2q&CYOes&YLno`)&-mB0Ng zS2T1-Ly`g12B;Dzl;&XZgf|DRYsbNiR~UK{NkAjliIjx#2+Q-m^UO!3c-oU34{%$D z{Me+#ZvMjevj+g>CooJ^c^f=ev+N0{jy4qE`NTxI^=v`qZum@Mm9tYQ`37XEjQquW zYH)#8_>t1F_X{WuQ;aZSdqs}OUb@w*LQnL8V$Sg02?IdENzW1GEq?wcH3BF8LvGZu zsvxDZNo!x-s}V~h1=w!PLXFF_zBPL=!XIoo_73^&ROQHDOOf?|fX^B_2Y8dCi46k# z%?d};awO0mb&Zjs7yb|p_ z&Eh_%%5IRfh2W~j^CJyt$Jn9Vlw{Eyg;F|*^4U9=;fr?a*N?@5nGkmA_j>{)>nf$% zoNEzGGU-pJ#|2EzH&DZM0f{f~|4EbbUuqp>Jn)Q^ZNxS`-xrfSrS74mF&>OuDxUig z+dyarD*BEbTYz}Xqag&mA&FSFEyLrzh5}Dg&))2{B`)JcS7{5+-PJYAWBgJLYoYYG z;*O`uP0EGB$OkY=%#cY$k(j+$0K}C2j|Ma^IZl?3)JlH5+`MI}}WUB^D#12ORr1-kTpp#)i6wBY}ntN;k7Ws>cR+_X8{NO%e< z&9Xh=z3PAyc|>^_l>;DS3Zz&L2GgMhk63CIoZ?QVXVQ4h6YlQ>xa zOk@H(sR`{fKE(PD>LL$sPA0kd_&~epXzq1 zqysZLx}Kn0{ORbU={^Z~Q=IwzF;^bQb&xkTn+K1Kj$s9Wx)q}j!4-=+)4r5~qy@S* z59TRbuHuH%R2U`#+c7~P^d_4&Aj8zUZ#CsXQ6L=xOva%p?xo7M!#K7AEodXt8K(o( z?0uvZ$e=8xALdp%jyl5j3>%eg4%UIxKnX%ReAnC~Z;ltjyfB;2 zLd+8GxKUAqys=6%V8B=Huw%Fl~LVxJl}Zw@ur3 zl8>((DzPRAN>lS%u+w&KdqJDJehfE_dZqg`i|7*J7JZW z+okjP%*E#Ww7uD5i4O5B`LAKB)~v z*zUN(t1aN#I445b4&vo^Vg6t^B}yu^msS z_0H?|W}mW$V-=Zd^Lf^h;b3WtV3U&$pOr|umoO+A(7~}$3)gP(ipqJutoQu&-2X5-Ptt_{N)nYNBJq3h?kQ(8ydDuU3|EPi#qntzD8R}&;Kq#Cl)ZjS1vfDR zG2(^a&n1OA-!aJ^FMEwkWY;#@@Q`y$pprmTiyHfou5x8mdl$LlLF8lwoe3(o4^-CX z)wnh|S2E|x2P#<>kS1y~4!aPn#JzH7bv-iC>qw;pS?y)JgKw`dYu27tU#$Cb|8chm z92;As9sAsa>W@T_wih0(eicn~buf+7d$M=mD{ zqz;x&W;@NiXO2$f{Ipg5wuu~90z)qODd5pxa_k!Ty&8B#C9mNuIvZpeun)SE0bBVe z{hW&a#bDGJ<(y?HKbta}=#>{aZpx_Hb=CF;)y9uqG5506(rqp9SZ;~Rpgr?+;3MSS zWYzjd1*RY7vBXQ+;8-i9TsQ13ABGJcNuZY1Lx9Tkyw6_T)c|OiFwJkmQY@y4o_?59 zpcWgAu|i=V9K2B{gU^_wi|+w@5AO|?Iu2_KuP^#+Y|tB&cm`Y=p~ZQ26+47^2kYhMUbf@i@W7|;8d|N1$bBJt|67Me`btGMwaBa>T5+0zv~S~ z9mmtWz3VYUuKcXFW{vRr^d|D}Kv;RmrBFS&eC3mtxA1=BzAL|p-I74XycYD}YvIGM zEglT7*p^CYH&th>?ibbhk$>IquWG?)xlAiV^W&+=s!U^?!M0O+sY%lH3OKPW0{8aU zbD`TRV7D?E2-|I`vMVIQzYH27?s2VTN%P<(ytaFF;{^b<(m6L+S?om&BpaRCmOjrC z8}GAS7XC~CEwF=tx&q||0JSK2ddCT9=Hz-(KKrm--&KE~!*~i7m2I$g=VHi}Bo7i+ zEW^piJ$*!kj$AkC$g2!SLB^ zXV#qTF*hlKm$4}rnS0Owb*UL{#?)z`xbxfYEFZO?%Wm}y-}5W>b}ZNK)o`W@5-N$G?7{{{W_eGZ@E628m+=Lv|+l zMkgP8o}y@V3SBga^HwgL@!8z+9#YN9pm1MI5J7MlK!a)BNOTmdEoWkqZQ_qCArn`J`__fC12_yosNbvHlka?j0|dTCL|SKKUH|6oOh(Kv^ZJ+ zgjz(F;>LQ@N^>FA>X7vC+wwlzCE8t^xoBWGMSSzM*;IL~EOxZ4BP85$c0X1g=bIF9 zN-TD#ABPg7)EnY*f3inu@T31_iVEc9Q+!oLHk0u$Ad`mjBw?S+mnu3XKWmz(_{O}w znTXx&Ht-Jy+m)x1j_YV|rHp)Me+YK^w{v2~Xg#ePZZ;bC<;U{;Wuap{}7b z+dcqvtCG*v4EIlzP@eQ~|0#9egPP;Tu=8LkdtSzeSpa;?UltiQ9SIy$|ytkwZK!sr|UX#dI>i;wqt4DKldiVR39m%=BqI^uXz|1CTbPIfmGT#~IsdirRCnSg;vAc1Pp8oNV?gcQrW+u^W07_fj>YGyC5Cdk`l< zxWHU~wL9UEkZkFb&WA6U^0-MaFOBn!(L#{q*$DF{&#x>R0`$z}oa4t`Y2FV@U`PyQ3k(;U&wiAO5i zrnSGAkvc(A5sVk{N^YA=KT?Z%tNC|2m!3^tcip^N8oNY$ABFj!j%xgFdVVA|_WE0; z!(K$k9wYm&@Q|Mc00p!nAOR+q4Rx;#Oo;Rk&l1&WGgZ6pw#`y|u#W&HYN~}<4SEo9 z0mS22Y=-|(XsiUuyP{)K?!8n>cvZy!i||7^sr25PHGZvyzxsKiCE zwIXlvt=yXUBk8j-TYgbF**#3KoPQnQnmz_)kcXVJ+n7t;V`S2@5A7k50(&x~&MGnJ zrA?v4Z6az2QKZ{To2##p*rQ3e+yhkJ#Wo{*o2`aKpz;B6C||;+>wMWzJqr>}+=6YxC)px2O6`son;i?Nn(|a?Vkv%8%WOGI= z?4=|nOSK@HB zDm#DeMN5+GIu0KEvC7awcn0rbCWYf~)Bn4IgFHjiptVX>a6xt~Ce?6~c`N2c3|7>> zSMr1Q06-&G1GoaxlJEzQn81_Sk2 z55sqz1=*8bIyLJv%{&K9a61;Zi-Z0hX%jFD1GXhVh=%cWloz=F(bUyLF}@qX21Kul z?P%KLbBbj|6?<>pj*f|kC5T6*Z-CT&7(S0$SLEI)SNC*DvLXFwBTgNJf!HJ-Y!>AmPOwo#4_1g2k?4{~F z-lt%(oulB)|Xu!6crVfSQdA3F6rH61oj{!?v-~u z4&)Wu$I#ig9^4;qH@ zPad`6-cj9ceOn)HEQV(O4H|QDAjUFgz~Ltmq+f|?-TRD{4^yv^MBmIsWYks386XMd zq>6%i@~3W}II?wauLsYUxg$NNO=7K(HXVH|REcr+6sp~MVr~|?adTO&EM(1%!k7b=i<8D=Q;nh}GlH zxUf`^%b9LH;9*?2c-x-x3;s*S}*g?mtnA1h)5omUs=lc+Gd?pmvuKkSZZ&Jqmsz z!s$O)sp$`BX(r8kb~I`iv`#x2cgiIoG!IhYCti1qM`%aPrR7c;D-!R3Ev_YD;$PND z5iv#Ly3}olFC&xCsqd=DB&N?Q4Pkxnf7x#S|E*_dC5hFhrN4hunMK>;n9Ng zvW4{Si#gTCk`LSWvUwTFsl5d7Z zPZ?cKSwSBEG5kG|^+;BnO#rnrY)W7r`$}u_s(tXxxyk{ls#m_u~mj1{Bi>3wFKth?*F}Y3fu+Z z$Z*N0L#%W@n2^VBz>2QTm~FGs_sQT&n*(u{@jX-r_Ga$O7Z-;2XSQuUqj>|+n-3`< zvc2UO+v@ufpDlpQ{y(5}V_oNG04Nr1nvFsFx=0`TncAyYuQU^m;SwDr-8LLtF)T)e@Un<_0siVC9tf_A;J4x7Q#7A zcv8fS{{|IL^^kI?=H8zPG0@LK_@e4sU_L$oD!0FzT=(Ii?i=)l)1PIxa6sLI-G4jC z{HGrZoZ<-J+9G$__&gvb75Ps$`AZG$7tikoRHSXF%s-^eOix2vvHBfJ(j2f}eU9@m zQMM?Ym<(ah8&qUe!6`Lwnf;VZkny@NYS4c8qeL9|>$10qN@6?zo7#b_3e5w&OnVo9 z1jMPA$PU?!rmys2ryc!|w||4=4BgmtTeIH+VY$t%T@ECP&!Dc}06*ZEB{ zy1X38E$v>y9XhUiWqz9Z86Ogl!LJ-N0axwLnB*KmQTz0z)cY*)%2`=R4Izz^47Sr3 zSG6O?t&8J9xtn|kfL%|;nz5k0X)VZ!Z9i0^TejE&PKI}>4Me=I`?wFYh02Y>Kx5a3(Z=dt zcu1R0?dL$Rj9op~JR`IdhKfE=KMXi<+EqxJEtgS9RBSQUzrN86BrCHrir?GW=nntg zHO7}4gg-eq2tVHD(sLe~{xM6~PPZ#oA+HS?*Nop}BI1hhc`JN=BRT=Il{o{drpJAK zoiDZUZ5(EenzIJ=I5fbCe~=H|a+wxMt~d`5@=vlgBd{a)%eF9e3fUg3?Xs*GBBu2+ zKW@ObgK;SPW`vH z$!?ls3u`W?2kMoi$KS+mz?QHNSu8#B6}U(k7`r#ZFe9!zv6u>FztfFpdu%zybm~w^ z*Lr%=ej1daB`PeZM;226#|U{AeX_F_rjTh@%p3i=Gn2feifq2 z1{Db+k^k9}#!8=b9V$A-QU?sJ(>B%%U(}?bY<-~e`EI-XHXBs+9;w&%xjx=-_8Lu-(Qw`}%g`XrEsluY zwY!w*g~6mo?PUJ1Vgu=T*d;sAe!g*JqT{i-7OaU-OwuQPpZR|#4?A4c(hF=R3-|L~ z9n)sNsv3(r! zd{C0TR<-7i{2oW;b&EsG6^!QglICujqMmx!rhMEmtiRNx##wB$i=?igGM&nncAc|Z zMBPL2Nhy5qz-&&F6>aM}JShK5sSNu-e>TSWpI<$+=vEqD9Tx}fd-2Bt#9Vp)Cz-!% zq-Xme=um2{U(X&6y!*&+@gwosazrmhg5SE5Gq5Dyh+BxM+WtADC2{Z1=?5vC@YH8X zpZR~8Tyw>%?!1=DYw8v~SxpMc^-9&F8gfFw)R|(q6qPI``YRv&kq`+dP8#Q1=7+EA z#1Dj((qn2m!2x|uppf;t^Au^lpXJyp=Zy&-3qLZEC38#~N%oc!8HYw?+(64xz;5yd zV?(6JM@U$bX~C4(aUBZ3hDzJkir6i~AL4Pf?W9aUD>w*BZNA+DLPRHR@!R6f^$HpR zz|twUyhRfvNp_G62@oW08zJGZh$$`Gg<+z_@Zz4jnC!@V|GP2dqKdgER7I_5I=8g(RuRV+|_wr zyM*^3;%D)e4ReZi?8ZM@_4Fv=Ydekee)hhJ_inT`V`tSy|0G9z2EMH=knzW>|9%Do zG{?9`NIf=jKHeT3pRMQnUO4n`9AW!2qDd%+IZy6muA(EmhJI zU_U+X37%f1u*4P2p<1*(~?a0Q^+^CEE&55;mx?QDS_D zrm<>$`UmL@noEb7)-Hg~A-E7HScKu8DK4^!jL>2S@Mq5~wKGQhqBhB1u8Z14cYw`>&Esshq zSCQx;bfS0g8@p+vyS1+UZ-g=DT zdnL<|_uogc*U~6x;*kZ}E2Kn@GQ!O+Gk!wH&VNw)imBo&5RKGglsL~U%?{5hvOl3| zbx3-5e_w->m)xA!>(#EC8s4KIhkdu7YUby|UAK^y$J&O5z*COJ4xx~5+DK*`mE?Hq zgGy-sFU#7@lBqWGl{iPS8xK0^cazVEXH?GAc64R>-ig4gPmfhkKGUC5q^oF}54GEd zCOKrs%!|vAD?yIz;vM*mDDIy}$i9NneD;8X1#X8WB0yuU-wK3xQYoxk14YJoY}d6= zf=mVSb@zMsmUrtk9a~W#}Rtbiv zR7hB8KE4Sh$|pWk{BT>jM|{`iw1B(pv%>-hCG z8={jzSls!xP>IyBd&2feP@goyX)Kb>@kz(Ic~+L>^P|77fW1R+U5;0I>#qP%NRGu< zfoFZKZO8KY>pF(wTpY^y;k4v0B8KQOK5(W-YO!iJ*%ev>&d}KvR0ufNZn7#A+Fk6< zi}=U!&W3YDnWO3Q>HNvg155{5@wnla$`>RVckV*?@;?MR3p?p?#(XNV^T~;WEyS z+I%sfWX?%+xF6A<3v2c;eov&y?i%OgKkgRH<43^1xLbr6jgE$Kxrv{ug0d1rnRggy zhO4yo_g{wF3V+C7%89LX%9 zG5bT+$DzRt>tNFN@H-sNbGYaOjKf}FXYBq0Zf<^o?3UiW8U)jO?0z6ojYA` zC!@~#p8i@n^dHtpv0-d`4UZBBNXyHI1toKA;H%|CMMcGKlAp@SlWKTq)Fjdzer!RO$aW@e z>LmyEKE**DPb*C&GmgXQxihaqEM<&*cg9{KS`oghUWevuUQZlQM!1~`Z3%0_~;Klyii0&gg*r(jBi=%+j84U#qy^AS>! z9$RB(mDsoqgEIv7;~qnA86~e=zGQqyy}R|b-nv`WfoS@m zDubhB9M-7aMw2}6c1fFJ7L?fs{<(AbBr-x^vqWis$ePriJ0?2lwZjr;AMAw*m<*8;Hbn6R!h2P@>AFo`Mv4&F<%0XK{zu?K|9xR5e-mXM^Gy5#`wiDTb`16-Xf2Kv zbyPf-E)FH=i-00XmhhM#uXym#Y6|h;*#<4fhr;DlrNWFZi#2bvAJB&7qyDEif5ptr z1n>2BF+J`*iAy-|rNhSInNsa;wHk~XUlMq`^-z5; z2g^Svvbv^gT)kb=61!{5;qM(04RNap{~+cv(+kQaTQ!7OzV~n-IMum%GiE*s_!?w> z&72}GUFSZj91YTol*z69IHA+4w)w`4(DL06@-sDDy00aX?I~3l@>ZONg7m5=?~Z-6 z_~Qv4QIB73ZC!YyX?Eg@qjIccbXU%(ug?TN}gKqs;)x)barTr#bgW z*u@83EkdebOb~mhgjA?|$Tu=r0ETdt8d*v$-bc~kIg9?<=(V1;a}=|ZEwv9S+0stG z;-#G`*4XU6s2SeAPNV96ZtMbH`*3(H*nQd~c#*v{fYFU>jPz#%ei9cs%}NW^FR4}A zRpn9VCR)zv)Mx#iv31yXWr1&$oE?Js5*dqzvd1=LZvGz+{!jnKf4m4U z#1U}o@=Gz_l+D_Au-M_{F8Pt_7}k7$e7Dv>Y#!Q{>pg42KA8qxwFtCY8otas8*6xr z0o?rQ6wdAuty>x)L7%{`3wSH#aNLmI;9fN1W)kJtW0$r2QQp{1kDs%qCZMCSp}7AI zU|j9g|0wU}TZbGS{T~4d2B)&WLp(ym9Io%Kjv81&9Tl8fHF2sHP234FakPmUxyJ8S z!*;|eY}7DpE;lMlk1bx5vfdjkc%AKgk@8JONdGL_F`}?#>lJAIsWADSIVvdrLX4c3 zTm0ptAxP%6yc#K2HhGao9E8Ft)h?C5z`TljJFA?oARjuWxwn5n>$V-#Z zwDUQ~lwgr_b!PV=2W?5_rx1QQjzp?AVBN=I)`{8G#rNiBEI`F>X3c|_E<+dw>df^Y z(@~aESo(&1i+ysJ@AN*(HXUWYLYoqscz3rbWqe0=Ye zxUSFC3RQ1~UIpSBUa0?!Zzimq3<(d}1zGYG{t&FC;-^#m5Xt7j;&D(b{P^|O^u&R< z|AI6kM2{v0ahrhJ|HeK(xR9`j-MWZ-v2F;NuuOS%9Wp3{oC6O0&*R>RTF}Rhe|~Mg z?-*Z~*Ru654rcf%0DKB)y9}!NEi?VxQf>^GG{{b7H=a=pW0KLbpHK!T83E`g(f-xfRo8rC9_vAw&`UA)h@-7CS8) ziHD3vxGuRMx7aGAwXlz)^AG-a5#c}X(tpMZD>F1wR@p|@p5a?u3_QQ@wwK-bF}IzK zYQ=wXb%HDh(d0`E%ka$h<+gW!^fNTrkrex$yZ2nw<(bCIMSQBFV$;%5vhakgzK#IM0QNE8gLm;~>EH5BJ zg;Yn4r03>bqBnrXhX0d_;lQRXnb3>%7gcOJ_2GI}n#uR+j2WA9Ri*Vrh{oIr9KH3h zK8u_0?ZrIV_j#2*GzB43jd_~38{Jrac)_y~(b2F?LsJ3Dw8~{8+vk<@ipxe`E~x;0 z>tA*~@0AJE#d+3ld~nNq7i;H>DA`Bm{?a^iUW8DGPZ+Ye{JgMB5WGLwJ8E#ALZDFU{_4rY_`W2oQ@mh8%as!-Mhrg4mH22i$>&oH7 zwFWI0EV?uKUlNV^+L#v;lOoYn`aL@lsv?#;m}Bk*!#UzOKiO?woQV3RP!llxIQ^p) z%j&&rTR}tffGRAWB^BWZh1alW@4@G8K8&W!$~EGx7?&3r80P-1i#KkY0i<2b4F9Oz zeDzQ$75w<&>)#8{|4c>ybnrTVybgQffIq3!H4keYyl=chrY~|0S!Pi$6Z@V0nsFk- zkKE$uTJDRa6JIdP>h%X$O9mqf)F?h-d_0Ou9y~2c_hjXs8UI3pyRG3p6(w3G${D(% z%sw#~{{fkSDqRh~dU>IJnwal-<=x_QVB;!9rgH|{|2zH9+3}wq>A${U&q7+Uf|jKsb3KhEi0b)2rS8TFPvqAo;#e zQtTYGoa7sFc=RBZCKYt;e*E!hb(vxK_@y6Fyx&I)N9mK-h!gzjoFsH?;y0;H>e%Au zZXB6szk}OM8O8=9Wz<6d!wZ13Z*Aj1FpP6hF32)Pg<$Wdk`m4}&0096luhY$Dh4}K zXd@dr5+9MGnf}-}swvOowKGC})w)auHMg2dQV$#Oo6l!O(r z>QssLWx3W5p`CGVpQ8p5?#Qc6WAVgP^(mNOpT#V)#S}$z^pn6-I#cT9pRW%af2ooW zZsQC!;C!er|JL^m#_>I*v`S)aFQ-pGuIL@qTAWJxk7T3o-`VSo-#U&f-!Rb51x@cBg?Ox>vz&*STxl9C*k zI_DHs0@MQWyHk;}bHY39MaNjwpm%k7k91uYA#8f)_fo&`@d?t|9W8m_qkrrkd-CNWE}t*L_=ADo-c6e z%)LfM!a1Srp&H&TNC)Svk}4sBDuuj3`T4$kF=O(C6hD6-pUK zmv(U&`-(w-oTI)%$@D&#ei|CuO8Tu676lGC_PEAxAbo{P^-V3s4K0)f^SZ=FC`X1a zC0@9YP%^7XJ9JWMmWOXKf=tjb8vI&{p5ZID0nDW;K3~qCKy=)+R z|ISqfQlHf?MLgrnFHJ9BSz_pt`&w=%d5`PAN4- z8#DOx%5th6_$I^Nr*vG4PHUQkmLwee`VkCs^q%Ae-|ZurcesmnnMdYQJ)?7Q%@8d1 zj_+PCyIBvwLGWwZPjB==BzPfF{ryWkeF5Nw%CZlS))*f`LgvinasVr{aUK24Z(C{o zZDFE%ysCC=njJs8)b25S}?j0=SP4EGA4=oIA1cCbXDT2rGI*sKM1c7zfTCyH9Q;FN1O{RO zY`)vLC801ij;Z>(%qni=NHAP1eJ?S)1-AY>5mO19e-FXAH8XVNWylx7QlZw{VW!Wp z2~CGBB>_jB?+N=iaBjFMxnp}(rTzDEmO=8MhiR|z1?0|V-a&EJ_T1|d(UCcBH8GbR zjR;}a=kTXTC{cnSebgg&ey8PMJ=OMCVn{VdevgN7P=5CuRetE|FWRH6Ko02yHR*3} zeo*~5m`>UQwCGCJlGyh2qhB<=0usx7)OtKMS~>=d6x4?HyWD>0liQG{ z40UR4MvhO0W_B5mAjYz(?8wZvj(vrl6z6&7gxUWtE^u~LNZtJ20sU?#BSuy`hHOm8 z4NIh5(;zVpcTyb4DvMTx5VvljvZN_}J#@A0qpUbW^{OWPa}p++^lcH+y_x-53xRMW z;fo^p*(DydzsZDJ5bvCKgFrSu&x(GLBC#d$6I%0{bL8Zg&T9is<^|<67am9ta0n2K!k)je;1vCb+M#i}}I?|onUlJ;30&CUoS8MLzd zSEpq4ois!BL!pn;&GEwLv6E7d7rP@ywG!n`%kb#pZ+TWZoAlAK<`_~0@e9#R>bF`M zOmPiM$O;i9%wNm;a!s{F#7X3La%qzTmcxZ>Yyp0pr zBwx?&S@XH&7Y~UL@eV_Ml<>=u_UV%R`+8jnwJM@+*428u{b%xDT=v~dSl7|M8!ykd z8_fK`mUK9#SW5oOwZ}h=sA2>N_s_~u@l}ePtFb^L>(ZT193|-mb^#tR`XTJhXZZFC z)svy0DZdA}(gtM)>UUU-d$yxLzxR)0TiE)D_=mcYlI>DE=tJweuLrr@%;*)Qr+?!r z4I{pGj{L>xC*|E3aj;feQdFY>x-&KmSejUzo$L0@c?S~{F4N%O+l+! z+Sb2;49RMD%0Z%2=9l<#!*1VmksJ^y;V*YDMtxzS|5=iO)m4 zKlpqVe4TpZeXB!e=S_DZ5CFo{pppOPoHo>W zyuiV0HJ5IQPC|4R40hx7J(`y$Lwor4r1|Mgs`JF+M*L|_k@$s$z0Z{uxHJ#Q$|F?u5v&UKoNLh_)@egIwIAL$9Dhh%|?}xE_qj zJHM+TqEl{Sn;cHMbKL~BT3S+rK^=}yy*9)iUebcraklHW%C>9#v!$`q(tk?H>}gsG zuMaaLHUuGt;cTmK{DeluOnpJa7@PIaWG{X5jX9&-11WgEU+A_- z-8_TEM_536%9hRTIH_v1-L3QE%jtRW#WLNYLS%RArDhxTjOQR-sviJex985hs@<*I zaQ1H?Oc35}SRN8d6Oieb??2B92eBpYHOXKq`mmbVw!w94E}d;#qzQ^fVwLt2xA`1% zx{?xeL=*I-DX+GD2uu_;8bu;8=di|p{Q;P=-Vd6LJy(?`cg2oz)QymfsKE|Q=o1Di z!3lm^+yfb+eCYS&FL_5Ay*GrrA6{t1?FM=7&{+Mm|%%;tjuIk-vV6ZT)8j z&uMB-UOG(RWZK*?+y?kht?FL^9b8d3;+FBkO?sOj#Z zk70shDAid&=@aOYgnBdd=Z(-Tg^1I|a`Su`z7&hC>5fyWhTWO75^}7v+Z!+Sj^+{izrdPgOgV-xDIb|sYE?8UF zES!FmoK}C{E$0Gml+%7raMA3+p71?}WQk1fZvZejKs*n8rDQp1`&p)`*&aCwu~xu^ za&zBOJ(tCJ0Rv6NIgP1h=Bxufc!kxPCixZ}e@6O!M z5B^W}aZCEUAjA?c=20f?1M@fbag;+h<+(4jlprZ?u#nSldB8A^qYPkpf{L*TW-9sO zNz;en{TJ)PD@_0RUP&BS3HGBdKz;7M#~)OQh_A+YqV#6>%?r!=hR;WUPMYo{yi>B! z6-RZ!mdOR7P#IbHo=VGKo7FBT5VI1+M&!}O2)=Q=o@cwLc)zN9!Xp<(Iyv9n4#*Hd zc64(E1q7lUl@q!|)Ps8~`YSu`&4gqjsP3UtqR<)dLUzm$|A`Fro4OtYDSN7kSbQn8QnS$o=4C?5ev=qHKZaUgRtf{|-l#QGb!aZxhD5L zq75nf8@+SAb5i+eY)aV`M_oN z^*vnB3wU0?I`yJ0@;EYNj+!fl7M>B}D@dsmH^WLb`?1ycTWWC{qEB(nvC%NxM|pq) z;c-rB^ggDN+^8XBG}os6ceNC%9W~0+ZrG>p$mAQgr~U~)i$_eZgmb-j%s3cF9yo-; zxn4s&({}|~AHTw3U0w3p$PsB~8>=XiDklujL`Ow#z;&1KxvyzzFS&xxP={!o2+N-b zo}gUWaC>lN+#=cv`_uS808EmSQ6wUXIjmEmpM>{Ag59Sw{kAQE(SU_Pa!@F2Jk_^S zBoerw6>q7wzLlqG(byz$YG>Q;vuAzH^!tl4heP}&#=7m!D0o>V9F#*b;uYgx5pJDT zD^W(v!{-`O&%eJpb6cycAB`#ZwIz(~$*qBX$v!8^Qd@1qd%MsNp|uB~2c=(~M|e=a}{tYa*2 zJ0UVeIR1+vHtPY7OIAEF*`l6t+o1XZL>*FY;hm<^@LjW32_e6*d}#ieAtxZDPcIFw z2+7)B$%qd|QEsJAqGhmZz1{V2dQ14;@-NQf&~;2;qT-ti4E?5`6__~IMxuFC;lg!4 zMn-NciZ0a=Syx{dO2T=O^v2;U7oW^*{@Qr)2KN0c z278WBPUG+XRyhf4^j!#jd|07C@LKqrf#Y*ac=NkWc^WYc5=8b{ivGy}|FtBiJ=W)h z&x&5pPwTM<;UUCksx6`6Wn7MbWN7`dcAAkWl3W1!d;ub{PjG<87=$Mv;L8RyY2BoUWV;JPJ>6&)@= zmU2%u#!;HcZvr&I4`e_UpYuGq&L+SdPjnafhcl9gs9{8XQDH)IsN?s1lNXHza3>A$HW{YNGll zK?9dG@<9SkdGl7Z@FcT}Uh<12X!R-ZM-X5=4+eV;tx#*DkLqXG%8ONG+EHwUCZC16`f2(kWc_Ea01Y4U|D(K9NK`yP2YN0MLuuM0E-+0YkTd&;%^{>$f zi$+gnC)Gk0JU@#I&h1M_8Q)iSV{Uz_Ph!ZK!{c(7&y%C%pBT7tGT{q4Pz{1u2Wr-w zhjn|%??mZjh<@JQDR=fRUl0Ym3vY`=*4yyhcs)OEI4~XRf7!4HtC&WBstBR!o+^S; zoHv~5prl#phpmq5ew6Bj2c~bDaV*#E!+?_IxWyT+Aw(p^So{G{uuoPn>)iPqw|IBa zPxUIMi}nc5jx2nGz7LUJ*&B+_&AH0Vb4)4WcmMQJCI5r4>fdvG8abQDuml&>bd$KU4Y!9lSy!x(pknbVYT<9 zg({ns%GGri-9ylB?b(~44WErh1{lv#t^tGK0E(igq?7$7FybWRYIRN-@1iDanC!tt zDLJy;IP&cGRD16$U#iOZD~B*n_FY2eua|N6x@|-`?`EFHKXWI?ZR`@7En@xB#k?-G z1BxQA6vrnk!y+3d(jBV0B#Zey7|>tPf)6Yfov|Zx=2ZP$Rk}`nAxieVF_ZYFK@#vX zEPmd@u=tMBXtmSw$BD|YavMzL)|KYN!B%EwlxDuU2p5xI8v4^Y=-L%AJdU_LvAJ(enbFR9M;Z8w_Xd& zbL}q|3nhp!NRf4tfaNj?2{AF@(jT&E2m1nvUxE3B+7uA-z#!BKuA3Y?NKN$-{RK+; zx^uGUuz>`*icK9~5W<-l@is;gm~xWi;A)&+|} zjO8t2{q||nr-uc*x3DNHfDuS9hQDW)!>EB!Gx?js{kl{th06tPL%Y@~Atuc1``Z1S z#)+QW<`#IvT&cP( z8a4tT!bLV@(7Q_CoE8S|AtWl<)4ljV_iytp!vj7%9;k#Y==2i`fyk*xBzD`Yzl< za()~X`d& z>$fbJ+dBLcDFAdLB40r0v z#s7Uu5Ey`BOGDoP+{&CVa0(TK-B_lV@np&L2|kEC=-e0#&Viz2 zCO+%GArN82z;a>Id|~&gR-5xfj-&ItSvsZXnH>TE)nJ{8N%SJ|WfcF=Ea``OX3>>>vcEjthl3&-IvBR_nCueoGD$FnfO z9=|d76y4ex=u!07SISTfS2;D$ z40CXU6daGfiw3-gZA{GLQ{)h1DC7>X@Lp|g?AjbS+`2ffO?R>t?=MbZ20U=W?UM!% z3s2qsDXw-gg@`TR!7lrss?38)^} zK0+Mtlps}CyQvD^bG!<*FT?x8TMzH{)}KT81$y!8bMb3XW>8CZpp>8Ar2_AzI*%CP z=3E6AK@hdRdh4bUy+sFciIca{Q$2D5@~#T|l|8Zt^as*QPf}~4FU~LDM+|vx5MppX zx(R~6)&&c7zjG>Nr4YDd1?e-Lvck|u9LHFOUAW}dcpE>)rS|%Jz$%eDz|wi8RM~%R z$G1?Uue;HqT>26bs3l+Gt%9pSt_Q@Bh^34_L6cdZn~oUu=0fpDxhu@(9da7#G8W%J zqWkg*wH3>c`97d1rY&yUFd48r!D>Io9REf9XEE7UzWr_4ygB6U(3jzBPD5?0;yguo zHIg#bmKmw+zLXJ-Nk3o#|44q4gXB}^Ojf|x-TIu7Q^bpiOUoa@h=0W2B`qqtIei23 zc&mG5U|k%2_`f0J|Av$F4}y_#hTYhht^lnSBQra}3>GWtDy51{!tYJYxuFpJKiDwX znAWkYH>6BF19H3vCq?cUfWz)_ve?%Nv1^Hp7`Ok6n*PrlsYeHZu&L>tD~Jl-;UHSb z9GEk#z=Oyu8pKG$FoO>z>x|&Vuzj;QG3qIhz$YT%FeBgk9E(iL2HxH${u5p0-&3@@SN0YkvE%yoZ6_b7`MnyIlPR*HF=^=TxFxj#J z=yo77y90oezrA{v4rf0R50MnZn89rM=~x5Ox&-iyGFYhW$RLROyC{9fm!xDeV-E-z zB9-8@plD!UN0KvV^YvOkec zs#1%G+3q>8VB(7ZN$m-Tmo%Q^pT4ra)D3QvVkM^e#+l7;FJ@*z`4QXlvald5Unm~sg0_XROhL;H>`>Y$4R{K}1os&5~4r!zMYkaA@v*`R1 zhOLKtU?kF(&wUYIPN=22rHO57AxGP-y?nyaTR}f9+DY*S_@&nAt#qjvCT4AV?*(=zCT(rM9JKwM-z z?vu9^B}P`Jiz~-gC6kScFssI}{rg*aJmKW9ZLlUSZ~OKPHU5KiPgSgQ2yg z_}LN|nyH8RuA-Ohrf~~*-~fu z))>NTvYWA0c3oX4vZpSKS{=r+$^Rt%dIFavG6JVmz_0jCv;YH!6C{nvbEI(6H2-J6 zo&AplHOmM&MIb4>EgEB}UWh1*Orfy__I8$u-DII?e7)yk@^Y>3;l!LYv*yU-4&-<$J(Tbr_l7 zVrVS#&R*%qzo>)IDz>9c9+@{#F~-{J@X0Ota{&3T_qdo9TTA}D1(;A6%HQ&zWq|)P zg1-^edE!*N*OY$%(kE0w zZ2bhazSYlQsNd@$6%sq@n0^9YuHOJrRh%!eQ|#w(;nfg&d8Y23KaosImP9`EZULRNR4DNo2gdajxx6K&-&&ND5{Dy7zpC`lI z{zzmzRU4xoNq;X1ngI9+y)}G^$M+Mw!5_oMYp869!mum-ZD{6WB~fR6y4c9E42KztvqH>$5eu5I|pL(%M-;k%A{~t(V?N1Q^<$FsewDv zIAS(=in^0}sy!LXCd%#Dg7;o%FxTyhh(|%Y&tWkBU}8mPx|~ZTp&1rFk8I+(j%eaW zwXdbphf@;Y`s`_^=sO4bQX(Z1GF86aTt{D@!&yVtli?)_p&&Fpg% zTR@IrF7G+K>Httat-ii&@U#XvY1BXaf^c40gREGE9?GU7#`dmcN7|z6oz;%ELvx(r zlqx3UC1Qai=*P+h%kv#$v9|&avayn;&8V(FbZ~gn7&WWfitf3|y`*6&3PtM+Rk4z1 z!nTpe*$6%wA8H8WHTfM!kTiL^hG}Xkv_5>XC&UzBoa0C@qJh8FwcMC#QpJ<|T2=+0 zDzQ^m@Pj$!IHgfzLa+-<1;(r)E{$+Hi#e~h^ z;>t{hZ|>Lqh(%kHL1Hpj#-iT>SE-59BsQl}8UE-piY3DabN7MP-Z~*0dhmM1|^#P%OCuoFR&Cvz&xA)N11a4!N8wG8KEdFf%t;}IAL5WM3;9axY}J0 zbMq}OrM?$&FF%C>R6udv&vuWi`@#;dUc)5xVyNelcEOr4R{~7IA_=36%QCf+sY&82 zumqfd;GcB75rHAjf-Y$bY$SkhYy3R1h;dJIw8n8J%rWFMQ-#uA+7~qZKPrX15VEVvE;ZsWNJU0W-fcbB+0WqX?@{&_8q``|??!K7J1s0NSO^yb97(b=HWOEFFCC~+9v2isVl1p|^Sk9L zyFcm)lrihpU*t7aIDD)ARvqyqCVZ`LMa7OWj2OYs-KWD|#d6N8kk*LtJhx@yn^H>{ zY-$?=k`Au%N)pZ)F|?b@`WVGtjoyqzo9)7*u_3mtwb;?vHo3G`R%yze&X(E)brU1MB8EbSe>W2#>Cnh2hjk;jU zuj~Bf)SUvtnjFRj*C@Vey8^Y;AMuhoB|=~OrIxW`ce7G0Z@qGcj1;oN9D-5%cYc)b z1;O{Y(i*=#w3lxn*(S)*KFImR`P`%_+&&|fzHXE|VpWH{Lc5BW(VBY(M;jafR^OIQ zdJKnonLLufu3`$exrv*8{Ao7ZH};>)%m1=c{1=2nj)wdq@BV6E9}CN`q`(?>3#!(6 zOHs0wC|^=g`)B4*o_s{2=+7Vfm0uO5Zxzm+TwqNBRyH<`P(y=vU?(B_7|BupzkF`! zQvyIdfBZLL9yf0m^rJ$&>KH-v8M+4t9)9~CCs49Ua|{vhGA!J8p$F*BZ4QcSaANA~ zHapXdGL3AqEFxaL`!WPTpDvIEX4B78^8u0~&VzHZX`+6~2uWc2mx+fPF&~ShG!ba7zqR_4{aU4&Nb%%|kZah(DdAbmnlF~~7Xs6p)+zFT&b zWoRc%0Zeye3aT?Hz%WL0dOv@JIjQ@@Ocrxs@LUt^Z9aid#FhgKEN`G=FCu#AOG<-L z(xqXiXT2mrkJ(^La)=K#X5kZ;RZnDK2&-RTAJ?p4i(0xh+QncSY zrbas8=%G@Rp8VbWkE_iyz_)_*nDct(Rk6avLq9ao){`_H5p)6ZY6lT3Mn@3@T+|lW zF?sLt1X~WhL!56`%yg43rI($@@D>7h0LP~r{kI&Wo`UVA*w=#Te;R+Uugy<24m>=> zIc|v_AX3oS=Od2}E4#zeg$3|iCkcI$^pBY#8nGs0 zo%^@E`Q9C%4%BrF8i8Qxj56NHrRWoH^^+=2KyA7xTOjIcCaX6bj_U&Ib6|){8;A3; z+#VGDylE{ff`!@~v|Sh{G)jD7Qu-w~#i~>7e{L85@(PxW2&JwODn}<`)}EJ-gTq-F zsVqpOCzY};|5u_e1*YIfCaEV%A11v5%FhB}MB_WPA?b1eezkRDUmC4h?V`!XXykN=8FKNp6p}8pbbW9-z%$aHuBR;qGakg0G0wIV z_hm}b)N|iUrZJpro5GogP`;;1=AN(5!*C2bT8o;D<%=_8WIAzq_*6BbT#WI=l28j~ zh~BD)E1%uxk_y>YQx#HAnYK~4#ZmX@N+tziKh|4_9%QIih~$h;(Hhs=4{9U%*2MV? z9l=B*jGxg<^3k93+A2eC>v3$}HhIA2N?{eLt(5oRxUiu4s*#G48P{I8Fbf%H%=pF0 zB$Ei)&V@&6k_uSG+pTb&Qw=&!Q(G!|?-=w=A!Rj{&1`;Gps8}mi>gkHI(lP5jf03h zD6MHoR3SyqL7ksJ)tc`@w;2oEXmZK&E#eRA znd~S2dGl9D5|!_m86=o-ZhT&nD73YIl(Tg;UhR>cjtvK~tW=|Ju#JI)JeGUCj$$$S z_jTi;)abSsV^h-O|EpsENBPcMg@f7`ahiw5YIrCzwm<&qkk9z3Y5y(f^-$4hIF=-E zasKeLeC?V9aI(#9!}spKjXPdNko7P3ou+Wq8lcux9)}j2+OB!~?t6=sMyRdgxOTUR zVb3A$;}CDR@y630uiaLEXdr$6%k$&u!*OjZ8M(WerY7#z=e^NoJ)0c%ZJnGCxs*xl z-nX`{@!$_V*e{y>a=wV)o2Vo-%5J_Z^%JN*K~2*Bl#T431-(PDJ)ABs%u)Y|!2m}W zOG&IzCL2;v*paD z`IHndgd4Tg$&O1IMOne_``}txS;Iu!sj$6Ww~t@oIDeud z&ZMBe-swPxf$ZV%W3?orHQIM26OrU-0OvVxq#;%M!)lZDOps9NM6sT5zbFt-{Gu$c zirRw8pS$4;oRo>VMrCa+##40?rhLS_xPU8XN(l|KX5OKl%l!&Si&IK(FscTc-&w3j zw7rb`B*%0rI~Fe6=5tdDjJu>*GOx)Xe6BzIPTI3msOz3Y= z1OQL*lnvv#!=4T=)6R>2E`XiJRHl?!?aVRBB87jemX3-kpu!U#3OI9`) zuS^)2rtppEdtHPS>#DyKta|PnCuTsMf|MzS@4)ugqtRJ zF=l9Ct#o;}l6-ImNs5=4yv^PdvYz9qcK)GQ>DK-sPyoq_MnVx+*!4hV3M=A@c~to? z2M^C;;O09cmfm`32z|!|l&|-I;rlaZwQFoWG;hirnx=pU4U|@t{&^q-auB+RP(J_N zU1S@ZzMjaUkh86`EG8_gQy%Dr7gd$cir$=Yeh`<^|Oa0OF2ut z+>$#xZEp5$?vHF%S}yw{cFj`oL3?NS9AgwVKGKE(S-An0m%@Zv2jFdav0$xvw;Yup zo=svO@3kTa=RV~DCt0q1{Rs3hIaMV=ZFyg%E7?(*MlXe3x(Hio^Tk%k#5`1wOpNcV z5UXgj0)SE|GzBlmFc>nqdVhtcnQ^XS@Mth}`u6cww#rCtXcPOY=Bu}NbwoE$3_D+n z3(L>3!xPy=b|q^3nFnJoteX9;GqDigNbVRw;zdR0=oEfEp?_)&1v#IAAnbD_Y-r=q zm`l|LUDSk*kV3=;DC=bv%HW$wph-#TMTWZT#AkNpSF74!M2bp#9RO`5GlPjT;r)dB~fsZXc!gqND$^OGTP|Sa0@F zhE}9s<)4SveX2lzvIkpi+{Pwv`A}W@in$_6B;$sgENx8lu%wjt1UHNK5V7CAGi79` zutDFGY7q1{%)KeNriKiyvV_GcjV7){Bx>iPIlAV{{Qott>k(*}aA#oe@4;Qt684^!n*wW%$yAUyKhL z*_7^SDfLs;Zo~Py?9@UiG$c>S;xTq}JtB-6Zf?n1ztx^Q!Y~_@darzKmqiuXeF|9> z{_Ul{yDvn%6x@@oKA11?tfGMTCFYkG|6`VmiaDczUA{S*u&|07y_imUgqNOW_2-Y) zl#JQGyj62io@i)GevnAe|9Ru$O4+nu&LQt6>iJtu<*G3BnH-^Y>|{QqPN^9aUrtCFrCxjpn%JVD0wNM9rf?F3L^mmFdC{c= z+ZU8WtQ-#oF7EoMD6*&ggx$4h6PpyizJX~Lk}rM)2q8PrU5%M~BBd)JPZh0;gfnKR zKMBWvdj#iZ_ksW-%i%%^a&(ydiSA}wzNTQGi>!Y+#QgUcfg{v)A#>qSlCSnsb?Z8R z`XH{xyx`rc=~Y^|%RKc8L7W$EwP6ZKW@Yk9G?E++3rJu1V zH0f}k|L@?xXi*W?U*A^nOS4CX(axP;JfPt@n@c?)_t=&eJvgVrIsXg1+jwYxVfS6v z*^*M%WNvdJ1lj38%;3=kq0s5Qw8<{V2rWS{wz`kt7QHMY74)Zje;;NwGs1h#j*IQ$n} zc#-%+}C9e014V^}+lq&o0Sff0w|PjUc?z9{F6(IdXEv!uS) zQ{brhGBir|OYI~YHV$2_1c*q>grXcO6($yPNyuXXeuSGU5*=^+P`!k||K>5nwu9jY z=8E&9PgC(AsW%u&f+RA^D27vZXp`$AFTQQn*Ph9QQ@_=gLC;Fc4<4)ysh}CBwb5-9 zU5f^qVLFqT{-w*n`L5s*M>+zZ=(#leAQn^D7sRz&?<3wS`KK zd&-WhT=SwoOGG9hvlW{?Tka0-@!Vf4MEG(2FUl&PFVgJ7!pc7r;qGYiFJC76Oa1mk zD=?VEW7Syr^?sr{7fH@uDK86-3t$hm*9@%Ff|`$hh`Q`lHih+7Q1S_s9n9ph-{V|14C`-?G$hv2E(Xlzl}6>>QOQ0r*~4 zUd}K(o_|I2qhQeD+Tu>Dr6%8S^ii~cyck(qmU-{Z#V7YMWYKaKd28he1QH?FaP5OJ zmO+Z7CZPdgs z8pgYypBsM+$kU^{=t!-vU)7G08)_V_sG#iPKHgoP7geARe;d;$;pi3Pj`}V#;hdqk z)fGxAm-gr{Us4Lkp4 zO4AEO>d)7EjOQ`O%TYI)Pjvp_N`C{T;QS3z1$~V9=8&w^kN=sGhxyXIa}<$3;dU~%IpS7!?O@gdLzF=RVs=>6YFFaH-V9o zJ`|q6{b*pN{hx;YZF$Lkuw|*4rJhR@?HiaegG9oMFcTeTg4$i|4#9)CTLgcgE@{ZJ z22brvcO57=ncsV6poH%^n|V0%RPBm>1-lIa?-mw=1`sMBK?5++!la9T9CY=&5jlh# zce5G9I%*D9m;Y6**TwJou_KMQiMz*q=vO-Kz{ryA;8^~SwmiFF^rSrOMlPi+WsezM zj^qRWmD7&*2St=H62Y&tKO(lqv1hf!jP>a42>Y!A$wiUwcQQ3hCG>o2F@tTWglZ^C zz&<(O+Vn&4)3FB@H1c1-I#7Tp+wFDB9wY_yER*YpjB3yRhKJD06efa`h+k{8J9-4vx?tq3Hrf@Z z&3*Yt^s3nD=mNV-N$ylQOzQn>S(jma94Sf6h^jL8i##5mbw?71VD;bK=OXAZaEK}+ z^~kt$2EZGAQEdxVc2J&zy%G1zcmof}*H0uoMP z(YJsaWk>j4CgwJ^BgzzkV52DE)j}Ny&2->l5=h}n(D9)1gnk}ic)X0#4RxgY4JX|e zIV^8zM%$M_hOX=g356vV_*A*kM61E>x1sX35}32!Wm2B(Oqfb1^d+2f>w$e(SC7tKJ9leHJx4(IYobM3KSNc~ABbNV-H#VXyNI(TT)5^v+}(7&_4WILtmJB)bo{g$ zW$z2JwBkv`I~aF3~?|bHwdRw^-&dHwA6BHTnHB;aoe^ts%^r2=)y5zU__GOAOva^MDs6~=JG53CUZ7^_Bn$a zl_r<_ByUztv3NyidLMb2^%s(!Kn7_MG3kH&SD}z29VTEJG+b__=k=$i;}5bA6jQIB zYeY_k9!+Fmfkho}hkgFj3*gY`rU42R3M?v{t>-K-#RX{Ht&WWLX7W0;XjW<^yX|&q zlYXwP|EnA9k~+ZiO=Xr2*#u~X+8|g&B_E9KmBM9RI-Vx9wtlmI2S4#k7HiI-pNFSo5L`Ql+!WPmKF@0a`qvj%j}(&IUK%Z?$*2fg-7mWeg(RA0Q1ze7j3;;h*31kq4sHK1% z80-ika$RHgNfhyEUrgHC+uPf~KdDqu(@^~zNwu6lr!)8iW*KH@@u*#?DRP{L>-KtV zO}c}?1@+|&m_$sohS{}xqZ`gBB&Xuv9XHmyw8kK`7tLy;i9c1_HOZ-+H6q${(45$E zFD>eDY!avTsf#ou4HE;5-agkrb%cvwzw$%zG$}e22#)!6C-Q?N-W0uDRZc`>xA}%O1S0t{nH~Ptyj*SM<>Zdw!qvZCgI@ZDo!uD4=z5}Jd z*^DMih*a)<_S_2n2R)KytUov5S}H9q9fsn1dm;iwahlj`S-ld#0~4GMG$I}yI;O}k zCS{pe^q~PmRXkdfpL+bdXcF~$CdU6_c7t|uqiH1aDwEDx!+PsP&BOHZz_%6xcmkR% z-_l0f_j7EZvM24+Lb7KoaEUuZk z*!=d38YpEF{g30R`s62p(eVz&X-8bTxS~yBL72rl?YTTrVYu~2M}N>kTGVZ-RiO^1 zc$q@Au8@x+uZic8RT_b*BjMk$Un5UaKnf((@el3!jE6mXT9@IH-XeYR1E4g7S z8Ik|Y9{IsxUUaTYbGQF>cNFHg&;3I!wT2YeBR+x#! zmkt-%gPd~UMh$FUt~lf=^ozJb<66$I;jvM^X7h6H1p|e|@+{j9^?)%lAWO*9RxW^? z@OgNPF6H_Iq2PtPw??WQV?>l1cCy%!K=&a$*%eqnMNt6s>LXeZ1ZLVA@WnL&DTtrwq(psyCHplT~Mmg@!*A)uBGw z(y_tAD8gxyeWxGSIDKo{b|$PS3Tv!jolrs>-|;sDL+J8EfdeMz^#XGe+}y0i>)mqE z>yPN{CF3Tr;fv{=6@uRuhA>K}788$O$YMIv*1)$6OVn-sC6YE(qG#}_OATk{so?hYAgS)+Dq7XF!KV8UmbrG` zw|#(wOD6 zWH%vJJ8rWVZaErigRShBxZizeA4{|{{ z-8RnrX_!P7RPCO{A^-5osSogqXyqbJ)OMlPf~j&umgZ9g@{ULZhQ( z_}vm6{nKh{TAGF^CGxDo`>JK6)LRSwENRfG{66mEbBiP2QI8Mj|SnW)PyQ zro>NjPPBPL;DAYRcDE{k@<^KRgC?`AoMIjQbHX)!fkwgKBfkY@0U554`UuD(3X%-c zsJFs7Rl{kTGGanyRNp(*+f06idT8;$JjWLcw>H-z4v`Js=6P}Dp3Gld{`;Ppg$fJp zm#XBH*Vi-32v}6g-!Qh5%aNj?y4%|oht@9dyXD9AJE2O8hCpb|N)Djyw&otXIbJ{z zlP=!dKgc(`}50|L%0aSB!Mv zAo%~kvP=HG9K80yuC%S#tLA=|b7GOzcMHWG2^N)TkzDA`T7x42* zbn{Hfz;+Tij2U@@jnq}ep-;<&S(N{taVTF#;X`Qb>~CNsQb-GZqe~KgN)MRUkkM#0 zGbTocr{sezfslthUs*JJmF3jTW@dkwy^dQPxYk7TS^Zg#8HWm3J9XC!$pJTp1Y`5^ z_YmVsS5*T1sm@V`81UUfghJk_xhw289unK(L<87wx9|a=x^DS{a9^)ZG!heKg5`%L zsc2)L7;xe8Cm-_)ah%~KsSDOzoB>@he=&1OnpHskGEW~*LeHfpSjAWXbfHPf_cjuy zQ_XPpfO#tq+Ro=VzRgkca|U1tCJC#dB8Um<>V0w0bzC#59lUat$Q+7-x!r9d9BP72 zFk_elg!(u=n!36D&btnqoZf>mJ~h}5wjX9|LFK$1+m zq(#iMGB_FJ0C$i-Uik}IH`Kw`JME} z1u`@OL_sV;0oXf{V;nLgWU`2AlGcS*O&L5D=yq!wL-bQ|^1e@SL}>o9w{M}5 zPhEyGpp68>QDl2}o|YP`kcj1T&hMh=+i$0PKK&DPtc4=#iEuTZX zLL9VeK3OxQJmr9v`p{O2grKbF>AN1%pR%< zU#!Rw7ue0(v~Uf6=C*}LU!1vB1z}Jb_4aD(vwdRE+jCzSKmVAXuLjjRNTxcw^5izO zuu682vQY1%vVn@j89V-GTLe35yI{s6&djzFn9)7wO}rNdc=XBF*ZUDVyV$2?mO#9W8xEYu+KcaXJ1MVMK^kKKsbg##qkwBr9$n52zYR~%%nB>9w ze89$DmG=KJ_LWg_bz8Pn;TBwi6&BpxDG2WF5Hz?4w?Y%#g9k!z4eqYN-QC??A79^l z`@P%a>(~A3j6Leq7`tT8v({X5&GkK)RWA@-1?#!wt8_UHKu3bICaE;jh-3vm zo%|B2(Q0Y@Bjqx6>751XdRZ&1pPU=TJE2qPgQZuz_wMgrtjKCnS$spj*b=3Uo<=sl z#J1|;M!-9a*W8ozeuH5xnM;sfqT4&2Z#hU@e7yFd5BEL}tk`&|W~rZ4W|UzN-*3|M zh7)IfkM|Zmn_}^Jh)N<{sP%o|3LyVf*}+$wT3S~5qvMOxA6CrwLM4dEMF9;I-7w=} z63&AJyqg_^bKU$uJ=MjOU>NzV;rb$`lycGVD;5SkxLSNO)O+)stLAu|%q|27K5iA% zR;Gk2WVldkoZSQM9u_RC1c?sGlkjZ|Sm;)RDHS!JIjC8HfMp)a(CHIW1;Qc?osZY| z8rrOZtv`j2m;Q&t_m?`wUz5*&TduwFsB$o`c`SCp5`^XOa{cLbnuB($q-vy6hDyHy zM=~oO(f|1PxFaWb!-?lwRd6te$@WbKl#NK4lHmIKeEXL>rrw@K_PVF=AO+;3jDH$BYpreKDxG%ih5Z56D-9pAk9}Fk8KG|pb?(*9T1<;`h zKe3!b^_9G&J0Cd)ar%CFJe~=eQ%1`sMg4Xiv1>0Z3Ok?~z}BOs5~`+IJMz}~ zu9Y$iCZ|JppzWnp8}D^~`S=x07tiK(JN#3%CtFeXs?`(DDo?AvjP5HOvVov{lW=tO zGXl!G=&K1@{dx6eZYW_kn%omL6b#au4ZoX#XpQRZEDfzSQ*^5eUk|NGB6Z}%h}g|vXr5sJsd&k^Nmd~fMpP9yl(KYGA#TMdrdkr>8~^-`jl8d zZ1FBGjyEs(R*dBmQ#B^~ zOL=$vIeo5suJSs?eCXkUA$Zi}J}tx#^XE^Q3+9=|sa<@~O;z&JZQBiJabBqvMr|lo z^!Sn1z1>|aY^I;6K(km22b?|R^qFC&+J0BzFng7g3>Z(+w`v+{l6v3{qfCVeRpa#B za2>^eRJ)s5=ebavnjEv1VZ$q`dARqwSU9_RhJA^wHD(X!^Y^{T!c$Fx}WAT>!ii+@{>oXUq+xPD7Z+|c1~UpMe(I$Rp? zMl6j@!JFWigKod6-EOVfH>*8d>w`s1T0SwkrR(KW9r5qhI?pMaVdvQAg?Hc1(|8W* z?8H(VL;E5|z6uf-Y2oD=@Ezz6-pzhhGO9a}Tb-=`tE`p=c69rVwPl8lk>QTAT_qKg zwrFK1MTc+LMW*)A_FjHNoIoww@;p-Wv&Yj!jgVIhXw)CWFR7O@)oID_%@}x_>ZdWT zjdEq6qh+tWaY8uqy@nVeBgr;e0tz=42Amm;DIB9s)r8E&l!D;~BFarfhi(RfpVq9i z37;@JAY3B+G0=U(=ZffmP7dCz8Ke#Q;_csg)huK*$=wcY#00-=9VQLps z)(S#JkhP8EUYfQQNjoSLTI7^;-Utm_b50KV2agY_RC~vUonc(u)GXsL98n~uW_q?d zg`<6ip;Slr|Ev6T4Mz-24vSDAhEbs1Y!Um66(C?eBEXK$f)TvlDTYZCBh4Toio*Ro z`Z~9I7NH+Nc1vL~kp=3)^SCx{6LKySv;84aV0L{lt&xdiJyvLv3WHhwN7x4PRQnlA z3`1Evm>KjOx%!*FyqOI>7}0mbJG5x%WB<<6r`KyzAJA?K#?MGaJ+IQ|ZQ+++KFGpx z-@pQ4ZSa-%uuV!qkOrXV%Hzh)uzyUq-jBXW%c%<7@d%P2ejr(3NgM6OBI!C@t0a1H zO7z%3pYMGVG~D5cuyDW1=(8urMzTB!x8F_G_q778bJ2R2uB%V2m&AwSHWa<5qi08g zQKKJmFFIB!voV@JP<2&of79JEGxDs7k+=L5ndBy*Qy!BLRakvH5?-I;+W(J!x}<-SI9v7fvla=~h_wNGGOMeF+2-E7 z&2Tw`Q3RoJlJ0<@+Ls${ze&CX*IT>C2ktgYxy}lh(XiRBTdA9+cJBLPw!$W{C1?mOmCL=FulLoJcK*Q5b1w& zGjM=Aeh@OgbBVwh>=gJT9MG1SQ<$sRiglxW;f`w3ZLj~v`M^(6K+%0k#f@u*FZq_Fod79FU~y3I?oJ1-0q zG1LwAsS!AfuSm6oD>t>IcAT{q3aZqWr{oeOhOs%mK_RY@GrI-F7nb5s=FFYEyX0Z< zb%m{!44WFQvsix0-Q6RmuT(GrEAH3RwQ;OvO#HR7Dn+r!bt`9ZvgoP@_OoNcZz>hE z*1PQGAeOhjl9Nit2+P~aoxT)fr3(LJ%9RhvwLuNK1b!El>G*a=OW(+Nu#AdL^t_0H z5^WE?+zaA(dWMrmRPo)>D9I z-nqfA-i!j=X$CDO@Ol&7;TxC63kSy$wHIz zn>DZP3)vP2*iQjVxI+uCx4+Op`1Un{+yOH5i49rw@1#pM0-U3WB&Cu zs9LR&8^0OO>>E{xC5;t_K;08;R7gJESydUpgc8x0@GwYulH8{II3Z4>TWL3ZNGzgY zridNo#4xg-yubgI^{1E|~T-B82UA&I4xS7bTy2^1fA zVze=#M^$g3qRfd!Yn80F#l;1vI564<%PV-K{t2&J@w6UW!HiC|%5$C3P&oYDIif&? zdSVner&h%iA5>wQ zI`3!$>?twr&*N{fX20=XJuc~Hmduq66(dpThwk%EzA*7Of-CYM^luboS%yP+-zwGL z+JSiqF3@>ZczwPRQ=%jGpFOpb#D=?Tm{N3k2U2z8ekMOTQ?&Q3(vK?Wa-<^jFEI@K zaUsi4kZFr(EMoa1_T@!))v8XVe6H5^Ml$nWE=FzJWy4t~TY&Csqco+Ys6ym7c@#WP zzOs@dJk|%E4Zhdg)7KSGbjd=4#;Kx@eud6hdWRUW4->BspKgB8m+=T8-^+TiA!_Cn zoC3OyaL3>;jjcA`nKY%bG@n{CQ%;oF&-qb$jj~-Kh-3(}qlXgY595 z(be-PFzM%<5=yGL9G}!seZ&Yk>Xw}qHF8(yKH=9YarB0J8?KP;Br*G`Xz0~%g>(zH z5P_{zcUA^JtZqf-{SRVl(wWF6Jn|94;PhRYAdQ!+=hM2H?pw#aJ1|RLrZXRUX^J$1 z`sc@c@~1suitzio@~r@hP^WhXx7S4+&3>(oIOnW5lqtJ*%O z{YH$S(1|v>P})!+Y$rWYx!I8x7{%{N@U&u8f>NT>=;QZm?kAG2Q?3Qe_vs&MRbXeKlq4y&0402cSF}dDs`~=d;>K z!ejF=BTSj@Jk6JhJmvfFXuh($@==Nq^<5$3pP8(T61*;9A9-`|LmpG^9+kx!%OqI} zg!p~;cGsyoC_-giHa-e25%Ss#?b>(EmPVky-meATWR&U#woZq)Js&VTL`|%2Anf+T zCu$GxR(KJaP!l~GPL6UGg*~W;N2kZOUEMZB#GeMA_N~0Q>JIEy$QcXiPgMjsY3jTG zJPzFa43p}6GsJ$w-otX7$6BiREKfLFPiL&3EzH&v)a}z-`8vAd)&9pN(e2gz;D)Ny zQ+GaY`oo~UQyuFZI-yM%nW3mO4Kt$jN^?*UcvBeCY-MtQk_l(cX`_`)16O8JWg)!OvLau zOTn&Yda|5Rbf+-0*>neIOuc!dj?2likEmSl%%gsErf>qVmV)7|&uRprTwBkhU-yWv z(H*27a?UvQcQ=5EKO=2sI6tnH=vgwEY>RoX<(g-@r1fjw^j2tMK$I_(gj1y-N4769 zIJBrJQ6i&cBFt(u4fb6D`wyrrw6BdmQ>+x%fn|dhgrc{ikCFziz+8Ca7??c-}2JW2^5^u;C`Ud%y0lX~VFSK9Fr5Xq zJs!5*{O~QMU^1MqG&?z2eVHMKnxM!MMPcc@hhn9=Y{Z-E?t3$*{NZtPhULrE*Nimc zblQd1wAh~ybni5O*-~8c_9u}_C0rB{GB?@$01J*Ug3w#2sx+8af+tsB*FlYq%-$W) zR(oC@pqKlv!e6YRDuN(_a?k;eoDShh5FPIa_Dn|{kAZR31n2%o-JuTGwzGhy`!{b| zeL>sQ%A2F*;bupy?G>126T^w6%ALg;rAU>aN*G=h%ybFE(DD_haOBth%tmwsP+BULGfQg)?)y2wT8;g#DsejJsuU!s6K2Iy*SQnci zZr#g?TUio*#Q2+|F4Eb)i=k@KZ6x=K`__|Hz8w&D3p|8D}+pBWhqXfJ{VdtT*b|t`q$WR2R-#09l z_Mi(M&?f5H2)u;PZ|a(=S}$M7Wg6ivISQhqylbCtMtP&BS+6%GHyLK(%!Kt z+&R$opb8+=A2NCKzz$imo#ljEjtW9q{v}D84O(f4BNbM!o+KO5hYtF@-zT(V2N=TX zd7aLD_sdUkb9egc`OBy$d!4^e8HyKd+r^~&!q()eZ=Dx%+8WQry26FmLl54v-$s`- z6urs5^Xza6G;2r0=YxwMx6OUfA@?4pUV=er!r-=+=yMw~+gHS1B!CSJ_5tau#KUk; z#9+XCGpcDxX)s$ZU6%a9)0FI@K0vMraZNe5SFo2T6603jwYllG?R7DbUj7$jxuG7v z+^51Fy-3RqEU)V-Og@?ByBGDtju$#91F082$B6^-Niioy0z@94tlnRAQ!_LE@K9V20+yUFh z&;d-{pIE-L@uq@HXz)z0({RIieC8KC4o(lQqwajwJ$J_0*@ow=4kB&hmhcCK{5C%z z$ZlQX!)L9Vg_nH0@A%kgz zg}5%`$aFua39c>9C~Kayc_gin+CB=D>m`(nAQVC=h2}biZ6-uQue|82j%lTCau*iA z>J5=mU_(LzRI9hi^8IAS9dNMgl~?ldPfga5lB59R{z+8W$b_fap{Gipqy|6t zRXm-#q0Na@#0^YDk!)xSY}8p%2Ai##)U+|3)<9!kv6x?9odzI;3I;JN2Dj zOHe^%RtKYUYQh?3m=-|};LG_8SjheSYu@Cq=M)%`?hM)HfjmtgLH4)f5ar)&Rv`dr zn{YoEuT+L(`L9P?!gpXhI!xFYIq4^W6nV_>ym{vF@T-*(#jxK9ycEj^=w@=7?i7Lk z*FGBqprOOF?#f1)`OCrP>QkOIz?~)1=M|KdTnOQXaet4DPxcAZ-57H$1s+N<0RXvU z&%)VcQ=}t}9_nIW)r4-i`=le51G4z(10*iZj`*&N~Y0Cy-YEX>JA!tA;ONB~SXwpROA4kt;CEAkn^kd3|hM|4_5>p6gT@9b! zG7z7TWRwoh0jGA0r)D&xQ%^8?-MEB3MLF6{pkMRzd)p&Wx#oOvurIbSD;ackoQE7v z1sSMa(TWp~@f)Hv*zX#KNY(-;A6Un&|2Er-A0eqKvulJ1Gu#lMf#}f@^lXS>dyC?8rE>Ag@+|j~$xI6; z$*K`}%^QiKnLVHQ{^rJMgwi*odXGdV_9W<`L7 z?ojfD4T3)>NnfJM;*-OCwDOa(na&ByW&CNmoG z?#Hiem+$Xd@$?t*O$>hdF#Y@i>RGvv1Ch9kzM6})a=^{1NP$4cyLF(UEdMmi`gmcjg-TVwj2keHrVDEXMB^vrF3-JZY9fbzCnOEZtyt5s zN~&I={u6_xRk9%dl6^yWTq}K>(y`ccN{wM?seXPB)j%iMuB_h^+&m*Yz z^vSF$!G?iT7dwbbDlNc87UN3}cq6dnh00G?3M%=ZsO=wsJ=duWGI?Z8>xe?{i2Ix1 zKEDDOK(ue)&6r;Sr{VICkLJIr3|k2tlNQRaodmh9z&^I!x>){ z?K-1KqSmF4nhR0%;R1IW3~2XfJO^H=4zaU! zHjaYOKFQC0iEwvfyzMa`H1*a`RvRXLVp=^}v&gR}LU|YHs-9S0SdjhhuzgOHAM{qi znfS(DeE_HXJ+IZn+RC*t31g=`RoC}t3FkJj9}a{gx$a@kek}S|UCXTgl!Lx11@~Ek z!z5URh9nN%vRwpC^kdYbLd*f~DS?VdQ23Lm4h7ASo|$S=-4*e9xH-bE)4s7!y@0~h z2(Ht{3mI-eBrFKaGCPLyHD&1T3n1KrxH}}!dnB6DSv=A*z#_7jy7%WP4@YYBt3uXl z;VW)xX9VLclh)b{D;3wI{q1HKY1IW4APPwan&U^5&t$%$8<3mP^hglek7mqkvL|*` zt~bRwR5H}@SdebU3akw~pX8zR{gQg}g?%jl66cIzjG;bgI}Dv4vd1qGNu=~ivUZ;I*bWFKoNVKWsAbe5-)xn zo-_;6BO>l(!Yp#)#KEg~ug2(C##-bcWm5hU=Kfe!d*|r={+%Q(rwo5$Qw67{p*$wv zhQmO`Gy7`zmuV6MAl*<-7hv-WxZi>Ej_cY8sn%rroz}kHWEobtJ zoJdht9jh4OHN_xA*u>Z)`=pM5(P!VdFBMAAS-(7(a4o-VL)v<$^}8R7US5>Ry9`8J zY6JfUGyZFG`*zEk7@Y%2@f0FK4o*e2%A}N3Kw61$4-2d{33edf0kfq#@tspAmI8w}96z}j`SZ`*KJF&YlGO)}cg^c>%RIPZQh2hXQkET+bLR)0P z^1K5H9SyT1X~okc#<3xh4gofRLLTGdWqDA^eeF-4+U~n_StuDpjyF*14p3wv^x_tM zun;<5`*CvauRY=;fE{#>M5A30OL_fs1Ci0>xEG_CW=cJRi|Gm$oElUPNTIQRroKW8 zY-k<3%PNP9!lGTHS+Qk!jG8YzRS=U|Ol8`ahsODWP{jEapduc~dVK{YB8`UqX1#SD zCS+6{It8U&bi)xI1VwuOeD-10HHK%M18>|KRD;Epqq5v?N>{J-Cjdbs-xkqqFB6!M z!&kU13Pd7iof*~rWZEk1)Q;YEF8ekfj!^~3j+obDO+(ps9{qkJTb7~e%c`pGpV=$v z9arb?{?t|?Y85GF!MNv(# zl<40A1b<`fF|@W8AIl;iw!*f%dgQHMmLc1pC&w;s_~8Jn8c1Bbl0Ny)A5+(xc7>pxbb(%e6Mk%0k1%Y!O5b`j>L6J4YQsUdm=Iyvf0Mzz z$)1IeY#A9D4c7h?Di8iF4Cc^&t0UnZ@pJIL(`Q0L;mcH~MmC7G+Y2KZ=gp8^JAg(L zSaYq~I8rX&OOz_zdK3BHrgJl)YL4lKs!b352Z9+E;LM4Jyz)$?==lB*jG_Ypjgsmn z(O5X;(NEq=L9d(o z{mFa~r|^m-6*MRd7rU^zae-00amu#g(asIk!*cyy4-$4Nhww5Icw?py zAXDpfB~_+Fy*SxHdobIVz9{(?$dsB2c?+LX!!T5Zd%jMpDmHxey(DxKB#qycuT&p@ zg1%O71vXk36=IiXw9}_rR`o(0a!C%J*lZvAKcY3<8rnN-1vC8lG39&l9!;--%Hn_IC$aTnNx` zyf6rK76%{NwykFynV;VnJg0V2pdYGv7yvZ|nKTbRYl3NjJ!_{`=Rj{T*_ZBCeHK4LbJUt z`z$7>hs~|+*OrJrOkzV)KMTX5L1uvJMc)V2+jaUfhYl~1pC5RcTl1pbOSG@z8y`HW zOEMmEj4P4k5u-kdED8V+Y{_Pe!pOlwfr;CFp{BhiQm^RGR6vKaq|&ree~!)-cmt1~ z=c`!BCD^LZ4dZ$g?3bXS@5XItlQ+nFi}C&jks_HSy%8Ke*=Izz&icMDHM2{f-)JZx za^%PikCJ?PR#^?sT!rr<7xRl9?)8aYDS0OV~N!+QMt1ZQn?WIl z%X8Gt&X}RNE0@IRxmOhBS$Zn%t`lEz^l-L`0T6bUVE@f61?eQY{mQ~k^0{^>#F!7b z@4Eu)HsC%}`DGz{vHWx>$bQu_;N>QYYPis%cpTtq>rn3G-85j&m$y0(#jP2p@_NK`qI26SBYp&rND;Vsv? zw~TvTulyQ5tC7tksQi`Wy0I;D(@!8YUT<%Bh|uhOKJ=HSnRv9|lgA?OOH1*P?1=N||m0Ms*q;Ey0xl=tQROVT~ zel0St<~zc84X5)?Li^aRH1n>mQ+u}s(79nI*N0@O!Un)1-te#Y>iGZrSMcAj(vgt# zyemx1h-Qb0RFE$NPtu*!AIZ*Tz#k;6CYoEa@KfDVQP6)8(8$w6BJ6?NcfeCl%@SUA zPN6+{U0$jkCj<979SX|vYwuy6JC#Xo=dIi2)W6YB2ht@S;PU822t zcZ)CUEzulv6WyAVoVreTM*Ynw*s&NaVWzI$P&v@Z9MZcvwo%4^;t*51B(UI06Xy*! zEPgX6lJfN~$*99l0kY1-LITh4ud5C5k) z#>DG9kaN!&^n7a!1;#Lj4#=Sar$|Rw{yGm`1bGb&*I&rgVLPZ)NGpSF1yq;+u+z*x zq(8WW7P&~NGv-K4h7jUJ)9DcwP}ZdUkmU{-9*(q~cQ5dt(>9f3p1#=N*}5VKr^S3g z6O3#_^l5XN)h{Fbqzyx4Ne)@{vC3D0?-+=DbQb!n5M0J$iHJ=M;XwmssoJHFM$? zNy8fDy9$Wf@Kjy+1KefNugk%w99H>rF!1Ics*di8@mDi7;6k6(r%|^Ps3S6|aOFcZ zH?HwyJYtsA@aLe;f|ZC?rj>c4OSfKPRSIROLi77m?vFn;#?9d9E!7?u$+H~qKZM9* zWxOaI&?k}~TxmWlDT#OBl%K$(wBA%@vVM+8zw7Y6u6@n}7t$!neFA-6gyoZQUWXAV z`WF3Dz=0$5-Rw#Wp@VYWAwX|xvM-ozd|Ri<^{kb+9?`UcrJVqcFQlQwB+LeH{&5VMLa6doITw0(yLiCLF(hfHA}+d)+@r6ZOIpU4=t$^u-g+N==(9 zYWA&NPEXz=J{<4`gGD+fiNl-9$3ST@>h{h(XJ%S+m?AA_mTS2Mxt{a}n8ml(I5%am z++v?2qTc?4Z`l>iJ3)%X^-n9wfB>Bg_^J z;?NK@vC&6@cW@DOMZQYX!b+>}#l6JeGv5)Fu01+ws&a*nPFI^R^_ZYa+RQk9|Mx6T zffyEsPp8Ty$=dGFLHCB;Xxclu4H>JfqOmj5h)`d3J1@eLWo*1~a!Uj2Us0l=JB~%e za)Zw*Sq%JItS=YQNX}}mHtF#33!88uiId$G=$*Oc_qu=LUo27r7CuiXq~I@;xMknR zV}+Qg*f{L^?9zsY`DJmaNqU%cIkImjm>SKgvSSGW_6muV^|1j;usJ#nPPupy^LeD~ zq>>Zu6BS4ZPL$|T2C}GYxug{L1;CJ}_F@xj!&OsNuz%;9vC<_F^^H}c{4~k)@YV#@ zlt*Pu3@ouqE^WQZ_{U!U7qwzA2`mT5`K@+`GA1#6v3&yd8Rl=1|UXgA&f4Ux;jLJst^mF5m;d^q;V73)C0|rd3$P7Na11 zzOW4g_#gn7Qq-Wvs4`n{tfCoWC=zoYEMMwyvifedf_95^?HseHfw^5iJ}0|Fwx_v~ zd6Or>l)?(6X{|5!6DsIb{*_NT!M~{FGfx^rOZQBfT7K5ftg4?C|7b)-+!I~C7JE_> z8m1$a^M-PeaG4Sn_59pg29+#X8zzNJGUQ^mCHUioC0*Jum)PP_msA|tzxio@R~S^l z!}#U;;O6)QzPnuw9WTz*W-!ScG_r$cRbGTn@UBxNR#9z(f}iGa28Vv>10)N$-iS{z zQ>8S2YvA6IXdPkbUnxo|+2CEDelq}P7WXc!LTXIWKxC5&B2bf{Ef*);b6%&6ips>* zzFWDSG`Ldf>s2MqfSzDnh0TvHdPvZV?1M*Hi27cw1ho2!%M6AJdvFqioPu=j5)-VA*dRpaO0?ZG?A zF;?jW*qRLQViJf7^rC}El$zlE3e{ThtH*9e8Q}NC(3>Aq1F+9GgZYy?iVq05 zMhu!j#K@=o4C9#l-Exx_YEw(ew>=W_RdHAYvFgjuCK*mJ@*I8KukUxC%M~&-Il$jk z^My3xG4k6h1gj~FVotDu#bW-cIjZ<9N~lorY?0hdJqYhz^~)F*{#ZB6MrW_T`S?tr zBkj>l!|&xJ0p2;tgpH2j)JO&@(NOkBDe@z^0*<(8M#E)f;KxE5))9ky>|`bXG@!*d!VH5cY1|A!{*Ppq6Cx0mdetEC0gL~tw9knnA}JqGNIX6f;zC!TNNtSa0h z8d)hkl3<4xS!bjvp_}tsAL{N`5}=L5y(SxJ&_rY|LUHotI*bxrlsqf6Y|um*r~dH$ z^s(7hn)@BW1lK;7^zHc1(vpR5!`8oexDk|B*pSvvjqK2-Gza$B*Ofl_{PJ%li-`qG z;@E6g8@<=f2p{Jbg+#*e%RG*a=~y=WQ*!Z7B}lqA?A7f@O~vxVy%U#GV*Qh~^>>EF zK1;{}3EN)_!rYntoadk;soQdgfd7eRK{R7kT@5!$At0x%L9%3(M}l3ovVZZ>acW=@ z6eOE8L9bf8r5RBu@$5NuH3bz^vs1eOlj_CAPJUzP|IULa9eZG9^%FJr+J#UueA#r!v3&b}~^O$Pz8A|drM8`eUDi$~9Veg-e zTUkolDIRyjZmg}Y<%7qk)U?{hAD%=yQl>WSh9tP%$Q|c5s2RXUo|9;h#7LG!r{+(3 zR~!@t$Lo>s#77CEd=d4G#H6tX#~I9DU8AY;U$IKo2lEbKsEA zkgOoKnjQBb<O&g_LX#oKwPL^+x?eUlQ}JpEm!M}U(I zs$Xb9;w7P-IhPnUW5gl(C7M-oNnUua*;aQ=C_mVxcKo)^csFHhGQ=M9iLD^_LYOfw z*H!sRu{NQ2)MFt|l6&DOXBFmp-Qb7qeAk9P;at%lNgu=kf@pqoX7!r~A-&$YQrK)b zDv$Vn=)hcb53xVO!S;7h*&R{CH!U1?601Ts!g3|b0kbwS_^*1A<^-}F5*Bi*tAld) zM?F%bXgMxL-^~3y)r4+}BKiA2%FdylV2oVCGyce%!|q||KOvQ7#OoY^-g1PTvszf~ zHV-rG)F!c(#&aD|K??$ev1u2RccRe-Rwt8ZNhwt7$^dgEt|x0g@XvpmqVcmG8FgE> z+ZgYrNJv8nJ_hCpJsI*p*ilF*7=j}m1GlqUsa6x2IUJ5PRzsD`-!0^YUv7aKKU*KE ze=1q4iXz^>RhGO`BUCAenH|7>7Rqfce#Ad0_qF_k%@d0RLl~-4*kcENNmDWRjkb+>zbx|3Hwd2H`Be0^2Z&?;6e>rx8kUmg8K z4pIHW%j2{Gi3@+8>qE8Wr>6F=lKb+@ifK2x(^K<3Xp}4JF*X_A1|w#BZcG0{pk9^+ z=0l>J(LuS0at-!WF1BiNWA|p`eqaE8vFlq4ck?gexVM1<`k#L*Lgim%sWL?VkU{dE zI@aOm_RtOBIyhMFuAPSli3=o8D#Zj`_oWRSUx1aT&B86h$D7N)L~@3|>C8A5dhfbK zAn8ZkVYvmjN();x@$ktiUO#b;C*OKKk1ahquc>tExm+&R?zp}jiBJH(ZPk68H=oiy zM|^OBLC_MPM|t=ow@}#2srCbwvvP%AGlt?Ck;QPue17d3qxJFuj+E6$VbRsIc3bHo zc-!n>b^E_6{)Kd7X;O{fZ|vND*G$?jyUn%KHoZSn1_@{9>WRaox(alz`rJUv7S?9Y z|L6M>(t)Y#Q*yhZa;dv&4gZSSWHbP!D{dpayY*Ege1oM1Eeo`BW|UO01{RC$15u+w zk0nhn4~NSs=0EnSDjpJmG*z%o2|9u;P*T7G?DU*9W|7Dflk0I#>zRl-SKjvovVF%T z4m5sDH8~y*9rYuBxgG|r$_&q_)a*vEkDLK7tJ#VkLKm76;vP;166po;;{!UY|DIO= zn?gW4Ha-<>a+>2CJHmuJ$Ws763(Gg*M!|uY&6 z=xnEZw*1p6<7Y~Ue;oXWvlZgUOelm@NkxFV)LBd$6Ov`sF6BT`)F?c(HfjQ{5 zsv#|&x_DiU8?{?Y%CC<&jujhrHYkFOY93Tds zh$~vURPp0tNBssT72_rKMj{j&v&X`OLdEKn}HAV&fsT$i# zjBcGcKsRwm_Ly3u==%Q9hoFBy-BcrF9W$ZEeV@G`wpM0Pme`d#B|JCv1D@uRG*})< zDN8`fN5P@bn+3e;rY>AASeRB8?aAynb?1p~Q?gnMwUco3Gk{CqtJIpp^>@--26l`P zJY+=hK1b?Xu5FXH+W>7$WTk3cBK8qA!AV=iV7&&8C;McQh1>D+@s`urHG)+acov>T znihNFLtZ~}VNzGct4GWSC7CDK{$ZtV_3k{N_4`AsfqYM0*Y@#>`-l>Iiw|f7uufDe z-{boaW@XpXP1%sdmy&}^yQ%E;g)f;uOReZ}8!xop8tg0^ z{;9tFXXp?i1*`H08+{RmWkl#@)kQm^itW7A^2ApR%*|&3Zx(66i^E}&{B9>#8YuLiVH=IO>T;?yS$6W| z)85999LkI+h}id58t*lGTt@N#uG^w>3qVm3wzIMMf~V);|CiMq9>gUejHw>K^s3JL z-s$vizRDcW`v@Lykb;XC<~f{Y*2vmE6?H^P^?VE8biqs4irp0bt}msWS; z7W(#&>va>UkHR$roD9X7EUHf#@#=zFh zkM2Q+`K8XE)fnEP;twb1{5#?+{`D5+nB`G{&GZw?J=yPa{#d2plh}1J zUG|9WU{MTBTw6nk5tL%Lp606QO8C&sV2=hp!2?v%=KeR)%bc%IEG)V1Uy3v(#BB)7 zxJ5seD0Zbj!2dBSIr;V{m24IIoq9L**t;5=M}J~RRvD*2QkK|Rrp9#BS7>H8ahH85 zcf4Ox^#kG`YnX7$9C09#1HZ5u-j{!g^<_~#@m3gZiB)PSW=NBJRBKo-~`LQf5OGT5)LP% zJ$r^n{=)=ojpCTUp&6)k0kFdInL-)j5oK@l4@)lsC>3kv`&3&4SgKpzY{pN2h5E4>7H~MA-qR+V&?*BW+KM@bzhzR*jL{5nCLnRG9 zi2cml2e)0aFyeBTZI($X3c@@Oky!DEewkdV-?8W9F0T&~Rek?EVtfc0H(u>Cj785z zFtT7))W#`t#xEQcG3Wcon`38WTn3u@I~s6sMSE?SbY)!x)-H}?<%oKOzcJc~@at1L zFM{c$=<x*ak63x86)kT*7e~2NrittJe6H4fX>#eb`}s((ZoNr}MFueN8- zyo^-zotco!B49+QjS34YN_xq52?eu}4;Z`L`q#I{T{ z$55_X6AAL6R?uw)MVL%&!W5=;&cvMi{Ist*OC{x2%~!Z4;HPk_i629i)N!J=$CACJYnvdkgGc){|n|Q~TF2%cqzTq3YuBip_*@ z^k0p(}ssT?dUtL@ zA=p00O}^*-(vuvJZ~8cOk#O7+MJeO+?7}rUx7}mmXPCK2JMMs5WNnjr4!2`^^_q-!RcE{d)u z3s zV;^t_oH`hwmEpGP!KOSTE z+j}&No+^jgqXic4mnTwd#w;HMc*UQ}s{5uE!`_Q=^*o~uC(EsL6-!|0Eg;Wxar>aO z0_H|=#bEf;yD?cUstxCD1Ll;*!Qn@skC=;w;3d$A-6k&I;pp0%$4L@+ij-Ca*S#4* zzxCGM3mB$ae_>cPe}23}inJmkxVnmtQ4d@~lrORR2#Z1%pyK=z!!{DF`R0RE2SsGx z-K3mRU#8FC8xB1zI zp832RFonxa=G?WVS_WBq zChiO=^|-fjK++aCkBk9+;B4I5=eq;%Nmwb%-gF2SOg{4{wyf;U`zN_oX^ug#kRBe7 zjfiCP_UHQ?t{kPed`4OYr&G6B0mPli$|@9fyG_5aZb%u@#W7pL*yynp0uHRV_ZAxyF0}BD_axVtKp*N z^hu!iePjo}w3E=MxCU4%Y~F0>C!vsRd!oy8Qrm<#>ABaaUE|fUG>l$F%iIsYT`b7N z5Ju5d9<|^UZ=(-yY)|KE&R|KrIIc%x#7$tcEfCiWq_{c`Pa26=x^9mwfp)=6pvNtG>kIqw>C}>b9nuaTmLs-OGX*Eo6esi z>ARN`x-3Rc1m8qEmTFeOM7U1>q1%e5SJmZqnj$dpu9`BE2rh8k1U!d%oM+Q_wca&} zus*NxukAmNk+|`k0Y2x8y+_yI9qvg2_TT1)vpDX2j;G0(2vd_gsBWT84tesaYYWqp~6CpPRO~71Q1SQ^@aqF?Cb}W)WcO8?P z8<~9$d1t_E6UmaAtRmNs6$!hhk&SLK>V48>MNWI$PXoEXWJFcM=96#JS&MBmuIjkF zl@R^IS)2a;Baih?f#1|Gwz{0>QqJw;Iqf0g)V6_W+);v{rPbYMmIp8TPgUQb90mK@ z<@KnsYP~AGVOSib&lh!bt@9iSW&bb(6v&ti^#(j2Dl_yKCf`FDZ}N^cnO>iJI2dZZ z-*gkGFnTW*7@?3Vt#P(rD)LO~3AUtkmr?hQWen#6XreZKA~7bcG)7NcJ}dAHmuUD7 zp!p0Wwy0zdm$$FOQw7um_`pe*D-+!Eh1q}l^r$V=@U5Ib;{Ex#qzTn-$&_#S5i;;N zx5l)?Xr9WY4w+Eahd7Y){gN_CG(Ilv#07|cH~6IcCmrhfX5=af)AkSdwH5K>E>%rB zc1)@HH*}r+(rm@qc=-(c5(*|J!US7qFosQfl<{eEI@G-qV6F z6dO{f>=RtrFV)XN0>$c>4Is-LpMl0;a^>|T4TI7Num_^#evL-!l!i2Uv_|!0X`pa? zbl?Ia$E0OyAOU@h{po5O>9SNM4oRU1j%;_S|Du>u3JGHVJ0Wj(cQmx*7H?U`ZF$;p zTZ&HI#3%zGl7*gFb}G41K79Xz0e?#zW%}M*AdrywIq6{j7rOrU7S?nwFqQwDHQdd8 z4g6#dYRwM*$@$_?QCpZ(o#Oj0j7DVjbYj=u^{<-BPFlTS$) zeHjds3sml;Cm2hl+cV>1#qsa)`P43k}E{+nzEMo5nLMgB0G7@N{h7jSHAVVs(bhM>%A`6E0j@tuwn_gS&OM^DmWLRoGXc3T;gU;z-BPn5G;U#kLC^W z3p^-mr0z-E3B(n+cONvpS}@0p+J zt%C&3H>lFE2{l2p+;*1go3NkXZZ5h}^cJZ~2$%N9FenWR9>);bv$LZi@RcwT4+V>G zBkOg9NwgpmoPVpvC`sMR?9r!aM8%wQQjS2FB|Iz{q&X`=1C*u_?a|q(*6cER&RmA7 z%)3Z#vb+Ha?cBGH_0*y!Q$Dk;U-$_Oju2vJXyrwDhku>j{rD0u*n!|4T&gR7hd!5P z?w}`lsE2mrQ;bXX`FW=u>78yWwm;i-ig{yif@GhU4~^KD{b!X&GO3^>^M5~40+_&i zlI2Ez_@l9Us})gD$-35*CE$NN&fPiwf$oSG@IGnb<7fEqZuOXET^5iv^`4$b8u&gC z=VJ{xHBdS)RR2jn>*@5-pIx{}I_v2M{BCmBPY6y{EV$rWA1G^ZPFodIBenjc!vW2l z;p37-i69ugB}`qH%wzjCYo*Rp+4Q6W$or!{N~^k_o}N<7xBow&wgZ=^3QU!(<89Fc zw)>UT-hm#d(p3s*m%j^#V*y4{rw=fw_7KfyiOo>38!^0e|GPaOfOwQ z*NhmY4}(XDwwJ*Vr*26GUS*}I->RHUhKHUEA6(r4l>xgJI+&!+tqvIeVXtT^e9bAf zl)i}Qaa{5t(rsmtdiLu*RYf;(aJb=~2?1}n^*L7?9gG!tLaHazi#7>s4dd`_!KvG5 zCObRj$Zz{-Ay?EldW+Y5-V9Qcs{0jyRZnp8*yjFJP`dVXmGYtq`dMt&idRKTLa@D1 zWUr{o8^1;Q;UPcUh0WeAxnv!nI%GncfLK(5uiL(xi{%j4ouNi_H#a0X*bA- zhWTedMs8cMDpUn3 zy7^D-&vj|2y5^p$aiy5+-9(hIamY=%-XWiR+YcdvX;a|y_S8W|GYj44iLcAwQEfSi ztc{li^53|~DjU385RoiY>yG*}n4XwT*>{GETF5&2ONtsnflwzs@iNrHuM(9#V*ee; zbAa((`F33_J3~}FNA>dN_7_GeHBOb|H_}L)2V%duCYY^a>ZO(xdFr(PE+KONl&}OG zsQs!~8>Owtq%8f0R3NE`{`OZU4D97o*vQ4(yn2-q16pT{vfdZMiMR7~E{6^L+c}4l z=kH5BH`cupFv9sS3=%r9Ima6Jj%rqD0O(_I z*yi=3vo=^0Em}!Gdd-$J_`RJU9b4QGp$7p``hCtanS8n`N71F;NEhS z-yl{PWl+sJHbZZ?lnij-kUXcCYRrs1>X0XQv8SOo!F?MyF6l^rE6?g%NxJne_s0J!C$2}fhL+ofuAl7J#=Y|yZ_OP(&n0DSK-_>23B~A ziPyJ|JXpqw*>=0wu{~06M@!8sxl-5Jk?li39~{Grq@r0#j(a&1)3Qk2WVmI?h{f>AzagpRf$i9mQcp$rBwQCmALqYuf8Ta z+$iSgNDHohpc4t$Xh)#$2#fOyvt{8FunM=&IWV63tjvuStXqpaJ%kbNrZCw<8CfpC zmomrpYFf0@P@1t_0{8|<{Zr$7v7d`nYr5!nEp98r8`AElE%%F3wBP?z}xHGuN`kGt~{)lq$|9d#cBZRd1 z=dH>|p%EQnNIIBbM_5q>mb?QGM&*+%xsj11q>Q>_%gjiF!$*nR(I$zJ^39OZQ+uC;7b!j&G^z);FiyZi+x`Ea+5F7s-}b`?nB1aO(ecGv{S-6Eo+Y8OoSzHIr0_g?FiuVv-=u=s znN4YT%gTwxuK@o3$v>*gKgxgqFMy=yx5!Vx28tLSC#o}Uc+^*7S<-9$%n5r!0yU?H z4(;E5OuxB`VgBM9N=P>9qFg=ZsC)fD+}yD})AytnXZP})Y8Ey)wO^0i|II%*U`sQ5 zBX{)UN-u-lH}#_k{Tz)wDCcg=^0Xaa;eS1RQb=$*3*Bu-U9&08w%I~_(M}?%9F)pm zT2kT&*9JOAMn?A8>|q8vY5viIYgYL(6ZWH)Vwecc^Jl)mcjNF3Z4bjjrqFrKzMPKV zpTpDZRpdb=f*1Xiq-RBHHk>X0KMwbj0l3)T+u&XkgO~fc)kkQQ&5|zf?o2g`RLnFQ z;)B5evWVymW zjZA~M{)13$eQlnx9o^VXA34z-^s40f*3L8yX@GXEYO(=IN6^c~rVESX!5eZJeFPPt z)?4!oZ5o3EdL)4&-{V8)zft6N_Yb-tuNvyQd@kYrwyVK}TH(ud-M&R3_@jYRAi_Dn zQMfumbS9RAGLA20Cuw``geB8glD*aR!9p_GyXyn>wf6G3pEay-hWmLZb{3^)ep6Q* z$FR_OW4z$$neFboGO2@IkSx*JvbRT8)Pv9QbqVnbg{^CJf8q(peX=byc@8W3sGj@Z z9tS&qsF15bb!YBIM;2nAQ5_qHX2vXku{{nGGWDA_j#NMXN7hgvJ^8${o?gb1#MyS7 zqL4*pl;Op~#24J6@^V)kS_S8<$8B1{ab=GV|7E5x%_C{tEoPY>G)v`i&l&e)llijY z`uit&n%RFbcrJ%I+5o2^A+P3^mvtRy8SFjh%JpoI7wbsREa^J*sWqiJ`u{CB`7cRG zKwKFB3rcWLwL8G|(dB}?Z+UXMSXJ*G%D}Y6lw;=RDK2(_>Nr*{wwe)iwygY5 z{p|5_`&vH5>p6^=U2?R(tLhz@6u#cd{0cHE$G0E4=h|OuA zwK(S~msbE1i|jdQt-|i>{$ATZXv28J8--wG*$T+D^CQ0|qkOiON{z3cvB$%Yml|4Z zvoY81Pu%pLT;`fA;HA)ig}>QR_a)@o#8BP#d<~#@jH|rCUN1x@_2I;j|Eh2A=jEmE z<+lg2IqEVn4P1Q-)#Y@gwT|*+ghmTue z0Cnw9Y;WAcZ19+((UgWD-=!-W;O#Ay-jLLW8Zu_2`;8IXHA-*aWHz*~^xQ+AT&$V! zFTKV32vWb<5qOvxWg_}`u6H7@ps}{D$KHx_?7XVuj!-yI1!dQQ-rkWNwRsG@;kJCd zr7WNyt^zY}&1bOQWnE8nU8p#u z+2+Ejr+vG+0}WsLq}Vza1Vo7a)0b>pM&xOPjGi}pB&%aI@VrY<7NOr*b;NvG=?<0Bh zP#IN`?H6AoZIv%4d=2Tp$P!T`x&5^J*1`Xg%=d_`0bfMF5wc2RiY`RuH_pQ@HCU^8 zibt8VxbNwFdVg(;ZoIwY1Z`&X&FYp|U`SJM7mGWX9^hG~CZoaHpXz)I<2PE+_uauu zGHmZv)`LcoGS?)nFEH!yjFpn`*=;SJqrhgFb@vM1utKS$e%Q-VKWxpXv)(Np@?7&; zq{HASpEc*WWKQ47XMRBx@=zRiZ??;}Fc{OuCs8rT@dMK0UsASE*?FAuq4P6gP@SR< zZ+(F|zg`1wF5Zq4F{IE7q3451iz`a2bFx(`az!`kKZK$mYQcytvZRaEvJ~9FCkn`Wr=RCo9C>Gi=Yehy= z3L7%oGygHWLbQQM{3zs(@EPeLij{`q?iJL*BwHZD296;5I5?6eyv9tkCxcx!I5HUvUC~A$N3RsELf>w#LaFzK|t!d;#H$12oc#Sdt&fP@v(pSi1LSvCBq8@G0ta2z;6(0<0o>wTGY^&zgtxWdncOh% zdgSz+4O5FycVLXfpQEhfNqRg0emxSx6c9?{4=ui|=_ia(PL(IzZO!R>4!mApKhbL# zwfU4r=pUsP;vB)zaEqFaodj5=<3t5inQlqkU;xzG=Jyd(vdgsntp)ns-gDZSLhkJX za7WVEsSDc}RJj;ufUKSb^==&*@DKd4XY&*gSThU0rc_k{Ng zKN~uZ2-a^Qy!=R196t#xkxIjK_W92K2JitBq2r#WBi=0F+xDd9&c5zTve4k_u-F&W zgVt217cj|5KE_AZlh3rEB`rtT!ij1e?csEwDmT|k_ohU{B?Fm8%Kb?SJh8BBKI?ac z&Us3kh=;e%t0CQc%hKPcO!%Vf&21jOz)5z@~TVN>9XI~JX2 zg-!lWJ=~W|T$AExyH80KoWU#HN|f4hs!aI;(FV8a#h^=pE*iw52I1 zGLb16EeyQ|agO`e+29FzBf(ay4FlYKlm#!S?|SjGIoAB1JsQ+uuCAW2`j{Kp+hbp$ z(6^`0XknwC`rWn0<=ab({>br=mZ z=fZmCL&}J_pF@T2*nP@9V+7dS6U*?3C~4#!58qO1^BRzs`T5*_y&;Ei*A>(IWNanV zc;5;}%s_Vt=cb{Yqn6gMA5Yz;Uoh{_zX}!lV;0K=?CR&*OkeX~S*PR6H~%D_yyYyH;w@zy z`48IStqM|g^xsd~;udE3o9`3Nsa_>S5ifr)a<~g=TfRmGDqJ)yOD?XagU8W9c)SwLrn;7$hHqNK@3$(Xfah@)gbh zr-Ap&!zl2Tg}J3;E|B)%Jrr|eC z|42t6Nq-wo1oj1R-dFzhD8!if{j8@y550HL7KLoW6zNNM@&KgH0QcJ&o&LNy z0W6?t<8h&|i!?dbj0j;bAXuu}k0>Ts2zEGMCj6MQq*##9O2&j506Pn2&}G!OOw9*5I7 z`qTkuQbt>RM(nVhP9c9bV=XnPVEb*4G7Nn79$ST=@B4ISd{XSnwB8z;{bUbYsekz6 z=F_R$d9MUFkVie@N&fbeTq>}rI7f)p(2iw3>;TKN-)r#;*8ZVS!oi4!Y+BOP+AQdB zFK?K;vLUfC_VRg4SQpB_<{>8>Z|8Nn+bW~F&$u2wXpS&k{hDW#)%Veuz{J)?K|QRSYw6n2AZVB@IL7uai^ApAQ1LIXnvLT$?p@dfXHQ7To%s_+@g$*9Zxj6|2e6+ zHlUl;N**7u=n$>RHM9a^@FI&xkEOnsu#C%MiFHW&yvUf|d8LiKS`T=hvvN2^}ox?EQ z{ee&~1Ms&gsPF3znP%^8Ob3~Mp22CCzNo>juJf;!bFVf2UVV#Vp*hKgOtNvB3#>>2 z(&2C+H{r8No14``hT0a!GwKP2Ts41Y@JHov(U&Vg4&qpb>tx`;!lPQr*VHP z)r{Q8mKXryBioc@nPM;cGA*vZbIHG^3{1s8PD5L(0$aD8WJYe!;Ek(pW5%lJZGC{; z$+vXLqlD>BZ^Pv7d~TZH!6;LazaKkedr=Y?$VkJnsKVIx#B-a>mGUpnegt*ca2YSL z9A$XG*A55mcf@l;5dA^*$ws>Vc>TBtoN8s`)T_8%`l#b<2&>Tf_m=Cd=K=L`h3kmd z7lM&JF7t<-E#`e6Tcb-ygQ$*`izhWs1uJrW6U+eSSx=OnY2s&F`6a`VfxQ zvt$jYB+7@}9NQ*bYJS!KnN0o;F|N|_%>qo;-Vv|a^V4xBVaXaSlp1sD$E%)j*6RLHYlEgP267qmhK78V=IMR0qNrr6Mp7oTm1Gyk zUshY{4OO!_$f^vdH_iSsL*Hws*Nb2=EeCa#;iBLVDhAaFR><5~`lPjzUki6Xo?Z!x zaEqaGDZlahrTUbg42jie+Na1Co;DO=PG$T#sNm&hlNBy);IJUq^(!FAg2;`i5^djo176R-1 z=e&S>CR)kt26X1ysR%grCfO_eP@gd;*p5b1uePM)<>y+ZI5%JCx3w4vS!Kl*o$kAR zsi|a@2Py(rR6U;i3L%J)}Sh%UNI`yS0G)yx0QBd-0R>+Ti-f`*c}jodnJ{&TYDX&V{Yh+E*7KghNs z00^UG+?e0p(8&z}(^)pB;E@+e<6q9*X+$vLRz~`haL@gTNXs#RGZFA>zNa+Gj(W{g z-y|47*b?wg58<8h5Zqvl_#u`*%WE{)pX*z}Tj(%Itd5ZU^P6!MW>@D+rVh}qViJN| zGAd%8!;#jUfL*57%N%6)88#^^SSiWD^$yfeAr-nVs9N+uWj&UNOUcsM4>lyzR7_rn zIgD%72U(})TqmynD%ifHTqpNCw|m*8n7>284ksx3WU7LGhbThmaADOuS`Ks790h{% z_L|!D0IWtJ34mnNeb&o@PueYNr_{F!&iPNiI4J~}6Shv{wv~CbEhbr(xLeD%M|Z;p z&-t2b+Cq#js;fRCKW%|>GeFMWD3hUO2#|=byg8?NQC*cAXwY1l^ZG#|w;R)%M7Dje zy8va8^)|fSzWpCeQe*6eCckA!+Yfo3vd%KKRvs{$dY+>AD`!_-l9TVF{g_&>q&yK=wN<$zSZbb(qVjZz{zu+ z#RIvWkpiCQwsc{A&vPO8JEPN;%OjU_H3$nWpdK$$O;HeI?UVk+B^Ky<;r6>)zY{I!1x_F2jy>%)w7WomH4G+>y`%8E zgUT(6)^rDbmg?8<%oXs*t(a_xlE0oEZtzwjst}(N?puYPhjJOJv?J`Q@OOlkp0^L| zwYV&CjbRl4%Po3Y^_QAw5M;}Y--V68Qitn-h+pn2R_6Ace9R}r+M3UAOb^;o*3>l@)b72-aEv9ul&(L<&|yKNnJ=zp2Nj^=lktw-|c2XGL5b1_HXHfau*v62fV+8W(LoZ z>Dps`>7L@%gaf?9u7+ytAPYWFch?* zTtaV;t@(v2z&SHlQ1~t`tI_sIUsOQsba&**Yl^kn4fm-SD4!qTFL~`<-X)1Bb~yWX z=!S^0{OK?4a+crylsmXz zkhRZ+^bMkr_W86bi%|BMypmt1B$AL-VI==T^SH=(w#Jo?XuB)`P5WXZy15-#-4Jj5 zG1dxx>`7`P%KBEbik0~2KrIJp7Ahih{%x0zqoz5tMSs8C{&-||@?**FW>Icy$_im~ zyEn%~@ZJ*Ls?Su9TViACHRQ0<)n`pAqj%Xp=;1Nzxws|dd_kux(h;fnr_u=%uz^m| z1S>JGf;0ZKB-3-|TJm}}nI=t>qrmqV?vKf6zfbVWfVB~S*f_M-o>n@md}Te7z^PxB zJ$jt(HAv;%!)EJ@UAQaSZjK}A=K#2T_cRwvZ%={O|B)s`ieEwd%K$E7KjhPDq8!K; zwWn!)Z!%}7*DxvhXqN_f=zM)rVEpOvoBOmGoX-KAd`H``ottS$A=Z2?NLd?hiv+ey z5-;hd_T(NXRWIjm3JW*4cx8uQI6lB9i}lIva-CUi_8T%5r{)wzlP#X(Qi|NQh>Len z3o2ds51K`(2EIfEWF$l`OPkYe$xtEh>@kvEti;vT?^Y*!j-h-lIeRpX6E;EF%Y7Jb zvBF)qQN&up`&d5*-G|jH;p#B;vpyvgkKvxCrgxeKNErO!0lwXmI|RBxvSmE)SvSuQ z?Z25$28WD*lJ4!_ygvSuQ3|B*up`o)Ys>^PPeikk=(R0p(cFr1Zs@(--^Z5Mwe&4H zTh~)H8bp?Ryw>3U9y2ceUJoRoE4)LnqFs`JSzht6BDg$Rw?AC=Y?o)RjI&NN*f zY)?G+36ZBIGCaqUCsw8o>)U}JGarn7*1B(kp4zCM#xmJ@BFlFQ=M9C85xM6_|BLPZ z50)uF6c4-hb2eqbXSgAZtdRxuksVkQlxfbdAdAH5#ugxw;noVzxo?Jx4Amc3bDN@b zWCRff6WI66-va{|nJ_9q4uNqrZ>R**$ou9{xuz|>@)N&J;cF0h2dGP|-On~8rh1r0 z|9>9oK18^O{4)#S{|R9G&rwRL3M8k&ERyBLPHQe!T>?>TPqtcE#+b586K1V0$})Y?|Mb1rI3SsSDcyj13d}8=I zt?u1JHyl5|zyh!u;k`^~ck+P8jisf$%c`7lwSlU*aoGXk!;#cNC*D@OEUQ9m(7WXv zm&4^X- z+5(?qr*?K8gfI63>cJ(`sPXwf)lEqFLIPN%HjD^8|%3&7mgxOT4F5Go^4b8L^1M z4xyR*eTi=SQD@Z$$)7wIG^$gCPiv-&X~F06r{J`l3&G)5n;q;`ECLoy&fUxh%KL7NckH z8**Rx--m$BR6umNi*eeCuQK1(|I>SG(vi0l-wSY}(g}~`-)kmY%h@1nX`F*Q(|uH* zz8_OsH&jej$g582Yle3q8^w1Go&7c8PFf10pgO!5XEg$@h7DrG6nBjQ^-noLV@IxL$~u#+AT)xqbPWh#QtB|>tDPERUwWHN>Dlc@6N z2y{MOvB3`aHX}AsBzID};SGWv?L`sj9W`n^ZAwJUoPS!OK;hzvE_iQN5=*@OPRY4E z*XcBOZ2YD+UsP?@%<<6W;7DDTw(&LIxiZ!~nmbjaGA)*K0|MV9G!e#f8gME^+H7|W z_=$+!r6{0t+U%a)5-V(LBw)CvL*tK_r(-DbQEyp^EyQ2S$wZ((3rwviFo^KvP4IiY zlN9^rvR?C_B)*|J-ndU0i~PNg=$tUQB;lNJz%yUVo$^oSVuWfcy~E$>WC$mkqt{Av ziYr8tDv#?0!_uxkLlo&gE)gI{0#PSt1FCfm)*Bh$*q7@wgj@hWpMr1UDTOpZo6Xm7 zw@*ow@*(#3M9uzKjoQ5(=cTYg&!&EU)*|%^SF^CfB>wNYn?|ma$d9Hd$z1aYlYA8f z=BfG!FDts~1Fnhx>)rcJnOw{;V*MfM&AWV&A6_U@%kqX9APc4x5CjBP!FAtFwJLWo z!``D7nY9;*(s-Ti;h!Llw9HVKcb_R8qot~(!v(%Q4@+$;Z$3fs1XTb<3{DMM}o9R>s55PVjm@@d(3 z_1VH^2;=T2bM3BMyTcAI&z)G$FGp>tG2i+;*6v)?-R5R)cqPYvbfTZ6k)wd9M6vTU zw58*z7xfnkYzC?zVy|aULb|^q?_=nE{T#N4Vh~#g_M+zPqAA8>PSZckb{9i*APe#` z{ouA{=Hj*jeSZF;Co*Q}Sx{P1+G0wB<9=CEy6Tm3H^v%$qwm}9O_qM?+uF*3i9#c? zAOPCl^UY>#04^pY8J@E}XYM@kc8~$RcWseuC;liYc~012_eY6wFFqcu-4eS(@hGe* z+ic#w5DVWpaUqK5qumZEDq*HJ353tST-`x!9uqW=D$|C%gVC%fG*cN@qBW4iyucy@ zFV8)!i#X=K9x)?UsQZ2wDP!|OA_m>_3WP=7TiXu7r|r=hC{X*bLkljSsl+rIoAqBRYjR^d>{K?FZDfKh4vR(Zxd8Tzn~W#SsA=EM=I;fxYdXy zva_IR!&9hWZyfwy5kCu8ZeZ=#jD}=oGo2Xy%0-49*YI|HAtNKMu|weE9n}q1zDP(q zMeF0H><^(F7H&*%mKfhtolY`%PV<`*ao2sb7}j2Ls;G?LEi!g;cwCod3<)8Z6b5u$ z_&uGI>EQa@AedWdVE-vqwP)TucE469{#?_3Irp6Ev&rtG>p4*#@#Gz4{IQS9AD*NW zBR(rM>H@*ir4dW354W06J+^jfE`^}6;d`q#cTYcMy>t;AL0LkDe<|dDIbK}r(nne# z{JK#w_S+<-HqfQI0`gS<0p=pA+OQy&VvBC7kQR%y=85Bq?6tAy z`RFfDlXJDDFi9R)06)rSih7h*S_}b8!pIkn4<*8g+mzPo(UVJgTmXDp8^zJ~p@uB%S*u=rRr!|!I^yuSlAS~897Oo^}T!6RDq={wy(}~dzWZ6DT?+GW!3W}N)3#hLkHh*#5YBjP*NZX2U;Xqdsf<&Z?&s_^U_G`qY zZUh7aBm&w06gVati!dg44>MeSgL$Oat1_Z4Zv8I%R&C9DoYt*$K6WL!&>f5c5`SG&7vkSEx)oyuAw$w2oI&hX4RmT8Vb8AMU^Ih6b#+LRz`{L)GLVo5$$?`fB*MT{g2}TYMX*3v2?< z1v}JA?^NPm4@Tpo5fENhFpc$zw@~2cw4lXgu+XAx?yC8BsO;RV7sovvDN-FmjV$Bz z12{&`)_`Hs_NXPaF(}?6!n3rxeIn2~Nq&%P?y%goEXlQmu(=^N#BvV0S$c)zVP;p& zA53TC8PBCxU*M{}L{s7+`>hO2tGrNP(KmHv1-fTe8vWugae%PZ@eqFlx|5$c*}tK( z$>hp#%O7W9o^B{s45wzoSI!1kMvlp!?uf(hV z<~+$?8(%BK&db;5QiokRmD?t0(dU3BV@IS}7t-%ns23k^L}T{~kXsymhu0%YvmXZ_ z@pGd}^Md^@Yc4Tv&f{REv(@&Q>qc-VF&~ZwGt&)>L zyR7E7`N_X@GOpvDf!&c>LHfW7f6Wf~rMVPvnxaf~qKNsFum7YHl@)JA!gBLgVVNBa_k~n#+u@U5WlWWX(y-2mJ?)`oeLUo+(ne zWnVXyNG5JoXK|HUocG4xoB2u8oLW+7mIkZSRLXO_R^7)z8AAS#&;B2`@~9hkk5x}4R3~MMu5!v8=8C|Qg zd+a2eC%4bl383|k@|Y0z-X+xeo3bW!uZ)HOoyYRd{qi3DDkr)&gU6w3q9DRg>OH z*q*|!S4BRKar=T`YpFDZ5ySR&1>cXFrl@YBoAe$zH$8F>lf4}^_MOK&hp7Y1;~krbXxl|K zHKE3~F%s5RKQ}&UzP_T#NXxaRvA<96sdB>4k|*amLk`xWwc-Mh&Feh~O4j z)8BE$PK%$;#;!)LE zWxu-tG>R968}sCoRYj41AA{MZPwu}xY<^C-+-P6XM?#c(-6$5dM6ip0Op)d<*f%z^ zD4-Pjc^%=j2gi1dMg zwuJ5aVR_DmtnD}k)zhWsyQLnU?)Gg8s@Kz1f#9 zUlV9;G*n0nJ-Ye}M|h_SEZVy3d0aII#o}E8T1}}4eBtwP|dA5u2{vFg(6x`W zCa#wB1Bv!FpMF%+scLAqWs7{_g?^e7IExM}`F;@0l3uVp@5%-dbVV6|ZTuIbB!YkD zW$S-Vvoo-D7Rc=bs&X9ls_EzIwTHGfr#MEP*DTdOKbM!;EV}Y(N{`LNmZNJt_u!WD z>*sG1rgW4s=h41bl*oLRz1PHTyKOhCLxIHtHO)VA`Xep1hVCZ67&6Q6;V4M~{%D|q z-l00@q1J!`JeJJs-dyaT|MzkFuV>glhV6Q@>bl1V7Gx}KbIZZzFA*lsR~F_tUGlnx z0UkBdhA8b1{O!iVH^Hntw;_(P>n(*sH@pwQ?bi*~xXC?|q#l1E=aF{vYfmkHbCCP% zilwy|FTXM0o3yoBF44?JiJG+~OUocOv$zi!Ij8`5J5 zp82;)wQ7GW-tF-ClF_G+vy^r$JU--g)-ryxM60-&nGYLSWonWcs?09+;-1%cmKr-3e;uytU+b>IA|spb#0gTMxrZ}E zhy<#{e;j8QG+V^3@2~4SWtL8Uy(WeWu|WPmrzNI!^#^k&2WNYs5|h=0Wv_tFBs|Xj zoso|76_Ywv_KUL)`eo8*13b`O&wH=T@?Bj9Nch1FduTRmsT z_ZrxZ`ARZCC9O_W&VV?d5LY%?vsLL_t+DJW4SC?rYQ-? zD;V7~A?P|ubBBjAMA=0+WqXN?EF9+l7iDi16=%Dx3szx;LvV+L;2zu|1a}E;!QEX8 z2uW}V?jGFT-8DD`6a=>df;)$Q?e5dvYwa=m?CZMuZfeeVK5F#Gacx7t%(g>QiOGkM z!N@?Xx&Wt1Kk@B1zfXGW*3Y{9cDtuDBZ>0-68<`HVh#ItdZQJto|V)n^8)HQlV&Xz zr0`$y^l<17J(v&$!nEM+61%E6-I3d=i;C;FjjL*YAq}HYArj{x$^*!EwbUBXAHRI) z+!SHkoEEM@-v7}dCap3#$Jds=Xv4$|^3i&nM7WiHsY?BN-TH;T3SLZu)1W0T=W65j zUAn`My5$V>ytg?hd=OU`P~&{x`UM!(O+t6WM*-*`5kKrG5`;`!oQ=_ZkgmnHieds0~ z1-sCz7={Ehs8D%(UP#`JAyvMSzOp1w|EO$WMD>%ON}97w7EMAzgl`GWx)p<7W_VfR zDkI&LjodvD*$z8J^K-T=m^1i$LNTr{k`I~F`_{sHjm^(3!%2Hun#(^M!`J9sB|-En zXiIX|hXpK7fE3bdv4od;yTA!nx*GojXz0RNeWvOLm1>SOugx=Jle)it4lCn&=}qaZ zFx+MTyOW@wVD0pZy%qa+^De&)4>TzAIvv8UC9Avc62DFWuJnL>`2r37jEh@ZIXua7p=R}D6u%m|*xF}DUNVzGXvv`G4m{t#pQ5Nu$7X{_fn>QGS9 zt=c*}+b~yT*^<<4U0dNpq2NG|ut?x0zd>K9DE8J~ko-Kd&5SizQWh5$e^AddT}f*# zZTZ_RjYIogeACFzt4k<;Deux$Wyh|>B%&6h+_WRe$zI$#lLcu7Ag9WD%-tyWohc`u z8LP= zg~DdP|7O_gN(aH0qyL)6l1??dsd}F8s^!;QpQ%%%bPz%08ab~SqNr2$+r({5A8F7n ztkMz3^=`Od*K_RnyttiVQE2<*E_xmp!#Dl={`7HgmoX=im(uS{oVVq*eHv=(VCHUU z0IsBb+yHq9mih5~_}e(S|788YPpSXrbN*k4)<3^GFe4@edC-mz^(WIIQUS>?v`eaBk)yEO!x;9al(P8qP&d0EJo3Jr@gYPSj| z(eU#DV%G2}imD`7AWisFl90JwfJwuppApAfD2`9p&pxD;wZpZ`ox(ND<8BY-cw^|j z*~XHYcM%@*b-z}3_mO;xoi(pZ+6X`$3> z?iu`-i=@DjZDrnq)JjQCh@$DshQ$?9M;SiRr+XeQ&PhEh&?Sh~`Tq=DaxJ}V?CylM^0n4_g=E2!07YATuW7-i(;yhi7yFxqI$V{IN) zN0l_hx@nxPOs$q51P*F~9PI2)iTRb!@w?m20xM!Z_#qlF6Y4$EZyJoD%;t|4CX;M- zeehN15|KQLd%QM%Hq`YBe%p-BBNPbtVQ`Hlo`zBgdOsMumZY8t#NYj9`6#g3V8xV% z-&@cWQKM2FB(PXs4_k8Q=6NOdm|H!o%&Wt;KOAEm_kyarmFS&j!O;jaBRg6|?VDfG zKhb6RAOeOG;G2+lXBK{){2e8~-$j#RN0KFRip?L`X5w@4*qY<-FX#b*xj!wB>D<`# zjZ6%An3ADv!!2pN!ZLQ-<&TXlbgv?=4@zk|^=gZyE+rlLIQ{g~1iuu5`Fxa}*9gn& zI@Wt(!kWj-PPjPrPL`rW`u0|Crp5ZotO&5t?WAgRehFp0cQ+(E^;*2bE%x7&Zz`JJ5g|W`2I`|yr^ef3e0ytU~=j~nT z=S2*Me(@iWYUyqyKDVl_y;xUIvYbyzr<`_m4D{(_RCLehi~!V(BmA3H8wmeucDgb^ zZNIwbqD85NmnSOy!CJqs&H4eG$33!Wy33Y3Feb>=O} z()E5lBYVcd<*5{iB$ADr9$mf3F^g-qz}1PMt80uja8uF3!n&Eg!K>gz=-x&`jYy2~NRFEGku;ow8QIH>J!c#~Bcu z19tyVQuWA&$E$-r&r8wVvC6gwLkCKDM~tE3F{qEUd`b5W>a$~)rsR#D&5QON_qD&X ziea!V=+|d^vz!=br-;?~>GJJFt@=NFTnJW`?hijIn^g13cCf`!4kh zc|g=$^exk%X;-aQF5KcvE+3jRfR8*pusc(?oET>ny5_P zF{`}qu^moF@@otb%WHL~8$rDlw<2ZjD4N8vmk5KgUeQt6P0XbpokxlD8qD|mzNesF zPSKdXfU>jJ=xxZY!&l`QJA9cP#tqIMvh`+dV#2aaJ`RpONDPAcuVu0m#j%gViGcAL#49=5<9O_~e57jpTH+ z(esW`qhsL1$~d`jADm1%c)Jgy3QVhH?ec3wDn|6V`PGd#rdVJ@yDgI!9TT(iPs7H~ zSZdz4KV>_e}8JL41L_EKO7-wj$RHoTMT^P_j$)q-B?ihgb2-?A>7s`kfP;j20Ig$YOLXfo%G ze53n9BbU=mO&$6{KrVd(zX+Z5GfTSB^Oum{37#xeD>B$$Kc-jGtn<@)8vS)i3t5|V zjG7!+@NJa}9?i{h!>M$qDQr^hV!3lk0Nf)7G*th{F6&lnK$z6>DRiWnC(SPROp0xFp+4!F^p1a&;3M1&7k0)efak4p2;a*5W}6Myw%(rM#J4J+*WTHL zCkD*BS(O#VhAODeRjXzlA$$B2LG`-SVURo>PoXV-)obT&zPr-Fc*T5^BEiUaOjrA= z^KrJt+Ak9gIPIlz8#Ak7g2#}Q1|DtuuZO)-&@w%aD)CMgT|PsYOEws^#>kE-2BoU3-n~yn|1|Cz(d)eUHZXy9>^43mqN~<6a*9WbTqzm)Lq^ z&7JF3VXOYBG^C;bBdCJT?JKI0vnDzpky^gyzqbHVO>Iq(GSguzzBOZ#OVZ@T z7IH`A1x!-j?6oK|mc7dk7uAR>&N|zODj2)&_4_HqH{Hhrg&< zyjkVUjrd^|pfJe-S0=OKCS<+t_qTv$LqjyewF7`f;zUTqam3SrKArP^&nJk&iZqu) zg%BQK*UPhjF&__{0fL%a>H|DBh1jIMfmAr%*xPem&x1->8Ix?4aCRd=`Qha}DiGgR zk<+BIsnMsX{J?L`X1?_wf~-L<#IUfXx!#``I4>%Wyx{!mt3e_YP8nSKyttl+d9Iax z-klP_HoX=A5c~}n4JBPiiNDD62wgkQ4Q1P{0~8bu6%n};@;%(_c(F_0Qt@GbHwST}=M|QSi3E!=8^^?pMYF=S9wHrA_pTpc=j1C~ z;`p{guPSJsX6P8Sm(xUMXfgX~R-s=G(9aM-4aVaIZBQ0WI0t3`ld9g^;dz_~4+@3x z(=k3{Sq=6Wi%;zXcg1@ylrx#FtQ%8e%ve;^w#1NHQWCdMywwU6gu`X`5r4h+9}})b zz~m)nqXIb;C~k8Ib!A1(to+i(!a!5CdZxX-q+?}6;jkxK*zsd{rk-{s*la0y4>iuYd5na(1 z4@yo^)TKNrpECu_n1JSyyQl4A$(-bvW_&(!-xxf<(8j<%F)9)D`K0HvK8ah3EIAHu;C*u5CD<>Z552S<6?6UGs51lui_g5D#F;b=2xO9Xb}>Mr6I9ohu93UE>u`O7b3 zLHX=C_X&mu3#V}GJ4SQC0gxl}kdQQ4v_WAALI%k}j1FaX8#vM0Zk0jM2rZm?z>7Bu z!wr5dJg*7sKc}wP5rax7Ik}+6`0noRYPhy8gT0B#=2KWeMY2tHo)n%+s;xPHkgmrm z^wrDYTSYGHGZ*CFxMk4y4wru_Q*cp+AkCwaRzVgQ*j*5hwNeH))~i)iw6k}sb>UR2 z+@r2F>PbOBSqVo8nvf~#`t>iy<^TUo_}A6YjY;24w({YWNI8S=i|DHZ#o^_Q@>$}c zB>UMqVoSR5XhZyA@#WsA?GuVxZEdZ|&8ln6)6mN;B~vGId;Z+&g&(82D;gS)(1)3N z^aRbf=J}X(Jv?HLJz1dOFs3d&G@{w?4{znlBSUMA zqcVjVs6`T5X;$54&6Oll(0D>s^~0Md$dBhEF^WyTXGIi3kn69-OX9tca-JP^b7hOQ zH8oN{-R51dPJ9C_275Hk0=-n`Fa&T4?6O*ff9(6oRgpMnirP%ZM!;u!dmAl&*4%Oy zl+`Pi>?5?A4X+RCVFI*h?2$BlnXfb794k~!I-1ATu$=eUlRd>D#3r)LPZEpx&fN;u zM(Ro=wrhsQ0%Dtb;S|r+4c|`HmMkF=+SV)1ns4owd2p4SZ#y2SJ7((b=mWcW4v9$+ zbDgap&0Zk^5gmXjnoay&CF}HWNQ0RX&HX{QfD!RP-RHMaFgc?J{26Jzbxng+qoIEo zHSHi4c=A7KO-V##&c5EtdLu%(^sPTpCYHQP+LZf;+L>IJ#jDwEd&KCRZ<<}K`JkXQP>O+WL+&nXILk&Qia=E@ZjsmuFNp?YipAN^bAWGSZ}?y1Gk2XTlQ z<-Au_(>YW@iIiUo3wcJ2V*8i^r1YU70Wcol8z+d^{N7w%j7oE+TaHg^UNkblk+!PI z^b`4?(atE+lIs)p=o9gkm3eDl6a4AlR$TyIN+j|tscKO8dxB9tM)aV&Cz0>z?haJv zDK5e3ohf26l3+2uOF}?1ve$c%%Nss-(}If+{QQZ@%)$9x8@!{^Z){0H)l|{}1GsM| z$O~HFEg!FxUZVCrDqIT_YYS~k+z4)SqLdJgfySUcyugaG`rXr7V*VZZBO0!310}e| z;U%H$c)r7;-yOIe5@K)OfurwDx{G{F7O=b+k+7N2y%>=b{*1yd=P#HI3X2*UVVZzS z90;QU#9?>Ct*0?u@*rfQM5KC;Nh>hDFxt&?C$Bk-(yckVMUqGa3eu^s<4gJ;B! zVymi}pJNXgcF80W!<`zG4JF5kYw|~Cb<9WLT6=!`BZiFfX zk{5*@eldZH*-wa+lV@s>wsa~(r7Ou2`vqZGDY7%UrzPa9Ie{VM1Lj9}vPxEtFotmRh|*Hnm!=njsMKkyi@&R`mcSv9iIWAR5>E>+n?B686I zBOMsCoN}nIO60}*Gy%uRXLHg1G6|T+Y;$k*5++ok35`^0wW7;kA~_~0jJ5Hn-|&c2 zEZ)?GD}!a1P2kd*IUR6PN@Y7WfMkdU5`=cmt{1cLT6bP>G@OW%&`c) zpu?^KUhk*yNDdq$A+P~J4nw?LLW@*2-Td7tFD_mCoogr8BTpU%=dPoBs=@6Lp7Wgd z?<*&WR0bGiAac_(wVWR#VuK}g22NKgK?zIyq-wByhBSJjn2Im1^Dgek)z#JVYof@V z$cD_iz1Fl@h3nqr^6SOXXrQ`)7elKce7$6fQAMSrUhuqegHL37zWTR#9+U|?5i$K2Ip;SK1*dB<_FfhwvYICy3z_v_H~t6}xY21gMekZGmK5~( zGrla-G&{#^cQ;^;8=6NYB_<6PtFWM>PsVF>1rA-K`C%~^(og1cObjhBt zC(t!V_}{S@9@4PJwGao&UWT@&u0;VaY@C5y!9iy@w#yBK_2mF-K`O5xy`InZOuQtY zn(3R=U%R+bXPSYz{95wbADEzTLoi zkxE$|3xBDwm76<{puKri?@CpH#CrOpxD&NK1NZ~suRYl1EjoKwCoOZLq?O$D&yudR{P|^=aQdD}x z2Ewjze!(^3VwawSqsX5~!PGp!R&w7$o z@4R;+Tl{2u`6M38nki-sSC2cEFf@`%L&bJ^Axr;gos+u1=|(3SOtZ$zGu%u)o)YvI z`Kgnuf^MHV2=5}2lS_%O*0S5DxpELy6~MXj1_5^z;F6Iuj>zkCa9rQvX94LcpHyI3 z{$O6w>4r(#P1Lf7KI1qDAZu7*HRf;gA(l6dm-f7ZkHF)rHVI^Oz3P~er+N=;CHnSe zfoV#f3D`8PoI}$Sp+SdpJljvFmyyegyjvGMITbynPD?y%+k+zZt#yXWeY@A>=OuzY z;ZA!Sn?;DQ>ceB7Cj>Z;GP68&tMYKfkGy$%9_EV4ceQ#T>-#+Z{zk)wTCEaVszgUF z%W2lvU6{4RYt~VZ+x8t~KZT6dM||Y2M*DV9kTF^0*q~c6DvX;)^R67r=d9A!=6H3T z#VX;l?K0(R=wa&L7Z|Xrdy;8-!i=aV`qfOs3KA3ucx=w(ceU8V-Bq8Ch111%_VQZF z@;PL9u-3$wM-5BEZe0^^biTX;*w#w+bjgmxEmPw6{01Q0fBVBL8j@|926Bl;0^lG_!bZRabjX> z<(cG<9C}je7#EC|v1G97XvOC!N9 zY!(|uq1UqqEEvL4J(ATl6e3;^4i`B-M3scTpngQ+FR8q+<(J)Avht}b@Qf2M?&u(r zJqDk9}KjKrMK0-dBtNwae>boj3YrU zXmkTV+?)TX&#KSjyh$iTG^XY!u|#v0FF@qOQQ0E{r`JtdAk_5ur(SBdMOVnR(&B>X z<8hSMas61?7a})uNDK9oSmvPLsjU$}zklEZN!$TKt#0h$eU7R1z-AQWfIhKE$La@E zC(|;u<;NqyH{kVGL1uT(EuQ&!vg=f)f?L5*+!wwboFNNBmc+oA^BEO|JIwe!iybX{ z!%Us+Qehm>JJB)z%``+v8u{zB}BUl$taGUzYy0)))yywP{F0Fmz zb@)y!`U0)Y!-v&DzMHsIyncmsGyp;HO@erAzTOR{pdR+ue9iP?LoHun(^ztw**=Av z&}$JtZQzL7n#iN=MQ6#N&KfVMlyMD3CO<2*%pckidi zgv?y>vN`;Qi2@yeiXlNNEdR(24&h5zU+by4mn#oR*fo6qrT<$Hflt@VmUe?9=}tSO zs6@H~>B@607mQN=?#x&Ov@HV`W5wC<@$t$Aw!Xjp+1oxdNLxG_@LEr7Hz*FA?RFJF zBxdG5%~j!^&{~Z*9J_{p)3%G8ENpwy+N{bQ;f3i{rz+@=cJA*h^`t^gZ zTuAuC4B{e5!#Cbk%C+La=*cOdQ$K~im^9+DSi&<`IA)*08&U~SPwEK;smH@U+eyC1rAb&1&Mt zZdZex_CclTvqKWba{b%LWSCxii3w&pWD51`wH|V6{@&j^b=dCAp8mT4s(Be7`)ohL z=rJ!-G!P2)epP-#7CSA<%F5c~t=&+ECn}GxcZ_bV(yH&`UTc;`o(`1T@G%6EkF#L7cJScW@RFY*7AsogzM35K#M!oeS!{Z0&o+uxs0Hfnr$H3UAtrjzV> z2%ge+J?^lrFcGq9lMcBLnlLK}%$)x`@XxZqM9_BH>*f)U-Zq*i4qJkfyp_gLH_zc3 zdvNLMv~qEBgbChM+rmW3UF(#K4tf!1FX z=O_8YG3K(QZ@uY#7tK3R+??BRoL_7G6+3TPpmC0czdq@>A8H|Cl}SW3x9~LW$T!f^ z;Z;^L%g8eml;6+FM1_(@dtSV;)%Wvgv6eX(-;&1g8(BATsNA`+;RRKd-@(h(t75=I z9~c#5gBncy87?~1zZ2m+lS*YE z`!l!RG5MmP717>nzqLa|%a~P8p0tVduJ@hwJ>aAp$md>iD6ZLMRM2%na`474Y z9e$<;&rC_`7yp)FF7rO?<9hO;FJ9jZipT(>_;^m%2D;#I1bJAbD)8A!PZbre67E@@ z(bLo%tbWThz0mWEkw)4b7^HD6h+iF$qw9rV_m_A-NlYCsX5>VJ7i}pEK2DYGe1Pjt z8f3pyP}XOD$XSH5uu}c(pcxDOJW&d9&6iKb1DZ56d=c$V4llImNm|&6NRI>TRD8fx z*)_jJQ|n|5RO`{!zXoD=izg>obR)n`t$q?$TIFxV=U=Hqaj5?Z)F>nc&La!6cL(W- zrLtpb_L9T8ZJp{tm+W6TJp-9dT&l7D`qOoR3i;EiKDl6S1bSvdXeu(wY@2_ou7&zx z!(~wIISKzzS?%MS^W3}@4WI1-BYJnnbY(xw&9xrLpRFCEf_W;F6f9e$5Rs-U+dt#z z_~JPBa+=}mP?144yNNf&h!J?@_~;XDt?20hgbA`KwTJNi)9d(ko!WCfyd-sD=_*dy z=C67{V|hF$tkuQ)VDtNy9kW)r#oQ;gY`WNQnTSeSs< z3cxsn!Z>iP-tjFJZSqavN3xbihmZuV2d=21vRs1=+{(m!Q4E}Q05;8)VxiddHKv)B zDOz_7f>_>bD@8maU;Kn~%pfAdfR550bJFk<`t&b_T$wgf=e@F12P1g4&s#RTh6bHf ztfR_5K+7F9?9;yi0_U|~BekSM);80MyL`X8SJCsVYBMGsgyiOgG!#(J`$N5B_w0grWgz zwA@3u4tgCPf3WDYNw5HmHKZUz45U#J$xAca%8mK0Q3yJ1fJ3~^bga)p2@RdV zF@-c0Q#%r6jM&?qzEfGkJj0*TsimWrUVE{uhoZ?{cZk1i?kRXeR^{)xSSIbinZ)j%cHN@6q(ZF+A5?VOP>8T^` z>f6L()!V?c3$o)G{{AJ)vvW2+UICIsxy6H67*Ev=VsqyuFPTZ#*Ks~A<@HyC2Qm7O z_4D#_n!@krBgPe~v%JlgTQ0eQ)(PDS^@NSy?aCJ?rD#0fI-7mq;o$hQXN z;b<4JkQCV(!x|f44ITD z|E!*9$~orZT4G(1j}UzMD)Nj+okI{%i;tgz7k|@_oT4h^ien{5MmNw*!+FY%jNSij zT@m13`s-BmwjM>n<+uZL)`~_8g`cD{!v~;3blLQW@k(?DYRuwm^|k< z4pjqKjmcLEF^WaWgX$bqLh`NWLv@vkhqoCTO(FhX zJAP;ajcFoB8z4ZfCqTmI?lmwVF-qpj$guwEl!2hYm^LTvxCp_l+TNWZX z#;@^Dxjn3VDuL^{9lt6_>AP8|{TKQS&w^NK)orWN*Oaa+Ph=&F+A{WS*=#czhx`%e z&)NOKt@-SeI}hI;)+P=^z?5nL3bo~o4sVauB&TXo;Vu&+e^`A8PYW)pOD7wIlaB6q z`?fs_fP5RO-{Y{tX=T8-c}iY+Z1Cwh+m9{9riAps4%E>k&M!*~J!z=8r z5qIt_?M*7_AsZ`G+Mkl*USP7{Z2U2}#)diJIZYTF#b8`tPfHuId_GcFf3b{$_X+CQ z@2mh3{lUiW#pzBNO?m92?&2~0MF07fvDWY0C5m7!yx_sdZmu)yuo7J$bY<_8K5ZRv zSQFkJL@@8@FXog9Tx&Y(l20}c^SNd5_aP$W;$)^%_jv4x0K3lcG$d3zwtMvwR1bL3 z9yJDw$t2JWnz#KvsR^NOjPVyugL*q*RTn9ZzJe0q9|F~%d$NO8Rtx>~27J zVj5VVoy!e;s2~KAdn~;j{Gq(&Jqyfg=DAgH!7fi-$I7l}!q9jcn(YV)HDNI^ zT7wCU`D74elgr^AgH=H{IJfYn*F@uGY;4A;Fh}x3S9=K}#fB0xE@(-#x4y9U*aigK zyQuDH>*hb_Zlg9ZNT^jO(}u9@-68ZMiWlm{QIN7teH({WkqbV_M&z48&`Dfe^IW(8 zjz!t{kEB0w&Em8yJ&|-d8lV%eFsEy1=%C4kVW1Ts9z!7vndW{RiDH_@%xEnu8%rEO zj}O#)<5r-bCE^b$yoi5|7XOv4$6XoS75txT=|60K|C@B~zRCkb|JY#G5!@4zlGgnr zEbTG7WVL$*ZC=YOzZg9oYQdPgo{v2C)RmV-?=#nz7s?Y;Z_{@>0?DXGurJ_v$oZ<` z5ltnSG27R2yU9Wkp}eODr|WKWuYuABQ7V|IS5r&t`UyUcqJzDkq#fHPEIJ(IX&L*8J6K7$w9(@cd zxcf3oKX9rk#5GV0(W4{lz*M`=78#&|^U9Fogi(e7<+pPlz|cxfT0ZnHtm&SxIz@O3 zcczJBq_Tq&548ENLW+A}8bfmNG3NXDd0t8~CtQD=ProLDa<;XZzAN>7Z_L+!@8WLt z_V#n(5gXjq2+CK>}p9$a*H0zPSkhSkE=aVHKrt2Iq4>0qbNMOg*lA3rYc0@;mkJyk^=F(MUTk{YiRRFu2mnY9 zRbX`t`iMEL`qKhv8JKa5LH{Y#BthK9s*{IT56@}V&L_^{>yq5;6a$= zy4?JjjBY>xpu!(E zW%Ivu(pri}ztVkkD@TaMP|)KMY0u?TdOiE)yiUhSCED*A0F#~dJo4iWXLhv&ju$cY zyAypsK0Ipdh!n2ei-o7+YRYh02@S>feR_;!DSjL-8e~iSOW1T3*_D^DCNg@q zkcI|8F@Re)Nf3V!Nlt2>fy}Hfes$`DLJYPFCd))*_W0sF4>fJC%dk)=;R&wDv@a0s z<@?YppOqq9?bz>u=JYi{!m6;Q?!OV-bWc=(srZBUUL!J%>X(;wnhqhnU3ZGUe?ke% z_p>FNzB+&M)^yqE2KsJ>(J5>s8q)4tz0)j1=&{N2zt#Z>y5PF$(tNQ!*f%yA@AQ8- zhWeh`*CecEjQln`RrWtrzkUr9*G&t{svzR}tM5_QYg1n8_}{5M{}a~!FFW)^KdQ8&$B$LpAnBBum8KS7UzOP}dk7zKW0hFn zpW`K4`og$9J6zHq%6YUeFl`Ll%VYTUpWxvMHXf-w8VsNmX`uxIl>s@>oO&LYXNye( zM2C7fJT_T94#muf{J%>UN~^i1^-IPX16v3L>dgT{iD~pH5ZPS}8lWA1@gj}!=Ru-T zF2fniS1fs@xck>24;-mAQ&MfxcqaU1+@@>qOp7xa(Uu+4d!1oL`6?V_WydtVV@0P0~2-X1m6f3Mj`&MgIoTtsZ4If=5K2#n~%eh4V z%fbw};k<|SNM?w6r8Dx>c_}Yb0{t7$=Xnx5przl26eN7^x5hJbKtB^WShJ*#sen_$ z=i>cm>t*`v(!P5G^LO?ht&?1uQf9_zy#k6(Sz0Sau{72rCloma02xbS{ zuJ%}O8>!+}T*8>64|LjRX6@AF%RD@29qO25<>6&wahoz0A57lnpot&Fgu)tY-jD*^ z>Mg_+!&6PBP{c)fF z>jbiyn{n|F<_SrCTvjm#060BSa4h+9_g}leQ9cNc4W3I*7YMk7&IJ!FXJ_icAtyAN zg9WTJ2DzSR;alH!i@{-Bl}zP79RfeNdM$!sdF$%gixcZGq59>MMg{-)`^^tAYu^EE z$cqFsxv4CT;@H5t9+Xkdh_uK9Ap3%;VL_cEB>BOQzllIAo znwtzCPP7rqX;Nlyduua$3HFFwUm*bE6;~|Tu99S#KkRH>OQ$3!g&7|`a%YB~v?jrWzF*8nP(uMh7mr5RKi|qoV${qg`uA)CF?o7+KEC}N3h5Y%hS!3jrR&21+nd3 zX54=>L;s&i^>6l~b~ty&X&YSUqj4!@(aNXxHvii{-(iaZu*Kt7DM(HB{o@`>rkUY~ z(`1TQS5p(;_|(he)C#%h>K`#a$z9q#*N=^Mj@Yp!A$PMi0y$LYTGRSFFidgih`Xoz zJbnd%^9*UnntNu)U3`HelC~rXcF6AB4d8tV_pnjH*N$OVkJyTm**V#&Zt+*Vc~Y;b zXrce`w&A{v_+FQ^ZP~D_HpHOKLnozP6cews3zJl{wu$MhOg_}#^9$C^IjbL=t3YM) zw31H)yKY6U!UNTM5e!ooyIkJ>QD-bA^s7ACbU-*>VtJhbSU#$Kf6B(+%JkvH*P-iNLir zXnNc510^yNsJ+XKdFQCkOK8t=RlkDfVCF#dqfaopzenttg#277dF?8?t2YvcmfgIL1Y~mCT3sW@;HOua|J!lL z(CL9r&X+<7;gnlrSjnwvU-Nci^B!A55DR*_d`bqQzPB?;?fOH?LO6Eauw_X$aP|B| zy~^=*)%y(q4vxP;t+O)o0>=LiYka@LRsH&Y86`c64n`x=<>f%4q6xGz>7g;fmVTj& zj?&@9j*<}j*m-vAzko$n7GH~!TVZ2Z#vf@H<0C@w4}waErxHkY8?(W58aV}dc`BM( zxm4>NOkM_$Z==yL!M&DU(z$&XJdO)#v%{jw6%OgRK6r@HVYAm|^EYGzr-A|CZbJm1 z#?oY?g7fu_8^7@^)x!g33`YQifXd{h%gpZZlvZ}YL{P?zn63r*5g$AqHQN<P=1+*_IarFOyhQlv1*2h~g0i z;Tp@>Y#ug6Pw7TR-34tHKa@aS&vi4k|_0Xx}12aLDA}BJI00Q_|DB z+tOq<#6TPNH@=8^J(LSSEfC+V^~;fh7lIYxobPw#=_=rd7b@Dk5c@)o4d$x;i6SUl zD6}6P{$dHae;$aam(0Oqp*|az|jb|^zH|Kyw4zbT}wIBaRpFecMhYsL6 z-1tJWgj0%Qg<{{j;uI@Yk8MIQ&El2<2dD^e4dU?zu8#VdQ>8& zv9tK{Q3^m*@vcbL*H_zF&75jD4xk~d;IlkwDU?3(B}+C=H&Z2Dq{#%E-NwwUfac0p zvLh{%cDaW3f?U9DxPk69lVl>gw(^KBHTHQo-4TMTEc8cQ+MQuv`TRfc?f)2l|N7#M zUz%bYz>LK)zDh!!lW}@X7CI-3a6bH(el>9_pJhB z?yIY=m3jW0Ay7KowW+%n z1=B#3cNn?d++xx;#&X?cA24kan3&;(b?fy5DBh9BTaD=i5SHg;4l3)n!mN(}~?TCNzA(}gvbA*-JcVoo$xe0&zka^+HE&WWU<1hO{-cwq{{@EKB6IXh;9NjSt{Lme=;LK>Dc z6MYK2(v8ao#Xdl%!gG&g{|nmBTJvO;1LWd-D$9!wvsx|h9)AC7!9y?s z8u5m?hF(xsf)U!bod->nX~3Z7EPh^7H_>Y-FZgoUgvr{@6otNz%qdofO6Nk1YqKQ7 z97yPf)SN1QU#UVj`J#Fh@fE=Rse*FN7ij)}J;ppf2C0R8A70KlI!(f1NY~YEIJhlk z0RrTHSC+Im7G3;sLt>E%%UIO^Trz<7F?Z?~5V$Mxf!u!Wm!m(RK zq)9|+XHMU)o8mokL@k~dC`q698?3n5c$ z@H$!I8h|jEzGIQ1%1(ZbQgmyrj39?RDF+sr`cB>W61&(FDm)+xC_nyA?*59J-NTm_G)=xJkUC?b|n zslkH$sU_|CZ&j7UteD`*?M>&GSbCK+vx{7{u8^x`I%x% zI9-;{XY`c1(m=(H)>mW4T6kjxs(>8(pBq@ydLusVTU4H3_lN%@{ZTh9{_WDxcr--= z`l-;C7{~E%>4|`crU|buFJYt!WoVmYHq7)Nl1NX?O7>J{WaTw}#C*?rPHXx>w&P;n zcaHJ#i-nKR#MBh|%*@NMgd%o)`KTR;R%vmIMWtJrIX*Gl`yvENjERY{96-P>2QO4g z*KwXHW3Mhe?YqqGisMkonpIvW#O>*y=vgHACS351HN5je^oBK6EsH<{1u5&MQ5;gg zYe)SXNeFT>lx5~vH~F^^70a;u^<0T9xzE5lqJ@in^<(j2d6QQA8IsWn33-Eo?+v8) zsLIi)f4*zd6pJ5X44P=Y&((V_yJxn)`s!oXmF3mAnQ_EWkv_@RmvQdyzIOV{Bdx~je(v>d#FDHdAz#M&$ zD@-qGxZ{rqTEH9*QYjZ`9VWZzSv@E z0<`9-tM)p`PKOA!jzc-)8_|!g{P@2}61M}STz(Cev{e5kDbV6dHizR&ahJ?C7%=UnHUzwT?- z?)|xUyz0Grks-B6upAao@7vo&j&OqE`OoT8uh(d$3E&O;Y)pcPB>Xn^6Iy-El7wFM za{@)~LGeFTB_5Y zBtF2~YOcF=ke9cAwOmK?gtjRNS~>Ksm>S5IZKB<98p~gq87c09!t&8)pS++K%Rktg zjTn!6OD(*5Fq(Uu<(g27QhiY=w!E0}f3YwBi@&!}6R6tBWchAjOAhPnf6~Y0n5LW} zciB$4KZ4mG@i88%_Twb5t%|siH8coj8z~gI(ri-jJ#a-M>zn&3^lwjxr4DP zTExr;p`8zIufDS@{>?+34tsl`oTLbq@~?*t4@1tg-aS;ofVy2vSel*d4q4@$loA}z zI8A(u37Jb!C4Q*#Gj9i!|DH&Lyf4j;=hdT?Ir|AIA3pvXX88wE@3M#}nX9~~7TxKl zcN%2LwIPYJvkD>$cT}}u{0@rX?1Lhtn!}70Y;y?` zLuU(JSF}Q-7hmw?_5Jz5lYsO~*GMbg@pO^C$r$K=Sxw`Abw0Lj2YsCPVP{h3Pea9fAO#THwH8m9yPHy?#oYN->Oms>_$&E^nTExtW8pfx<5{C6 zl9&QvUPyaqvUC7(>3SR3@$B<`u;NQ`L2tcZr?6Tg7bQwq5F-_gk?kG>!pM+FvWY=m zPaeQd=>0KCiUX{;po!jQ4s(!O&h{b{$CKMnVD~GHqyNBHao%aRu3{oN0*|xZ zS!IL1b>!+vu_Y-u+6G(uy2H_Hz@=QqbzYY709mEJ=-KNlye)?d{;))$Hr^hvjr(XW9K9C`Jd<>9>&UlRuFMhn4;mQ9wK5=F?_C z9YIKG#zbaSR`(j8TZ{~)(#bu`XSFqUBN;8GhtVVW>LLT0fgy^;Ob7QFaUfX=WIsCe zVmmX8>5_}%lCp=p#%{+$P?QMXU`icoEUzYvoMpu2)Ft)M~O=34;St;juM5^(}ZKdfKCfHQ&=D))=YF^DGVx z4@+vO%JbOQ>cuXyTI9{>@m^roE9g{KRWq4@lmE;`X#|0B#DS#@AE)t}ZMBUlCGEQI zp4k3h?^rNP+R+yh;$`*fZ}l#JgbgMo{WY9UQau#8%gNn-D$r&Vv_pv$un}zu&p`34Vg%WyI0b83(c$3gRZW z512HL5+46n6ff11^6m=hAW}omnWidOFummhv~uVBuo{@>H#l>3M)Or<#}V3VE)-xy z{}m0Q%NH7l%eKCO3rCw3P=oKc4q8ftb-yv8^mMbO#U?n8>)LAeR;xa3^+TzCFma;k zKzjVNXMuovcG-}S?Wb~KwBUDAD`DR|y_Rx^H-x7ZQ}qfy{P|)rV<)$qmD(twGET93 zc-L>Mx957z)35sF7mqA)?_q@!u0X#^fGM7J!{!<-V%<7xmP($ zaGk}`8amm`voo)(Z`o`%x2Wx4{dp~Mm|{+Jh~3T1h$TI*9H9^bunb>5>j-HD!yj({ z-8fcRVl&7RE@Ivx*rDLAc&G_8$9B2;qj6L-@7-H~n=a}zxrxA%%J1u!qCoJX@ zLMNEToxuAS_(O_}iq!u;p^o6(G!hCLbNNc7IPERdcz@vU)+~=p4ma$AC$UdbNjam= z{>gW*^trMZK!j#0QFo0A^<4SG>&A!IpUl9Hp#TH(=@00M}n1n#c0L)X8g4U$re za4xvBU)H$9Hr_WC9^))-dNp9`5aW0i#ta5>WfvuC9 zMF-dadmY7p1HxAjgVsA^*8IMJOjn;jr;?Rq7PqFcuG@U*W{!`r$i}uj_6Za2`{7EOR}jguw4d3jp-5m6zGoj&(yHLM&e&2AbXVy^a8&UjmfZ#w@BP;-hDF+@IaQ^y;}|>7 zimeQ-xLI9`nfEsF>m$f{V2oETIin7Q z#wPEol;L@k@K7ECL}yE1Kh*k&v|vf z@rr(sYgW)f-f!N6{7gpm7Hbl;CdLa!bC`S@_S{Kq!_tuY%6M(ZhDI0>aGaO$-mM`r z@ZGPQ-^ac_q%Qle*<83+%9B1Yu~ zl%zynGh_c8LPi3k>crUu8TCuc-BG~Hd3=s-ao_ai40SVBMFj;zgA2~vfQY(^PpZEj z#@VSU@^LAR2)o`&%~daP@)f&}dqeyv1?5ykZ`hEb%jQck^&5UjZ_E$>FBV%i1{db+ z61z)(9Q2T1OZs#xkB4%N95JT}d&jsgz^61vdsfZ^uN~=676sjMR%8bXm@R>#@}`C- z4yPd+&GHz-toMYtY0^t6n0$WvZD1c~QWkKr;%n%}lcyZ9bfzr9qE2>(+NB;RQVCA1 zrMfWO`Ex;y333jPw*#|o*S=1R=HiWbDz>bZcWcXJ7`)OmJobn~xHnFV<3TFc-QjDt zySq%cZ;~V*SeoVz8~iT2E;CV2b6Rv4W}r=^yX#_0tAqgAtGD8<)MgWrvs!Aj9siEm zlYbrzNup6EI+GBq{^)FC2r$OqR$5~qd@dvIj-50j+DB-VGc)aM0bi3T-jLMfw^y!3 z_vWNWL|?$j0aRZVUR+Ef(GJ2)o$az_CXfSWDH+CkpQqN&-vk=kQE%EDVq!)BvTuO! zZM@|PB#Yp_(yF)MIPJ1-(9u4lmzUL8{^)KPS9fJRuM00ujLyR1cIw(=lfBSN#3)~o z?X&JQAJclrK`kiE&vWrI9IMp3jD3)bp(3f)13- zES|{eOtklLg^vIXM$x;V>pRn=b${+viysv~ESsf{Y2mp!{Am4mSvGbty#VR&oK;D{ zmYn*k+iLceAoft8#eM|t-yV&;U-xjCFZApjXsY;-Mb;z+a?8mvSNHM_n3g_SmyhD@ zQ;N|ogYq_O>{{Z)HxZwTrVjkuVXw33nI4KmFZ9B#%tdv~BKf*f3CpX$DVFnhn?F<6 zKA$4N!`>(Nnm4(c3{A>qX_Jz$UJAhQ)vJFz@k)AaQ8oEHnSXF*_R4bp4<%b=eGf$p zg`V@hWtvewV0;~WVMdiSHyz>_{mnHHJ1gc$EjaO6+nC9Vz;O0&wRNuocL{rQ*nXuH z#i@}8Ipzaou#x%6x$FM|9Q=n^PAnZyo|EF@S@7%h5FMU-Gm3&#j+&g7LqfBB?Vaho zG*vYtwjmSb41cR3S=!tqA$y-v#UHapz!bDc#}?jJNp}!DzMbkN$kB;&j#Cavqk1Cl zTmqUc=wHKHAF3kOB+I0hCTw8z!d_4SDl>um&AlQ>wUWs3q>#D;k zXWvK8)U6hd)5nMD97{9DGl9`a=@=TR%C*jzz7es=Wn@9B-a#9tI0 z*^lr3ZCK0~Mh6}kN$SCqp^p-6=m(Z?NsJ?6Ur8-V_P^=HAh)}zZ~dEY zt4(4HzCesmX;p&wsv? z&Lz;=Z51k}>V33stv@is2Tcx8$i8#RwtH*|I!dN=nDcm0^}`oG*(9)$kBAI+?JnGJ zfUkar3dK~5IV28%d`9o%xiML0b$!Fc73>N|@+;T=xSRiBO zbP_YdQx4q$U>G`Xz+CTz`ZB+}EiNgmV!!l>s5AW0YIq!lIneRj__SEB7tgu~_~_l!FST#!;X(@vv5VJT%3Xah zWgX&r1Mo{5dI16D-p@IB$;fp;Xe0I%Exz;qxGf1HI;wax*yK3{J=|q?vuTWg>(a1` zReV16DK5+=3zWn2P=Xflo39e+EBea)IqPHagtaw!x$#d(1r!CoG!7!NgUGVb}=OFU0qPQ#SC#T=ZS6bXokygD4P*O#e;5Vdr~Uf&#TW6)ai^2DYuBV&AyYF8=-0`* zO9|1nv5mloz2C?Cadza^8Z8}s^%uRSjVHzh)3Zd18=D*G#CPDAtY1>H!MOM65^Hf@MT)4}l^Uw&gj=-aJdh}E-W?)MsCqJa;+tz~(#K2g&ZE|4bq zjaB|l`xY9&iwgGJIve~)6xzsRi>9X|?NhrCcOe<%0G zIDYo-)yp)d!~1u@ibkQfQXnP^22}zQY9`oINvHE;J97?OWK?b4UA^{*scrzt98(@q<7j zp*C^de7^_ma3*?Xe}=VvIT0#E`?GJi9g=qW5D(!=yjLX~Rv-D0d7|9Eef3{&z0n`( zp>+Wn0(B9%M-miIZkQ@D{RPkLuOVF-?+^`w=*S_y_A48H_I@kYf zW%=_%SENT?JqwNzzT!(6>_p8erei3|oU@5uYon*~`vO<;t4M8X68pIE_I`b=8cE_a z2$?>T?Df^Ci7*OCRPG~6S#CyRT2L ze)}(L9a7q3ocAaLO;IwJuybJiQO-sCAKtbBq0xuWhFM8Vc^bw> zh+q?H2VTe2={evtF~YHd{$CqKjA~+H7W~U0PIsq7w6pQ92!-C>_rNwKWXiS`8c$MO zL(A63s#siR((4?nQ8d4&4Sn-!M*wD|TShlG=tX+4uc+J=2W3D|KOuA>AY9a24xjW!pbzW0wzTPcC#*s7T zCxS=IMhSj5GW32wlYv@c34QkS)C0%6ft(=Bmt&aji3TgTi}vMcy4BNWhN{Y(cE6r~2Ax&VV%ru2xYxwhqZpD!pFJl44 zJx*YxRpq<{JOk#eG%66Vx>JA@cRfmO!IBC2eJRh)xp>wgo5q^NJGMDVRFW;Okm*5< zGE3Jm2@E+4^KFf4xJ8;=(U$OhPl|};q=R3oV?SbV1uz}P-9$O9FM3Iq)vE7}!QDWH z!6dZe?jMCxp$G*Fi(7=&^)^|AMBIcYJ?-Xhb2FZbF|am1oD~#8P1{{E3uTV7*5gR8 z+&z9y#6YXu(XsWyOjxM|?ANYv&HLGktO&HbsKztyz957E#yX&#j z1>xm;GGe%}0=8_X%4F+m*Z#rP)2HU8{M6N(?;rWdn9%=KFXc*Pf3WiN-7ii(k8I!z zje!m{K?OT`?CEUfvPil`Y&xNra9pJ(T}|?XW%Z%00E__?2+Shj6rYuIC?He}QH4?Q z-HgOU5z&*cRX#0=0@?!lM;CDc+|bBesK{NLz0H5dZ^T|6)Kn&iXV!t;g^WlI-<$AK3TG+yI&KM>@n%!YbyQYW~;xRLZ_@n98x zy#T77G^7v<;$gO%>as??;`$!>jT^|Rvq}xWYWV#&L8AXvsWImXx!`vNG@q3gdTL_w zY_dG+ZN_*$D$OC6i|NZUd#fGZ-YjP5($D_9oib3cu)0g%xtOTFs}wq%91;rIe4hPb zGTQF%%5hC$NpGh6zgy&gcFO<$5&XIs(LlGMj{in4_h5LR&Ry#fLSV|(!c;TQCcI+F_M-%>AQC z!UHKq0=3m@;K>uqG@j>pN*2q@@{s_rP1`C7%cf+bTEyX8@R8wlQvJ-*&6#@jMOi?} z3TAgP^51?j=Jc<9?Q*@k!;>k zF0eXTBm=KEraRY}1+Wm}aYCvQLf4W~j!eDE2|l*wP9XrHCiU5Y!0Oc9(nMiUpWnJO zrrRzUBCHnjEujv^pMKCX5lD#`Q#bZra8S-XHj2AmRD;x0?SVD}m;euQQuTdn_E*ew zL1#tg#!C3$g0CkXTO5H2&;DqpHL~L;)JIf_X@(W6e*i*sSGI_pTmJ-ZWghY-PTIFk zhh}*TCg$3Asm2Qyj*D?i|yh+V4lhAn0N6trUldN7kdRA9lwgc?6DC6B-lNPd5dUv+9VjVvfnmHw<%DUyDpURLoMhG9G^o& zCc}z(hbEW&*hJvO9Gi}oow_N>Q`=<#DtA((Bb6#`JrOR!*eEx=I`GU4FaGsdeU{`T zCSu6A|7VMJHEeKljLI`e*r9j9Y*G&bUfxYMcCM z9=@cyDSNKOt0n1fYmqa>C-RWqk~ffNx1U$7MVr65tFiz_EWqJECw-aSGdp~#K*MIq zV}wDO?%mC)F(1Nf*A6B7XI`ZDPb5+P6d)#wEqMriC1L*P4RbDF_H~is16WtCNZ^PS zo7v*h)`v^)5)`eqyFza=NuH50J-IGt#{Qh_TMT2VO5O>|b!H0ErU;&&8-+XFURO;A zaTVp%Ytc6cUmi5}X==vJCDnYM z5rqi+r9ZTK9V7${DPIXMH3v4)j@Zg@~Sxj%27=RJ%N?^aUdo|tP9v3GANiV6juRPtH7H2mBvKhNbO1foAAw8yo z48z8;JKy=7MOw<7oND-Zl0HOyMpbL7ZXpLH)W9ymmIU0L z>w(8iWz$eyxkIHTINHlm-%;1Wm|U2{s#NuyKIE0L0&Zu}%O$xpIW;lz`m7BowJ2qS zlB-|Jl9(X|yZvq2*|IG4ByJ8gQUuug|ITAXZmNiZz;F(To@aQZL}bm(L=$ak1i`XI z;?6FgJ#M?oJa>0O_s9Dq5gMY;@{z@uWi@Sb# z5+*F7owrhyOmHjwmTSL#3pMY$dc08<$hdKHza(llsgBbg;8x@K=NY<)(Hj6PuGUla z1mx>Skd)flR%JI~o-s1a+Nrbb)@=E)R+`NfX}j{UQEqdm*9SpXA3O1Og-;NoyQIo% zB6axJuI)J*p7hpERa@QuX20mn!Uula9qrQsk8g9~(x0XqW}y6k=FjJSpSFKVl)t?b zy@TuFz3=Jd|D6T!|G{a9&p)9s{JFol{$YCj6hpRo2rwEx+ z*ScFYYJTJfCzbAz!?+qyRxIP3$GNT8+r#<|@EZ^8`_Tk*hLFv^C1TTcR;bsj2CfB! z%$5uyx(#Hr8iaq=>t@oFdKh$`WZ(c={!9&{a1J<4S6{NuR*um;NDn&B#?E4PSuyQ# zOsCkJW7he^cs3UK`_X`y*(R$Y`(?@#Rn%sO|K&tp>7khW->oIIvHk7Bl1!^gn*T-6 zrEZYr(u%CCSPzmAEPdEDLId?ZgFRb#o;~!b`YX`tgSrGIpzZQ}2@65nveAsc$Lt0x zmq5WaC*F@agLH+6R@M+McEKEGu@@fs6$Hv&4#?IcCa@z) z!&RNDJA)_L@Dp19i^`sT>!n*Kw6?Ik^c3XYuSj3A(m}2n!j_-!N*;4AwtAJ`uJ_1V zl^nm$CsMp!?&CsI!f!11tg<=@msNuZT5{-F351$}f|CxMf4aYhj%aLhAimFYFJaHE zgXn%$-}{!A>=*g{FwY%ec}LcRi>;JT*T~Y~NF`ryE;0$Oc!T7MmMUu*52RdHVn&l- zJbRG!M5ZyOTlXYj2=&(WJ2V+MBs~ zlZiU7w=Xh781Su5!-B4oFJ1H9GcAeMG1+ao)%N>$a|5kO}At6m+RBg=ki^#GQiPk@}Xa{k=yNgdrt%$|4bz4 zpL7v?=%)vxyFJ_9Wsj#O2GbiOu5I!Is#9TnlvG+lXFKZYI>~TW?rAj8>&X|za50&0 zzY-;$8I1DOxZV6|vkz{*y${Y9qYPLU&M40Il{LAVs^7OTL8nEntalKl zxKh`SLOrSNXkzlasq`TLb{f2Nql)`!F{BVffSHpdg4jP~j%Ye?GhKB!sba z6u6PxZHPF1#qK%PaN z>H`h9zv=S}#C;55eg6R_-myA3)(s4g)e)U$YzgVguy_$T)4>gsw6gdWC-5=kn)b$~ zMG&Z>mm+PP{r+rCE}ohEPS&;NU9z5g4G&T(l}wzq!Wjf%xsUY%Sj{T0-U%hX0+Tw< zR=W0%9h~3nv)qS0$6tx5ueR-5?ZUBN3)0&MrFj!d;G$1@v90{ zjN7yuJ=!Wyfqbn(0BZ-mMe{vLeSD?gpMQQ&p1?t3bOm@1LM?$+^&8WKK zlAlw6{ldgk8!4f}Q){X7>IA;T!pd_b-*!h-hJ%xN3l%{0zJc}++GDRfnN42@%*;JB z^eYcLMM$FH!;1_a!eUlNw=ccoRAUERyCvFTdLOE~*8WV5k!iQ(JZ8YYSC6Jic7yoN z{%7S+s=%Wkwv2jg7;Y^5uWn(b%l3&tbwOpiPQ=V2He5OFZC;-W``c^keVebuU-6iB z^r07HC7f5b9bv}jsmABNmzfxyv^n8$)%fn>)H}JvkNnCuC*OdpJ zmt61wXegM(sic*xpPm(fTsrw)-`yujIpTy8VF_JU8BlfJ4!C@JNRL#+1^2B^43VTl z6ACCN4pmQfA3;|g3Es3Y>1kH>Sp#i6$_**6QiljS8;L7k9CsWF;bi%Yi>7FnfKfFU zXN=fk!|%X=yN{k5=yxrhyTUPiP%}*QjXT1iZq4Eo`Z&bc&=@b|UB>VvO0(Zf1Xg4o zbov(+v$|B>>^(1U`c_U+rWHTsn=Q`-;pmDg;z{&7T?>SZs8EbNm@?Shr$Z~XD5KFp zq-W_HYns1{AED%V6-a#S$?moV*!Tbs@5ER>a5UeLk+Zebra8JQhK7a*n9NI*MSH1o zf79+nOUVCqCEUiH+Ewaus(vmA-9hibbr_@?n?-Un6u0QQY56xMzaWLCDpWX>LFWNL z!zm4aott;9`+U!F;tTmocCg7j;9eB`7J0#l(JA_HyglL3C1582`;gE%Qc7g}1tv|(x z1^>`CH?nDo)PqD^&_0g(Bh6jgSP#D39uNO=$cukQ(nvjeKNNf4ak7$lBgj!@utlxq8bf%ZMWl z(X6;t*ZT-Vza6Gq%s(J}P91iHBHn#<+EnMpTUdtR&w&j75mxmjx;BcA>GC4Z*8ZU^ zw-punH3|icpEH)1E*vt7s7pV-;y!Qq4tIV%{Z*L1is=+LIcHCtP53Pv|Nh9lYX<#C zw;m$9=C|9JYVjw?&>var#lBpP-fkYxZJy+n-u`kq58FG zuzT0%$}reH2W*y6us}yxTFln}b8h;tYGh7g_l%FE&z~iy$d^F!a^dcA9n&H|Gs9$l z1`dUORs#O$xVKwfAKTwIxQedwcfc7)hd~nKB^cuf9p)%K|Cjw!HKKZaaysL)(j1n- z0jrb9SE=VO6-WzTJ2VuoMSP7W%uSbYXsbRg^6GeF1#V1-aq-1QRNo|Hx^i zYjPtqm5(oVvL~srFZ}$m=@VE_r8KZrx(x9-7YcaJ1s#xf-%rTg#y9NvOq7#Nsb+?k zaK|Iz+k9HIl>yK&zp+fT0bH9PGJa)1Pq`+dsS>R{|Fj=68=kH3QthsFKt zD~q#RiEBTZA#-S(iI~0zh7t%>`H=IO*8ngKq?^GRh`hNSLv17mXC5g!JjK|FCzsi6 zFwGhE*ss~XxO#D2F*E*-Ob4{~>8ZUbS!L#>Jzn7CYet#Ad=n{KgaHUR+3LO{Te?O%Mmi#!jkj~|!2^OH-ja>xpg(K3ZCR~Hy7e9S(eRe5Hd-Zqi1Y|-Sz zg7@u3!*^4aG`-?!bHw+Hc-H?1e&pXw3gSLVMVT_H8hfUW6$a33w^g&Goen-9A)wr) zKI0Z%D4%-ilV9yRzC+-qF$!@TpOFQH2rdX|$xXB#7yuvM5Tp9#E;?!Ist9}(Q5^*x zI%h5qA+qPPjRA75tDj1ZTdzIpo(>?vtbu4g=gOe!zCuYu>*T}?yl<(r$^?UqloHy3-0N4<%V>!`0w>PM(_=cXr@Epgbn!uo8`;zWo* z4q{|(6Ie}rs?F-UJ6QzFCS`S_3kajz12#d{ho$%^O*jAXQBdzT+$~XDtH)z4#x4^f zUxS4iw?jAW(++dPIzKy>)%6xom@lgd4^wUF#yeLP$|S`*KX)lX;nZ|_N^)=*WV}rbw{g+sk^fa_Wda_YjX)`BYMSp{y%iZUAsy+l^G-YEMCdW2 zmyWx|^rPW_FtypMsHy>hdhcTl0;hN!!5)Qa#Y+WY^A8!g6uN2Y6T}J)O3OXmLBo}J z)-~fR`{9VsZ_C2sMMv@e*>O|q@s`ycgqH?R7G5T?GJbrxPeQj>43S^T2;G?pXq#7X z?@=!Ie^x5Nu^z_TfH(G(O)U38H40zM{Q8>~pw$+j?Lhsw)q<3x4=ff^M;(nkH1@yFqdsT}a4B1$WVm zzFAZjr0c-nO8}8m!@SK>qpNl?20tb^B-0QGEc6uSL^A6-ZHidpFcpjBUj}9&OkHEe z`5mmURD_aR-s1kIN7p>DeNnS0V;QIHo5cy>$NZo>0LzR>|EA@ivYD*A19NFeMt-^ zK7&E4>y}lsnfNNEf4^>xEY zY#;4@5k!$UU3valH%ztD#Pe+5c5+tE+{E{UR?4GTpjRqcK+nQ)aM9z~&R}H5#mHY} zRF}h6uFBWAnSA^R`|mL@*!?Gzf8}PI1v5MH?#kBvKk<0+L)y`g@vGt5Tae%uz`twT z|5>{9pKnGQ0Na&Qa+~dt`Z(w4UI@`C6V6_t16=jtVxtaLAt7-Y-d? z9b7Jch~Fi%siMIX>%9Ey0NRv+FxeZklGiz(Q~Yp)SJUXeWg4dO*mI1q&XV^VwZ z%;M>pZeY>in}Wv1E04u%LqHPec=`jHac@%7bV|IxO|}%UQnM4uSLw|ODKoVY^!=S| zub&}e5ud4^YBAAA?7Rd-9|T=l`t!ibvJK&FA6X?u=7qs&YXCd`oS|0Quk$ZzB!EsG zZDz%7yQ~DV*H55EQpfcT(pr%8gTsgBE86`nq<8*s4ja`@t_7%8!bG{!ch$d)T#PF^ z5Pd_@3Hv$5&@(;T3%b90s6AY5@Z>Q4xE@3`8laj+(kmPvMZGj1E|WRW^EonV%qn}K zdD{4=3A>MV|D#K32kYyX4@6-r)cpe?E(VI({$Ed%*%a-kepM2&`XDgJ112~@q&M*T z`~$O;u1PU=z2*CgVWQ%x>$L(tg=Kk52hHwS`w*>o7)gc@3j^!O^P{oN*c^8~%B(+e zI$*h+N5F4|g0gm>k9iM)A%g?mrQipk0Z{ptm-cuI6Wo*{tDy#=ob@0C}q8D2yeK~ zWa}y9R*B(_wWBEqGnfdsed56x$N&#_c-4`F58nL-8!s35nUW!G*hjxF(?>nIvjdGb zk3R}=->BYN`xjIB9yIxUD|mdPp+Oj&J%wXAjY8Q)^_RUV;SrC(IgpWXl}QroBKI@JDT zm`E}m9F?Ed6~+_#d853ne!TmX@ns7W)^fCjQg8CfoHJIb`-H%>5b3a^d!5-WH&xmg=>hn0Z_b1~tHp zz@Mu36)aAcjk1fgp&O8Gn=OtY$?M}-UN!3XW8JuntaGS@j7VE7;bssiAmZoUi53gs z^B1r$Y`l2rUa?eD#;$ycp%FaaMr={RFT3b?R0${raTs)YJ?$t5NPfqeZS@S240`rV zsnMcRuY&fFhkHU3Dx6I~B{V3jZ}g$)k4Db`fa8`5HW`T!eKYHTA)%lN$t9@OaOg#i zc3)vQ(gH#mcJVWwx%d5M9}b{J+~VL!8DNVgza@oMV&L4z6W!xSO6rwS8bl^I z$-S2xHUM`E6jPRgidZ2$gAmS4*VF#intLN*`w6WyuMu=5MN5@)d+&E91mZ;nsddVG zrQZtsywBde5<1~Tfgw!f)T}f)2FuTL5C%oX-#pi_-`6{`c)~>s587cFs%(u9- zXx^8B?jnh=F<&ZSK2s8}vOkLsrV|zR6nu?r1jBOWzXc+%3bHA#zgq0F_j>bl!q=;B zw6TIlteP-&sW&V{+gvr9#qYEhNPlqGm?m5$=8~crtxL!6cuuNgPoCX2 zz{1mmfqX<6DQ2uB8ftNoL9E@ZbpeeVP_+#}den2PDssk@HDr7Xeb5G<4CR1*kxKbr z<43y7OiwhrV6P+BL;zDHKR-)hdFUNb_!F~}L`;P{>Mb00Ie5g~C_OL=VNK_I&OK;|M*F}pqt#Zq|-jgBV2!yj9V z7n?&6dFx$fU{!Bi)$KG_*IhQ#GQ~e%F_$DJrbj0854nP4rpQP>D!P09Dw&VY5VyRA z81jy|eServBk{Q;0i*(SXoj3V^`9;q@E6Er0?eVQZupLH10C~?tLR~0@^MGL1Z(So< zrU5=daYliE@Fb=C0iyvUvTlfHe=~~5!BeGG1aPGcq?+t%A?-7-k%?;7sS_hQ_WrYL zSr;nq007W}d=fT)ZXDz+Tx2H4%&mnr0|cT8nl|s(^Cl2GP0o(^6x1&@5q)uZYfE4F z8v1@$p!oi2xubnmq>lH@oaInEgUgST3y=S4W&%6V#++YMiRCp|6=frvRA3K#W@i%W zSR|)T)T$Lk|6fR<|34`AR2wSdPz(J)AQVTO<^q8J&JMb8E=BxZijIz6ejW_QgLSRT zwhzC?f|gu=MfU-q1zn*any^644!rr^O*$tEZh*}E5zMUn=CT$oe{`65Y-fIE;ZG7i!r@Ua7 z>0!Ch+0~n_gVo52FXAILiaV##9DQ2a6^(Js=y&5b`-L@3APVnr&FqbM?5{FxusxSh5B8BE4U?`5-V5;`C8Xr$#BB@5b+y3#2B0j1q2_)D;8&hD zNc|x`|N)UWIS>GTs zm~uE5i>n0HZ6nNnG3l(B?3xx%&$8cskV_9HF@{Q=!7`IHv^?wB+Dos*BGEGtSH<@L zpy?Zj`D!hs+VBQF8!@!Df5Y;hOFsnc2iotuF+qR&Szf*A0O>NnsbyIi2+dU_4i&&( z2Q{S8ID&l`<(eP&8@nQ>qsgo}fG!?zrtGtmVD4{#xuY(Aa+N0jX!?O2u) z!h98k>#cEP!o@BpH_7k0^%a_6#mNla`D?*m*`@3lLIH(;RayV6H=-n?H7pvZzH#tW7nuKt}68!EkbGa>cE9f+&X)*x#@|qS6Qs{w_DQG5K z2!jG^1@ZtsL6q>l9}XSW9<7NN&5I|L0XSPg<@s0?#+Vq&xO8jSr}^1g6ClZih00=8 z%+7+vw`rn&p=k{PUtYS1SL^j0~Vv^d{IlKK8i- zyTIgU9KJT}BwwO?9ste9P(iaQCS5ssvg}Wl7x?)2T3cN82TFqUl1*5dq+!yywJ9%benS=PLR#t89x$xsX2<7Ir==Cuyo5_qrkpGVSx3w z^Hud%w~+^(-2M*#FA^%_iM`h<3~RZP*x~Yq-1Y zb!%TT5r3TAHTt4@&I)ZN#aabEfESw)gl}n_9}&E&v(2}TXL0)vHy%6Pw*+6V7Bz^! zevvcqp}v$`u8EvWY5{V5H!9z`h}@zN1pzd2D0`@nqL{IyOMs9QCd@z@FSwX3|MTW5 z>x`AXs2x|nx4qiut*>wCx5JRLo}Wlp=WYwZlrf7*rwm6mZWPewbiI4Rp{;kGHFDY? z@+WP%b?g`ZxhKGEbkEflmb zhlMGW{bU<3C>`a+fj1hf5Dgt~9}W6YwnzpEa|Ap{>*|lU#dFfDbK{f4yA-h|8L1r4 zu*yNsMdX>YZ0_`gFx?lp>61BdMt3opeW5mrP>~y)rsz|}uD`~LL;vU_F4$kRib7D!QA~nzsxBp3{w%HJ~sd5 z2x>7Pi2p3k>;x|-v&4y#`WyD&=)4$;fa7r}@<}Pp*@scxP>fznU>TTu-AN2UIqkD` z*9-f;2T1})%5FOThUHp_`I919s~0iwlS${~fM{>n;v&2chh})hH4`i_|C%n2XHBnE z?sVCi%lf+(JGO57_(2jWRWZZmk8H4%%jAKRqGBsxHcptkuyZ%3P-UnysCl zzA=3jL<#*o*{Q3&)emS$W*g8qO4bj^Y|~0M{mnxfbZBQI2Uhf$mqW|VAfw7;*hEhwfr0pJy_)`}bH$JmP z8meyK!?f=R7nxBbf32yUugy6BBRe^DF;30q+TDZ|`8>9DHE8Pg2{W^La{odtemVJf zuuyZil)YYesPCNX%fxNE&zy4~zTIY=+$paPudjHTE2oHdr(v2 zm2z?o2eJ8BqT?~U!c1VNufj%hdF?Y(U#yF8{`{m1pj;9FDBlPb?#x5#;i|lOVIGC6 zpJq#T|5P^r^O-u&9pdchl_}lZpP0^RP%E$9CI}Lz8vT#+U!r}_vhN*d2wBk3xYMzX z0lc_WSA`52CY7eIP^`|x=W;_D61I3o^S0@=5-yt>Q=37(2!9F#e-5-Cz^u(L zn%Unqf4f_3ZgJ4Y=q(hlyY%0T_4sE7jG+z)d931na4B9ouajvv(0~mP)XTcR(a!r#X{)Iv=R0~&c-j&M7J|u53wzDUtkPQ0LZOCUq^c_Y z!!yO;ZRJIH4}%id(h-g#V28Y)|54TqDcy;@C7a=WJ=OPRO($tNPBW zZZe92Gb!(U?2m5VxiX{XxVBVXXR&I(K|jPWsujW?h=DWhF_CxpXOfs6V4^pYCce91 zW%h15BcMDK*oP(usfAC50zv8q(Zx!Ot23_Ayr2ttMI0U12H^XFcq-Qe(-rc+Djfg6 zC6Rysp*9Lwo{VRd2Si-CVPv#;d$XWc97j~UY)>|2Qx(ClX@9nP`JMX+Z);~)#PbG5 zDVu%y@}1PGkn}$?kvQRC>}o!97nJF$?m@>@rhT6}q_~Bq8Ft z*=-O)tCP6tl}kSemeQ8uB}ogrM(sVM(M3iA(!>c?^^V?Y8bzXQ6M~xO?%42xLC~=3 zI~S<$LCXlY#_Gc6d4&Z*6<_3=vIe0?*>Z{z7YiyTP0kdG zOX%tXT4@*jN=h_i2Un?+CSYtuONk9ti8fT)IxkOxKtvNa0Twc|?;21E3 zmt=4KRp)Y_xreb&O$f{iHEV}U28ZlmPdoGN1+Vf<7o@TZULozO8_jusyI;3u;o?hd zF|e|32`V_K%^pN<)QB4n{HA$72;Ub(H=Z|97>G!DF}MnmG~R3^Dp|&+V4m_+(cOkb z%~Rp(dxzq~-@T!<#8(0*`!ss|y3A>9OKPVOAR#6De(0%m2}c~Kx*eaQakkontq91ZgscLTxRKL5=FFPb&^g5p56OrdQ@YT=I68xsSRqbbXmgloNKa|lnrcJrTiK2BWS0VF_o8r+LQ!AmnG;KR(;KWlY?0IM;b|C1L^Vq31T?(aUm#VR=>k z^;AxZ>aO}lJ{xOs*69cCLY9S&;89HM? zdG|BcQvbuYGR%0XgOfyn=K#dl1y#*Eh-G@bIBi0$jHB28f^Yo)>8Aw69*draDF^&6z zEsQW4NI;XoS{GJ6!Zf9@70=DB@z>`#68lN&E;>fVdD9)wt|PbwjSMZI98=O@Q1~Tav)H?c4K41d_Wvo0mf<$g5|rZ zT=PC@Fy1>sQH;>XI!Iv8ljqX%#G$d6aXT{4p;$g1JH<`jJbP*tCYFe7s_SHqD$u3) zn(5uZ?~`mRI`*OhAc?O2Lf#OZ(!K)3jv_a>O*QQ@bMmM?oeK@8%k~oaT4A2k>4`Twj~qscuXUAUXMa`TGX(LXk#hO$~;wkQ8T$#eGavE zYB7zQfxQsh0y=kw`c<2@WLv%^kz^RTM#SqJzh`xgf&r938{ZlrfrUQ$$cZ zDO(3ovn!8!$oVvFeMIckb$S}rgZ&Q?k}G@h3e&b0H2VH{8dialI&!wnMt2ujZx=%oHI4R@E(BH|alcSDvgS@wZ%TP?TT@Qi7M+ET)2 zYhBj7D$W2Pq}BMJVj%-Ung1AQMlF-nA=sL!3Q}_9(l1L@9aGxa)P8+6V4R~AJvA>5 zQTi3sx!j>O+NJE*>-J~e(A4erine9dh_E*;z_}M!IGyk?lmW+OR-5UsxzrOFvd?bK z446W#s}>xT6BCYwik^jIm8_CkQp;k+u8r)&#pxr=VrLCn{3*(kzp5oLU4|S}^rJ@O zh%5sT1KD)yXA~{cQFHn0SpKf~Q4#VMeOu)i=9QvB?W`0?f_pP3tQPhkQSyJc!T;yn z+<*E=phO`6lz5)w%>YwIcK5hz(F@6dt;_LuVjzL_K+AE9Nj&l=BHCJ=aWFU`N>UHb zhU*Ftx1QE?Oy2+9(8b0Szl0P)9h9+5=2Q(LQ!^XaMm8pHo|yPHr>@Dm^*G*~T?{}8 z^0lHjS0Cp!?C^2}AkVIbC-4H;plosTs}}nEh}<_veD3QTKBMOQ&)Rd*$o(|rbZgdm zZ=iD4tHXm}qvLp@u9HmMb*KTaw{d^ciS3Ro<;ja`X=%wLhK??u4@%1rV3O?K2Xd7h zsK)jH<0!t;t~J{(h4iRm(C%Jb74RS|Vx>YTrZZ_j=_<;X#Te9s4z2y^^*sxGL|J~k zrhKR>_`yLHGB)ktPJ1^8yKpFOUtI5x1><7F$>x>F%3o#nq3kbxN;}W6t*Hl||KwrX zi|eHucvqYdd%+=Lzk9j7z&&rbUtz11p#Uz=ToOLRrGP?k9ptI(sq3+*2S-QvZ$)b9 zRC$NgK(RIs_RVTykf-tGx_4-Vx)HP_3v!ILI3Uty^?Ix!sq$a~0)lEZf6ybp>_)2U zl`yL)YSA2^pz!`?! zv*RV*7vj}wsC~c1cz{iJMo%eP3KF2$986|#LC28Z6MDKbBcMC!6*_zW9X6+_@Cziw z?{!>MYUQ@dp(CG2Q6cJB)1lOg^u%WUq;mE!S>Ze&nM*ns93XXp8AE9v=#$eH@;oztgX)2ft%}QNC(hM0r>Uc5Ef$Y^)(KJF50qTEZFeGtJB_$l2TQtmN^C=(Rf$h74n(;13^-E- z;Cr5XaaAI^J~jU|V-d!-LJ7u+Hl~lsbq=WzwMZJ&Os~$jaq;uf?p?2GD~s zIvs%=f_z)eAPApv)(zLKBQNUcX&mwzKDD|)Rj#cE2reYcFR!Lb>P~uaL%hyS{Ht^R zZyXK(VW%V`08Yw)I{C1T8NE{GOpk`i=6$r)shAuhmx16VsB4XuaoIf1za$}8^_&N= z`r1nirQ%k>m9{LlaTe#-U@elyekw}NG2N$5HJc5oTWarlqz)^;8v^@glGA3PO0#Oic-PdT1X2IB;Urw#p( zXqr56yquC_Z8|9$R$44UK`cjQx7M0Vl5&-mpcg$$%2(_&ShL+k`?a%o|0f*&g$?_~ z*{>&cOFp%nIFR#lSpx2PD&A-;V*I1IM)sQw&LwvQL5wM;Kn=I1R#@9Fmn|kqLJ(Dm zJ<&tCh+^O4*`8TmTxmb>ug@Y0+4!4hTe?%UN>4crn>YA3c0qiNF z%JWN{kpA>zP(=ydk85E)*FvJ%DYml?X@X?3_&V?!G6J+H1IZ?$`;0@2KqQ?GIUc837Ju|2v?}pTcQ-8@&A#wasbC zeP(-`=q1cQ_HHZ&`eO! z9C_w=Uxdhpg1OZ7QyMZV_%<6~Q!&={7y&103#%T<(6gNI-hO)0=H+VP zmkG}mp{RecjRNHGZ7Hbe{0>kI$ZR(o*U|E+m3Zn3Kq8BFx_JsB0!9{2S1M83lV&%E zu8Lohr(YGVc@_v8ccM& zy`J5Vm~qe~n?08Uc^X$ZRd!wr(TE1Etq@@0%In}$)%(3t#po+Jwv?*=vTLRRL|;n~ z=(M-)u3!uIa1pQv$xsSkW+q2xe0P;Lfa`93w$GIxuv*q));YL}YZ{xU8uGI;9ZF>1 zV@u)n_+gsGiA-Nv4{j{!ukf^Ck-{$d9i_2%+3z2iZxVL`ep8GgaXF#?4cYA9-8uNg zWT^)BI@z6Si~*O93|pB1&vkHitNK$>DCuLF#}};^LYD#h?h~94K7Y3Rf)|nE55Vh? zoB&w7FtCcS{nb^~f=}EI$Pi6^R>=#d~j!=zg$&xDG zx6OtruX3Q#xh4qv{h;9FvXifQDXZWm-udj2`6-ne+9930b_0#8`*8uEg9;gRTNnh) zHfw_nX{ipbe>y@40FO}a$Z4jAlX0>4%5WaXMF*VnV4sHfK*dz3+O|?*5)rR1eWmf@7*A!3nsOSUZG;8-% z77Ydn4}&Ty=>Z$_c`qw1G_1I}VwtM)uG2X#OHYN|vcmJRsPN3{;8#Beq`>!4Vp;}+Cp!HpjuXottIrX$64Cc7l2B-15JwMW(zu|Vp5Cf zTE{5?>g;{F68ns>Orw*s2kQul=yJMp+v@jIgDc*%I#%bBUj%@~L#wmUOBGulN-(NR zeOp(3y?CBQLt2*rkc!AKXZY%fysdFau?vcq;rI%@SGLH-;8^d6?fYQi@~zGm)d@<> z!0&Y!CXnQd_hpFN9g4Ou8H_}eQ8NP+3fKE0Kv!t>5aa1EuM9^X``I~VEY8`FdAU#Z z?b|lk(klAP2Rp|FXflBUN2U`70`-~}1|V4a?ae{i&D;x+9c9p7tSYrQ(N+e^U>}O- z0uyz{iv=km{oNrA40KwkpqdiDb><6Rpxj;5%Wc5z#e*Fm*Bh8EX=bu6%p!3$r5b$_ zg1vM?)#vB+cPeOAas39a4nsI3MP;1-ssEJfZLYkco^cSJ7avl(! zMXsfY8M56~R_)oZeoQVx_cWLQi49vTI@SMnbZLAF;W69qRm$TO&I~djWA)gFbVF=tw4M zk3ZlEDOi3$pd&CUb}?Fg+I7VCHy>CHc}nqObN~fGApr#GVTeYy+6GsuJXPIgb%hIL z<=+vCN;LbvJ}*eo2!=DKKZiH&T$rt<0J?!;kIeI0tXPHPhi3MO&S;SM^DvmQ@%6F_ z^l5vw!h-C-*es-*^mr^w*> zr7NHYfWWeyR}IIbh9v{+)W#By{dyI%sN4ZzBu#MW(q~YDEHR2xOZOGY$V?($lY-4A zqEDf7Deg*eup=n3-bpBNn|=R}Jr>$zgao;>+<+zo#Lpm!X`n7RuP8u0Il-QUFU-xq z$ke)z)VwH^Rqs<{G*EFbBi7oFy{t z^^jlT1H^sp$+Ua~mE2!1p_PTF<8lIxPa%I^#>MrR8G7wdod2<1MX!`C(&LP6IHd1eG|9A zND|GuB7I&|Jb5}pU3Hb)J@V?9Fj?*e;WjwJ3z8hdH;<`yu&={njLFiZ z@8R+0`%U>urMR}<-M*m#8NwHuy5;|bo922u5w|+l24PD$yc$>o!N0<9)TV}Rg&82( z(q^ECvtE|#R~XigF%F7;7qwoX%zx)D4q|nPzN-DFQ}^E&&g+ga0dQt^oV^C<=jRqL z56pZx^lmgm0;k@8yVnG7$9n95qHx`)(1Tag^tH>nVCWH5fCMN#s@nCybm4KDDQ&)u z?KNBPuexXKco_Du<-qlR3JL!Z`9bMlsLl{L!Beh`iB$kg2GEwg-P`Mv?AHNL8?0K3 zG{gu{i)F@PAk5wUy-pzCdCl@%0VI!savbsE)78L8Th^95i7S>dX za7FbF4ydK_o{FN4N=H?H71&o6 zC~aD#Y!XRm8~VamiLVUrt+QbYDEaOnXai;mG<&>z)m8fw|}t!@FlE;766U~Xf!dsVHIQ`6OtSi z%w`qsCOR47yLc@2EG1mh>`m2f%v__+>YP*ykxls{daj}qPr@>FEH@Q>b;Rv(zFJvm zuwbqcMVdhOtCY*Ylrg}8L)z8?!qb$D_|xR95AWbZ;inxw=+QqfS64w`ORN7Th_l3| zx=qj?48f-r>n())s3?5S_4mO>*6|$Mdfqy>qeXqcB-ob{6N-B94x3x#Wibo$h5@2N zHbqACSszlWnxHY54A+ZVjU958hiXj-Yl%8ZPnSn3v^0n$n1+N>-WZD++U zI3bdL8fgC2#ouzyy<>5bDd@vt@sruk>5XP0vFPb^G;xb#TAEv6;tMU<(r*xmUy*vr zZ9wM27Ep|6y|Qlf%PMWyRbst|o&;BUf}%zh0}djD@-4j8fhr{Q@k($$+IH__hJBWp zC@0iSEoOpFSzq@nq5VqSgy2_YDzG(#DGv$IHA%95bU)I=1iXI9)QF0^ZVSb&A}{2P zgPJc@cs7Xbi6mHvx{gz4d7plwfi{w6r5<0;%9D3N_1_OBRRS(aj2%(`av3q)C#iAE zm1Z*G6M_Rs?tkyd*{ZcNo0#B|%oTt!qQj*JrZk(%@atGGJCXV_;{zkwvuEuOchV%{GhLs#!`kQcEDglut_fa3-FnfC#X0iY`YXI zju1$lLD#lJKB5s?{9WmXJc5(Wvml8hXo%j`s{m<)MBBWq%~I(VrO8}a^CUtrL+17w zGxh5S+qW3rl|Ic=;bg^ORW)%dVbkjI#3EzTwNY-buE=y0!qGm5J_{2ZN`(=>VShO|E=xf#kyB%=+2$ywo}W6Hz>A`&@0emNfG$`-w0^^yUYZCXWMqPc?$`; zt#4%8!RM4@;1@Pmw z4UOx2eKYzJLj0=N2LH+ecPU}Z5Swo-|com#e+=mAgVY%zu>EyU`Y2J=*CAjiUYmg?%RzHRVFH^eT z{TlD@6GyDFheuQB<^FQJ!B(4pdc&H}j}z zk3?eP7L~qMnisgCACgh(1;e%vNUz0PIG+>_qua8$f8Cg7bX!1e1>fybjuHVqC@9|3D#~RD>*0FV)2}+dlmQ0H9#P zOg9#D{l>3%yL=Q)q5t-={h_1?!x_Lzs|1n-9%!G9ZgW23u_Y)LSfp3m_|YS#@h@la z^fA3E(;CcK&=Xt~_#$g9ZNDw12z^Hs9I8+0?dg zP(q2OejWQM@#ONGcbt|On}fncOpE6}n{ADpmMYzd?QGvCL|uiP46q8rkOy3u=_I-! zuItWk$}Z{|I|U*I6y6W&=q{u+sWZkvoLNCM>NUtLxEL60ZJNaBeIlN4&JVj0%V)88 zvl8I>q%X*epT!KrV+p5|Cfl#{8}UaK4JCp`KxERNU)#Og@kpYrla|x)T^u<&3wlFo zG%^e&K}%kf_4tU4jLH`9fpm{L-0eE}Cy+qFA3D_~frz=$v~7`ApX|a1u8aic7S=4k z3*eAP^p&(@D$SEBAKJ>2NlONhmwi03j@8FRdF}l>bZrM*$ z@_AV5ap+*`S>JrJ9zza8~bq(X%xOEeg<^fn*>L z!B192g^+++ia!?Vd%3@8tq#DlfkJ_cxv;&ePIPrE%R>+Y%EpJuv!_C9AHh6B`hND{ z0jJKs%fN}%sYZMxhi>D;Z)3=Q^aes&thKJOD2L4r9s`9pH93SR10^1+hAN&D~boFRWb~g6SKyyKn)tAfG>ioU}i8~69Fq49>^s&Z7m3%(? zM=IW6KN{!{JL4hDs#^1>@ZgWFZ_JKeR?kh9H;+X2K;$UVAMXM2w)l9Kmt&Kkm6c=N zFI^Yffw;s}8}A8ds?Ylw0CwvYDC+CTY2v?swe$N?mH)QkxdyVTdw}L zMDfq#)0qAph8}(Qo!623(vI=>i(x$}0%v-b(NNQ6aDr~muMj47(T`t&}MV0MkM-Oi?yh8v#@9divm@X5(+ z$-clr#O&1qtc*9#B-U_dc%pKx1uw|o6R`#_!)N;+987F$N8^x@Vq!4r*i#~0tR|l2 zu|>PUn#6r2S@+5DSa7%QI}`MrXA)mHF`t9j6H6B7q~1)MpD+WN0nU z*t9n~`syg#W#1tz*?Y11`~`KbDkJBo1qp&)Zz}}w65?@!V*%Yog!`sEa98)*o<#Du zj$a)JjpqA-w>C|&H;~~Zwlk7ZQft9W_~3o!tCoLG+g*Ba?%|L+e=7uJvSPc_&+B+@ z!Ho+ej)P1AJ-Bt&2< zm~T!?-d$u=HWl{Jjx#<5FdRlGu;+d5&nSpOh?}svkN$mmBzO%Bqa;NJFtggHFwf3S z?$e65&c;d{Vke@bgAkCUto6jKZ&~WMl{qkMp5MwFy8kfXU_2U=<6^m$oTwAE{WE}r zi>3TQy{rP$yGB#T{gyLxOa>EB%S7CW*^3u;lA;OX`=Bz>n~wl(V#iBSBlgcrNa%Nt zIy1p<*&4>cGPx$fm>v}@kL?3?qpkHq?CdzR9GjsDiLD1pz+)jUF4Cay;Qx2fdDt zF|U2J9}*KI8^Q#HMr^9I*n@W>Km?%3f^Y$&xnOu{%SB0M74#8IQWj)Sg*ND}WsIqD zp;9B|mVI3Wl#D{cZ(-E6RpbG5@5kUl#5k|cgA7{_QU{Jp zZKwD#jjFoSZ)ZH&MXzX=rd&?Z+mu3p+uKja-`^1^+%AGqV4Qy70un!Bx}^e5lW!kf zC#zP-Q@7OM>O+4KYDno3k}-cW#GJP)gYcCL*jwH33_a?h5Qy$wpj#g^b@zyd&#);h@= zj^Ki3LpILUva{vl0(3z^kqJeC?E804FH zE5ctER>{<6Rx&^NC}0H=4*xr_<;Q_ylGZgZwcg|H4sbc$d10O@CDO>GH-ALy$9l;o z>w?YoqzZWS$$Y1h8P{(C<3|MxU})wfdNUkWnr(L)zgjE#ZOQrgK7hGlAx3&hzWpq| z{e?%Ld6KT)dN$p2vDAKCmnO^buYQ1w<8vrLwaU&B+Ul>185F~)oC&~Ca_sXqeMFdk zCRa90EUjOVS1A%^tq9ZPSK;cRhx5imtEt^tTrj4*XR6I)D}h`?V#^!lZGiNOP~Bf` zl!{Yh>-LlN`^Q-qY?}U(XU@yivAvhr1=MnfbVUL>rAn%qwuZQF3%Mq5B+*=)qn?XC zF@GC(?71z!QjJNQ!BBlI;ShKewN4~nI$e=CRwOj~vPh6PbMW#0Ej#OjbTa zJowWQEsjFHVyYKsWTvq{>+nWudrmyNWOC`i!ZaoCqJq=5Dy}^N^RM~yn9$p4Ps^8i z6)O-ztOq|X_m;R}*RFtXNZQo+mCCb}9rKld#JJ~``Z%FGb7Ensr_ys*Z67b}E|+hM za(YZ__o%~QA^5on2$GGiwdmJTWy6y(itG;f?$$XNO5DuaaV)|GAl|DMiG^bYUo{V9#<%bfv!X(Xj{EUXx7%C!I0s2}iyI00I5JvA?@((os=j=G z72XJQz;*rH9X{zf$@(fqU8e)jLXhn&HJu2M*8+LlEj@$tsj6%BSkX=(Ht2uURcHSFikR64BDOff40n^nuRpe9OZvLgy z_B*$srTh81QK4t_VwjRn4&r8n%Y?ySf)8G5WMY0dkFWcnIOA!o~l(GNhUwvK4fX9&GSJQjsY*J8`} zniYSn$R}-5zwh$iMXZG@{Zyyj)En&e%-r5N~>4!f5-m{>OA( zL}r4sgQU&8OA0;j(Cd13Z?Sxy=oWW8 z^K!4pW+)sxe|7 zrK`)zaSxR;HO7JEBuR?qM=9Gwp?4cSv9H4d^3QGWc(}}3<{4M1r`SwtzmAWL_4CzQ z^6QN17axXIgCRA-`xX`fua!fHzbnL} zsIAMS>%S?u_4oA)^)^&i0EQD#u@{~P;=lMq11*qei~4=q-S4oVi2iOak#IlX(dW0{ zm8~IS($j9Z%2%HYk4SU;2(eFrBRsRoTd%)x(l9*!dP2|M$k*4hZKXR(WLzr6Gs;X) zk3aO8!ePeNzlPQNe|eo*W2Hb0?Js;O$vm6Lexx@;>C86dL%7N7AZ920h~`jva4Dvq^Sk@wn-arSg5UHgr4>>uH4N>YY_I z30$4;zMN6gH%?iIV}0zubWhb}5=>|1QuCCqr(ZRE{6JNGmD^z?7PL!f;Tj|BhVuvD z3R2*(2zRGY174rNyYx7nqwPTK>_=&CV=dZgCojh+ zLhnC)V@9b_&|F)UtnpGPZL4jw!tp1yXyD^eFdOp4ca5fj?dxdcO3h z79kgQKJWnR9HlAxr!olWp2iQrC{SJ0A-gQc(yCIgSX8+*92J_7_9W7MTR3-OVeEx| zLDhMQpqp7g+i>fGy^*o-?|$cfu#A!hxpG{EVsv45LqAh665FI*Qg*&HZ#l{)lhq@> zWN$A={?UPA%@t?i$gPlDlj9)2O5V``E4aUsN{7Kj(g%M>Pbd-AYq|+%4)Sk_?_|L= z<{|4J9B!z_Z%^VhZUTH#5lt>lwWs0x)g9kfFo)D)W9nx84|q5uEQe95JK(LSYyGAk zme22q#yyeVknZAB0~C0DK-oDw34UhMj-`r$-??MrrLZ%-;YQvKn>mJ z>9u_Rch+~E@NGkFTuCH}f^SGePZzgh=940C;yCB~hCX0ACd!%$ZRxq<3%cP1Mo#AM z(N@U*C;u5KfpWnh+_`xb4Clze`$Dek{nDHU<{JZqz!_1A(-S@K^2}CpW4id#iCgCk z|5vxw-X$K%Vfe|yAL}nzkDKBoWFs-McqNH0#mkavl%)Ks8uLotZ;0aJA5V?B%``sf z^SP5;WRsUU6kCE)u^;5VR?)kY)g(lP2BO(@U4lzfd^tP|r$1+p7xI{Y%WYGS-tZ!c*J5Xcv!s zF3rQrPVWo*R%r0L7bAFwxFnRg->u^pShzG>e@(JpxQFAu%?E>D=n+gBt|dw$vPsX4 z&Va&x|4QWp>&YyUsn&^KTWU;L>OhgPDn^37x}No#+xT*68ves$p2;nm3b*3COyP{m z{UP34eTN41gM(G*61+Br={i5jXS$^#sqM+@;Qh3xXA^jOQFX1^{6!1PdXDospZ3{? zG$%2q`nvJvQWGx_WavAU1IMH&j@|{Q+m6c<**Rt=N$Dxl7FJOnx2H z-McF3`g6lFHN{;HW|u^bBlY3x6~V&_q1L64BCeQF0t)TR9gofoLKoa8a21CLck&+= zG7jN&+>#mTA>EUFpo_g<6-WnP=G~Rb4)I22_9rwgsb^F&iWz@2T(sTjgh+Do&kC93 zdY^cnl1%6dB|V|!5Dth|ML8GiVW6m$oa5$lva)tXRNkZ+d+(|DNKvF4b(P?n!r?^1 zZ|cS!(cnb&@|X~;dO8K@ef}Z4TJm?%h|>OW`Fus~C+`n+_Uwa#)H_`*soM5lq=o?0 zUV;=M$5&@cZCr`JD#A^d*Abt+;bdn1iutZ@pXM)D9a$wt8g+5JUM#mPa($Z=DDq6W zlcYlU=F(|4l)#aUs@dh`(;KO`Tzg^HeBk=aVXd2Z((%>P3+f;DMBo#gTKrEWQi)?z zJ$&RuOkyJzrY6g;E#I$-V6AmWC8Tch`A@&VLnTGeBwii;F;$J6BtiR(lOdAIUF{6b zYe2k`f7{9!O|R*dE^f!6QbX!KK7~f)+y^O#H3E0n>ke0Mgs~*w{w;zWMQ@vT9V<$$ zN>%_a8(lRdoi``njeKJ?*o81hweujs8ky83I^N5+V>Ivr3vpa&{l9*R{p%LglZ2vr zs<{J&YY~fzf?hJWI?LEAKl6m&-=-1q7^&=Gac{Y4#!DwZYUjpmIR!V9)yL206Uj`q zMRwycJ1df~1=z#MQ&=nq%9D-Qve&XkFg$kO3=fCD;p`zLzTc7t41ZQzj_ciN`sHOh ztZE>!=frhZ5@e0y_!Gn;P3%q=HcAd-k`M*6;c<=nXKu zBJp`yEjLU4w2g7Wgu4~l{Pw6Kiqt0YtdpN72n9y;)hJRQpZ{*$^XyQJ=r3-0>}p?~ zWM1IKa);~{q~BPJiGDstH#}@H?nX2eO(um`f2tp{+faHh>WWLF%)k}t&VL*X*EPxh zB-F~-s|AdA4w1tf3ER$CYhMt&&3VxJLv&HcFa+gP)`+ux-6lm`57!niI_ZjSIO&MW zI@<_W=+JSac)I5fFHVt{@F;UgC^l?zR!9Ut8uqs%&eM53#^?h*hp;e~o9u5qssvjx z2n$}1s*E{8(ZtR$zAOYJ5M)KRHKvb>x^e+l!ugtaG%cD1v2-^uZ|V{9OYPvFDeu6#|d68GE^ouuZG zjD7PF1`>qmSjSdp;gQEqDgPJ%uL6kGb*OLgbkRCAAp1eldrXDmU6w0@JphV+D@R^? ztP=0=UJ`mMZAqV^@Wz*F!ulMRBBbBHI$Cg(TT8Qva3!5wEHK*W%l@+9*VJ{;BCX?^ z_55u3@fgSDdR??{bqe0yo;ARu_+m%4xeJ%dHA~!Jr&~NJ8LmQBK=%@NgD(Non9k>Q zxS$y(F!I~Lt-!R_d`mmlzXa3L;SBnuoJ4z;FGTT#+$+BPZ5riO__1&jJyzzKP1wN? z&3ZQQ?S)awx271=X`G;qt{ASs?C5~XiPM)M>{h6&+)8PDF6qwmTO_(fHEXsgaBS(SQX1iw?e3AqSDd|;U_q+a z)M3U`AxYOYK*R*obj{+PvOLX!T1DBKcPp0XsMoccXmVc$oNG;p7J6dm zfKxXqekRy2VHpZXSJ220u+csc_svjLE4qtS9ILAAIyogEB#11yn`RM__B ziEIU^n}&E-6Y>J+^aGrY+>u>ut9=9M2P*8+O5co`=lLSF&Ot3K;ojN-y>?$fYm>5U z{ZwU#fAMC}?y|$1`#Ms#=HjcD?tm{H(SoxQdc$SXm`|uU`|u9KXwtV$TuGn=Cs0#; z<-%Z^Qw_oCD#f7TtU@bwU-@tEeY!*e1F=7cEDoeJ4O&<=Xk%pZWl+W{AuS7L(Be|i zd+_ifn2BGL&We2=G>RU!d@dBg|ZD=MhXo+ z^WmfzDI*K%6MuxaIjr}~1bs&{lcJWSw!{51#N$?+$*mr0!v?u#ClFc0XsgeNmuhFk z83LeyuRP(<1YRbsE4&aeCYL`X#x&Hbh)a73CwxX}ipBXyGt^rwEQ~^@HjjdhYkGaF zFENO9``tJza;~-b_~k3ZraNQzAcuymN70q)u9z%JFe?6nD+!!!%&8X~7bmCby1{D> z^BkwlZ<#^UFGmXnuXE6Fzv)cDwE91sztUE@6H#_6$M>9Ts((q0nnxDR%pssKSpP;R ziaGGymd#AXGeD`d^q6=}L2tf6kE#j&HDFl?dwc$`i|W7Ju7O|h(+tk)+m>YljzBQW zK{Xu73FSD#oO@)m)!(@@0oIX#+qeJ0+FJ$1p{-4z2_XRzba01ZaCe8`g9mpA65QPh z?(Ux8?ykWdf;%KIxXa*jXYcdhs{4G;d7%p4W?1#DUfun5--r#%BRhx^)%M<6FB=Iz zu5S{XkUz+=Wnx_-jEHaupLl=6!Vsf>qy=iki5Enm7j|Wfi_<|x=`o_AuC}2-! zvkRzY+Las%LjE`TNU=JEa-$ggpO)>%#l8nvbDNuRXuVyAq zK8-cCU7&fUXZlJD>ztL(WUe?)Y!3tjB)NV5EV%W2xKIh5?<>C)0miR`c}~eE&stCU z+GCyt#yn(_Tqu-ti5|lNXRbnz>$lyT+LSK-8kl=b%L#{fivXj+>yeyW#s&(*Xz@~W_wby?$k0F>))qquQah=W(ns+c?t;V(mpYFXuS`c zfQYtZ(%f@ftk%sQjjL?<+W`AWA4*01W_SbK)x=H zj&ur60@1;D02GW&L7reDr!8D(r4gp(QTm)!ps>x{@zt-tHn#6U1!Di0l~s+vWU*5I zc(d&G>sSiC{o8P*ptV<$lP1DmW@&Tr(y8Ri?im@XrNk4(AYYLQAD|_hS%2brnpZ}& zs7nH>YgTooPU|FuCU{@q1GO@!fBR6cwzOgI6rB{7t|{02&EP$!iRPKdPAHy*Fya19Hq zLu29SxV=vaE#u)D7unx;SQwgTxu0l!&ObOpza4JFJLb5$i}Qvow4+R~RVSb=&Ti7F z?_^yn?p18=-4tI9RC=QrC&pB3E>~};=*%}oypra448ACC`9w5bZR&fD=#zy`i)O1= zQFiIo#KTKp=IA|DU7Q|4p7O1)h-}mVKlw)@5jO4>yr_Arc+7U)M*MyWu&jVPyZLPP zoP4JrevV%%KbDYJW1f-q8s#d+rM}_}qD`auWv0EpyWqkcvj~QU{GmTRlL)zXU72U` znIAh>GnE)wBt|S#&YFq^oJrwn%n6%Ul=o;}lo2!1=`U1{WvZHO5w={_Hwl04=$_<( zzFt1gLLl8zkOc`H4e!G%$_ecnd#0f<9Z}lvOf83H_i?Uvb2=$pc`rb;NZOTLTMB_3>Lm1l`u|-#)m(e=OGHnpzHj-G^7_ z^``)B_ra_G8)Fqf#I@DIx>5hM}j5WrTO~7sn|57&nn`PznBxQaE;tyBw85P~;R( zx9rz~PoszlIf%G-+QK0XdEq`LnhS-A4HG4m77`nYvN|~Avu!cEHK2IP#^$CV!gol7 zphMoxfiug}ZQ26NzI@GGsi9+td(TU*U55!X6b0dCD5S<(S=j%!0eMi#>qzbBIH!C; z2RARD+n{-3#jubtpnS2q(WuaJlh3}FWOdWbc%UqrteWmib?{1o;Kikgm1Mxu`lu`S zaYIhbENN2(jy_2-j1)}8eVapm{=I6@1r<#az5RrkX(j$|z&sr%3EjnKjs=relU~pG zR_S9Z)|}J<%-?<`!(_m<<-ry{HHjH^8|qKknN@Py$)R%JNIp}c6Dr7m!|k3ObC!P| z3Iuv^v-uOnS!Lr_8wVkT$-5?9aD1$P!9`s*W+vUvFqH(BJ|e7(xbtRzC&@xk!m3tV zxfyXBh!~DCsi~Gf@~j!5`s3jUw=K9BglV5UZ;{hQ@jCH8c>K}AU++AO{j?`R>Zkk1 zD4Wy7<+UqoP)C!8ERCl?#BVAV7RXhlWlVt>$3;GqX43m|HB14DX9@Z+=(d(WY{+N2 zL+T(Z?VXwS5hfG?1Hiyko_g?TP54#XXV(Og zx_FTv=O`%}7+c4tj}8SNGZyE2_y95Hr@C7LM)~ZqKTjxmmE$4c9XZ<2yZy)43}bc4 z%UU$vFQ`>ck(w@b)#Y(;oj1S5xMIE<3%e+h6+L_1t{{O}rQvbZh+|ziH$UrYn{DfT z+-^;v7(h3*s_XW|Xx4`(vC@k9vZz9&)0@E_IqCE1G6EBkNz%)+0{>w2Maw@nNDkJ~ z)63h8UTu^;R;WK@Ht4v^di}WO5e9|o?1n{w*ewcCn{79&eIQ_Xq;Y@tL!~`c;2`ns zh7~5{7lw(3*rI{mRN_14+L!6Q+-4eJ1l1(BY=sL(GEX_!v7iobBz~bhx4b}z&S_hX zL2Il1p{)E^r{O0aTUwyk%{YIz$dQaUn*wTaoKyB^Z%5>xuY#UQ{vGE#urg6&E78U2j|nMryV>h^Lt(e$T3sGnD>AQNM5tVXvX*2} ziOAe;>Z>3m?;w)VPV$LpTcuaZu!|*gV7JCdO@I#S{d+1x>q6#FUY9Yyaw^SCO`g$b zAP1kKaKYN4ggJYUMwa5$fTi*K&W7OZ$0C7ZBz zar+3aWf}gXK;ww6pUEwQn);IVbBYR!VS=LLT9dSWkB76#Vt{eR!trnACs=+yS)U%2 z^m|pF?Xz;r&yS2Nh#`CIk$9o3AEvd4iiRw5naPP}9uq740=jfGXjJS|(rSdNLRcTi zv$MBv*|+B{BeWvn{T>3LhqH^*rZa7(pWV5Gjv1z=pm&4j#-FeUme6kDY9q`40o_bY z{)JFw&m;-5XnGMRKhWsxGbbYV`Ui@CO!K+G07M6fkx?ALgSfW#;l zNAe|@^Pm~aG2f&kx?bQ)*?mVrw~jbGZQLkDp#lXVM^XmIV)Qpxq+Hcxy(Bwa!N=|? z2727}Lq26JizFQB3IJ=rT39qt9?432A}mIIahbuc0s86Gn$AMoxs|GYU%P-CTO2d= zA@umGA7Dgbq--Yv#o;ITUELi#cUi{8lnK;6zE~sk-Y3IqHLnUrJUdd4Ug43u7?#L4 zkmTjnnESv>uK1LZ_cDWQ7xTTh5rEAm%8YT(lH}e`VR-W}|Wi_H?S1x2p2clom;-0X{+(zT} zlo8Te4<%~5zX6o5{4(E&$ss~U``|3V{4Z%I8~FX@vNx)=Q#rFvDafX8_(uQi)tNE0 zg1YpGGHUMW_}c}%xNKgJ`qECK1L3xrpz6#!8fmj@(%@@?m;B#bZeAW$NSNur=%YHd z;V|DQu;$?4Df$m+P8igG9(6kO1aH@;-XqPemg&c9T^cZ&wvg*V&dfC5FTAf3q+F{Y z6M^gg_f7TRsZI7f7=QRTmPoC&BgGK_V3q^FMjUCOrZu1D=bP0{+vZK*_7kZ$6e3b@ zrKey`bEHen=xR@A!q;Lq!?@k%c0Q}C0oOZ;V0V47Ha1}VPzqy;SdjyNZ`=+IfXbQd zm8Pc!vs4Civvl(g2E6^A3k~Wford|ZJH031k^}Z}#CdewpGDxgrQ$TjT~F%pE+d-P zJof4)y;Rm#n`}|8#`t({&R)y?zAa8hXd~{a8WN<_dcFJ^@>{#!i?cJHW~ftKa|q2A zuewlqJ?UP~86v6YN0*t~Ve$5!jw~QcXyc$zvdCBPd*1V%Jk3t#op57eO%atiEF%33 zxO`^lo111wqz7a@PC&%3fQ2kqCw{DF5+i!yDxf&eKQE6bQo>Jv>$xxu7$a_nY&%#X z;?XdaBJRL z3?Jd;-scvdo#NQI|4Ga7@0(S(dh_fZngonS<=aB7cUXj)^RUPMNtTB=zo# zPu*W{8RGf?pGzhVhRZeUQo5McnS>)Nh`^sMqP;$E#*uO*5+x&XFK65 z_8UcR8@?m^Q3EKF9js|xo`7e-i{B?Q4b5lIZ6#OeGVFO8Q*nuF#SRUax5EG+rRC;Q zN$o!W_3nloBzI`FM;`$T2fuPb^e&6S7}}rp#l=_1@UhO%@ihDP<;up7bz_XIVH9@V zT;~ek_n@tyy$;7NrOVWKlK!j}c~0MAto45LRykg1>z2f4?j=abh#lIXbTK(O(uH@C z-HL`3$niqA8#^81d${K(1ldnNn)lP_uyoSlwywFoq!WQPy&h_u&=@t7q%kk{=eEgN zW$;c};L$U8UBNn2a?RHEgJ+E*mxROq9J$34cSa%Ga~jAp-ema*Qr9HFr_k_a2sadw zd0W&jsRI0EMyZTB9COupgc zIqlr9q$;y%RaUcdMj9`5`=>BTqTPHeb$DFpBVq!TRx#<{DGuCyioyuBXG(p5-1U*5I4%Pdj& zt_+Vo!S6=I9OBZ;2z8QPeyP-o{9lZ|_n7+!tUC3BMR8|Il*wNMx&T?Am4(%hkp-SrovC z@|g&L3#k;56Shltn!8KI>GHcG-YMc?PT+BQu*BwuK}ie~NZ+9{KL5QVaB^z(-lO)y z)O4G%$C5B1hH6sBGA7t)o(dPMx`}#F01hybw9!B1V!LuHS{RJhIQPek_*o&zCNoS> zfnT#k*F1BU^pJ_HNcxu>%GgRUD%V~;-zM$Wx?B{}CEMT>FEsU7>MCYZjR|Br!AuJ{ z!*Vd=S-6qdtqD?wwxtyqEJq2@OGd2>Iquf%UY9ABlNVd$qpi0MyALSb|48^zX)C&w z?-X|~S^X*b)5PC6Oz^q(!Pz2fHGcABUPOTt9c@$m7Y4}}I#H9u|hv?iN8qMyO78kmn`JN_Kk-N75u5%abFqEmd51=APM z*)L=U=a3C1jv{MLM4y-nI%$jOY~(L2Z4DQ#J6v4%B3obX`Rk+0Ozv*Pun2YR99Dvx z&~aG*`gJIyR3}^_Q%p^Ji5X*ZaZFC2;YI^)=G^TZEmtHlu+{E73N)KKsY5D%H3hyW z0oU3`m$sW*r_~!PCVw)fYEMOk&^-Q*?*AK)WXp7Y6V)%nO(5ToH%29|es(I?d%AB^ z?`m{vIkK|OeIkCE*c7uH)wnlf*ly33dM^A|GWAN(xne3L9#!ye&DZOEdC?jTjA%W=ms(I7gYSpR9*r!^r@u!>QanQANmMU9mx=us+qRWcnhEpOmR$*!H zrUNHMw9A~CEXoslS5tXpUQ1ZIigi?sL3421208#p?*8O`OKney{@Vx1SdxY6=pI8% zT%}^f2>GM*gCApjo4}6DABVSlGztmuYz$Y6@PLIJ1WB-E}Z3w(= z=REQ<*yU=M>}_qO&cw|bHzBcJGBy43;C8IAt?&iuYyR`pl<$Ieyf^sAjDOAUqwgPt zD>VMkmOwok!UKBdJ1UH7^ZGF)664FeiHE?JEabfa0I;(J2*^d<2dk@fY&Tk~? zU6YgJks%Sg4Hl*+qL+vxbTY$KAddqwZbI6K=0uytY8^9XhmGj*ufIJOwv&%de^%$p z?z75d9-LOuo2KA#>eeHwG$lq()zY#*rs(#|dw{w|H-epkqrp8rB1Z|s(wmibKR|JP zx;_(}A|GcE4T$RqsJwb{{H4d>cq^O|AriGz=DE>HMBdFdo3=Om`Tn!Yw@On8os!|) z@{bx`Y1K6PJ3%s+0&vCmO^aTK2C!slBc%r*aXpnf%3N}gYC?a(`DnCl&AH^)PtfE~PD(&v>V5WlfZqq3du_8-uP?h=BIzL_8)ltPBI)kI{v6)QeH+ zP^Ug0HzM!*m(mb0wQSDN{wpDE=QVR@7}C-6x$^DL3(>1aHI6HvpD6|2UovMkm&`Md zjGj(TPZ|+zZm`PjuO(i@DlBESK|M0lds(v1paV7RkxU^wjtwqH3zTi$03s&)aW+FH z4)qB)93ufS_b$cff1F=TL7$BU_q3#vcx?>px3n_v2w^XU3cR-?F{;ktCwV#FdtbHQ z!ntTEBp^L$i^jVq=OMsVCTqJhs!=lr>K2b%WzFYdh=ajzFT*fF!ZU4vD^+(zZaZlR z*1U8yzmqM2OJNDUF?MHkuwllhB}-T#u;Y_C>Cb%$VXH?r?$myDT39X%as9!Fb_~Zkjys zcij2A^4<<=`hx&?!US3lI@RAXl$q0RnUvinEZy`WG$y5#V6vsDrKL2(-)U}6l@v&^ z{bbP*F%8DyAXN@OMQhfUpv~0FSfgqEu$wH2Bk)HUqrX|R59UWx!3|S$urioM)CC1= zTPk&6)<5zuYTOTO_lILfN5(Yx)sm~%^-7kM6F>>9elXH)z(p2;bIK{{_h6|<6~q|Q z`FRwsq>h?bWRl^Ha;VgV!-gkjZ8?32lDqWKtT>L6X)f+mJO6F$uUQsfG76e9i_w04 zONvJeLy-^Z&M9)(~YYI8eEBLz+x`GgQF$$><^aTP?Rm};-Ps)A zZa%{oi5+S0r2DywJ)*!ID?D}~yUL+2HVcfK6RgFXU|V7p<_>B4{oYsN$X-di%pP;N zcgT~VZ=G8d1o`}oi6^a9{7da7=N&bVDXh!WRLe0%hU~$@2DLij6^y8w`lfTbG4E;$ zH$2-3FNbESUh2{2P0w_A{6%`G@o@Oz?oVqrTPy9E6#4#>!^Z4|`2}m6R)#%nG~e$| z*^vd{%2s5C%nIVaN@lVjjVZ zC=-LnmD8+6eI$!%K=-N2TmJv2UG@JXpw_e@?YEB%vlpcYau()JkrQZfQjh2|`Cvb? z^cEqIxc~CK3-wz%ZP`YJ381e&tB+4tH`TBPb>8&`PKqHK@*5sUNZ9jT?5q2oZ9DY( zJan^|adNK{kd~DX4yrYs$Z+y*YiMrjd3yK%W&v<^SBesCgDKf6D`i*Q18hDHvjc~< z7b^9GB|^Dz5Y(OWiB?3Wzcn@9 zSm5fo{wAimYaW0yoX%0J-{`|M5^t0wcN9Ws`#Uxo*GR3DWoj#3i&o~8=&~#r71#xA zjth~gOa2t&#uY~Aa29xh$a>q<$cVM_lw0eQbPuq?HCGu8hjqE!HydoV)3hD4@UDg4 znOOxs%FXPyd3o(66VVcdyJ>4{r{FEOYE+YZAhFd`M#Pj^mV+ljKMwa#g^JO^K0yT< z+DwwuPt&YW45I>vZ}Ekr9x=#hnIiltMW!dnD?Hqse^spaWZ_;Pq4X~aDLasl zaMM5Y`_D&8vJoXVA$It}mgA`+Q``DQ#imIC@vV#5sN7HuJo&50s&rWNK4Vhg6BrH@ zj%9KTD?W_hmm2d=e8;8FVBD}%gtDxNL_2eF0mofNNpElL>`X(76OI=Jt$n+UcqSaq z0KNo0)Gm;=Jug+t^tje=X=Ai4HnV zq(GaZ9oSQIUYP^OmjhqjN#GI~s9ItoYawjX;>u=(>r?fgUYGuR%v#|KhbV(Q0(ODL zj8XKnz>_>B-_85zdrP^)g^&D`9}FSWX|`)#ABtUe^SgCh4HbSeEJEa19)oGdn6P4u zA)y=A$3laL!uqb+$>vs#0`n%(4@wey07@wUNE#Lz&VeNkq{puQ(T|~a?d-xB9=pXz z*19k3!DihIxLDYsq=o3&bzMz{fTTXE8=M)02+StaNw4T~=j9dRjI6=#L2K=+ zJPu*k;D~;iby&mKPGJ&YdpaDG`pvk&pF-=UKW&ZLj8WLU4`IO|zQ|>t&Roq&eDke* zKAWFHZY-wP9Avy@xnnZd7Et5TiAt%b#$7mw0r>`YmRD1P_hA;(vc{oJf^O!nHtTq; z_(xO7Uzr=)R0cvcYYC*5eRBzi$DaSpz8?yo(c)CE?Ld52^)U0DDu`O<%3dB#^iTpA z{INGL0jFOmS$kmcV<8!z3sXcrXt>k0_krcJm|Ab zQGsTLvHU`>@-~$Vdi)oz#5!v>|13Td$ma+{a*;2BgON}=8GqdB#6*>T&Tro)?b4P$ z3|%fv%?vpLkd!*Zoaiu69GXlMn~FGxY|JT_zApzI%z@28aiII1L1muDHrQm<6^COBrbuE9V(YQ&Pb0I+ zeA$+Ckr_KmXpeNC8}rsUH$Kk(N<>^Or=5PG3@oMn@JAF+g&y&3qR6mYdZ6aRL65u# zjfiSGX`@_Xep{2YBk}gm7DiZ``NdYxwIGav`0w_0DwyEHFl(MPv3kV4?SCIPE~;xh zMMgD^3eLMP6D0Rg}Ge%s!Wa7kYWn)pB_@M6_h+X!~;8wx@IU^vd9JZi-bMc{GD@A`7auU%m zKuFGRZ_PgzJn5)enwHq#ma`*jqD+rXZ>awT$){gt=ls3I!^7Y-ugB9v``DEVTXNmx zqym47Vx{fDH(QeNXO9Cf?KK?U2ab_)4(9TBHn;LtVeY!>0o(j84IgplPx0Kkq8%tX zZWIW~Nz!Z$DUw`WSxwT#D1-$PW8WejvdzPqDpFTEbPLi_RrK`U?m7Nk#MgKO6qfkU zciN(gxGyOun$I2?^cEV5S-Grguk{1EKX5cAWxZJ*}Hg&%Aj zx>F#E?}wwe8^*JK@UM|$=NX0=WX`pG_ekrS9os@eOf~r)Y&mfmRf+AJQ#7Vm}AeuJz8@cKq$?eyIBi>JM^Ob?@`)I{%= zL8PQk25|K?d)3VKrtUEusx?vBH&x3R zq0YFyl2>f=xw?lE_g@Mo!p}f9K)C`v5v_6M`;yHGiY%3m4AK0>kSj|J1X7huuZw|@ z0TJwn^^d&*&;EC8L&kH6t&L$~+zq4g`BEptfBSx6WEbK>BS!=23a~C zQV@_Rjc5%B7CLyOM_$T%aPzfaGhAIT-LKOx4qwqiBomL6`lF-pqMeJFTOonBZ}GpBy5raLmYQrJLu@yB627%MU*CPw?`G1EeHPchqP_% zLSv&Qmli6pfNd)WP!|F;Dgbhq%&H`={W!Nr{5#EZncr25#GfIpNzKh*rKJcgK*U{C zLgGxR4I(s+(IPKO#C$J{HYCchU0AmhFB3EqWE;R!Cont;yxq4M(ZrRdcFfbIvY_3F zBxkTJv5!G&*-1dMQlPFxnNGYR+>)U3(b%1UAV;mrAbqQU&D8;5AKxcKmxZ zQgYw8`m`BC#ST-p<7s63izo#Cpdjr1rPvl}96Y)AB+V0?-m{Z zgP#68!MC-w9h>>?ngxKj|Avw_ojq@yH5w1aET271o@r_*#;)I_G%s<3D!*>bA_inu zH8owGT^m*Oqz;*N3w7;x9(e5rg84ouXpXBrjXgk^{%7?G%qZ~t}Q;g-2 zKL{!n2dbWa3yF1iA+v^RE_chIL0jP{4%xB>BsL0H5GeUrzG9dJgPtgv{X2%?z1>pL z-{KPMi6;O3`G14s5tM$>1^5vXOC(!_ZFncjcV7Il5w=` zoAoqqV~x=`V12~q*RNXs#eEC3iqP)Tt)0%Z9iVL+j-qhfB05{H-8fyZootIIT6ckR z9og80i1aIu49Xw31<6wx4UbVYrAT4htv6yE9VS7ecTdwptYE@P@f&6BN0rqE#7utmGP@doLviS+PBLOp| zbK_6rJIJ1{n?ENox+znN!j&>t8(^IngoDzTS{_XR%Kq~EMp=eYf0TZHc_Ery(3JM% zj9g~>!(sVJ=@4n|eIEoesEpS*i{R$$teMr-o^F%sHK*C^T3H!9MSd4{s=Q+q!7hS2 zup~5gGq$>g{)1H^>A*|&`sdJyV0iKZhvrXm*J$3cv_67G8C_;`xf?dw&&JeHjr>Zv zgFOYwzAhmKlbJZ!!=7ID>xIS$Jz*;8|7(T(B|-5c69Yd}&7LH?t!Hvv#*eC%<;ZsI zJ#Qc0R^)-SxajtKFBf}jSAJWJ00iR|s<@Ax%EW{E-vz=6{o{>B9K$$faLLfM&&9EC zkAc}r5~8Rn(@)@*9|DawnxUH+VUdJKjagICgkBYx>4_jI#^uN>d-`4n=k1)oA4+h; zXC@no7qTLBB$Y92H)MwMP*Kzjm1{96JgoQLj{&7d9aKh*ncut9nY{kXiPq@CgIra@ zuQGmaPnBIsp%!0!%_t0MC=L*)0t5++VGryy8bJRh+9yhMDjO5!b(4xXns7e2MvGjZ zsm!WWuw(1v1FG(T45I^}*3_@Z740t|f8|pP3}z{pf#QgF|C8Y_01tXOI6SPo?S6fB zg$!dn4oe9Ed|xuV?+FQsiBUxHk>XrW*DQn|>xHd&sV;;a?(CP!ceN{%c)(6LGEatU z;i5gt{WVDmpLK!ciMv837#S6+rND3k*xGtDqEL$R768m@1_NyB4BB0>!r}Jc;K|W; z^9zHlcyvbfjJD`h(#D>4hZ$ zrL$R)3X|v2ti~KsKSM3Eo6@*)T2#GmSdmy>+V#hNojr1;)Q8H#UHho}iU<{_Z}T@v z6!c0UTSAqN>mGKeFdVnJ-?uZV(hG&lmGqdETJb_HX;Z5lPOfvOxH^Dq3#1?o);k%I z`M75uQ@|>deCEIhS;oWJIfQz>oW&XC=IZLHCYJ@i z*Bv^iJu7S;)A)DN1a1HyA@v!|#f;oZ`hT<% z6EU1-Kr2bg4o?U&MYfz~lXg8S4B55X^%2rTIa@+Y`b%gx z$1kxH(LzaKwZ7lPa<1i2EDZ)*6raQG;y7XpCE@B?dsD4i7WHNSxOZ%)2P>juYZr<$ zG>lKeHCR)vxz%-;Q2YN4LK&0%k>9y4VuKGLpA%nu4rjyNa6U`}^6WPB6+=%jN!pOftgORVSkN6Cn- zF8uq@|-GgwSRfr{81uuq-RE|hwq%5+*4Pb?A7%5^|sVFcHgf~BLM^=lNf<@Zrka_my<{{N+9`~hNy z0g)205Y5o4S=&#_Z*sU+ zH&$(>wLDdDUjYK)pDm2t+FhDVD(#$mbG)HJl$c6{^y+^&tg+F39?iR>amE(r6KWrA zm%kBLGN#CfUr9iml*k?xV2HIv7YVejq_ddu*YGq6MK0<1_i)fW%NP+U<5EuFb5qLg zY1^r2)=4UTYyFhfMw-v0+E;6GH{KZeu)j;ih{mf1Nt0S5)D{c@^hRXz2u7l&% z{fU-hudpR{p=YbL7JR8UeKMayXgx(wP)vGUNA=qs%}2}lBGKvJG#7vR=7ZwY*p4$!9F**+G(aTbOV3th9t>TR<<`TdusB< z% zRE;t}UI^s*D&wkZSZX1X!!vT^D2$cMEa?Xu%>UiN`}gG9!|G{nDAO zVGCwCi#ki-rW-P!ahue-ynk{G@mlC2j7b%=Q15Y+D!+HITC8d;cRjAL5GRBk8Rcui z*W@sbfMiq0>s=V9N*m)rzFh2nuQK1XR&P+0zDTANg(v-W<~&OLl6!pJq9z7Mry9yt zyq3IQf^i@-?A53@spp5~%^R5pb}jHIrL#PeWrVtx`6OeV9e2UZC?N}WWctKXtVdDz zDo0~EeU%NZnYL{fMWnW58!F!6jlH6=T@~NP24UHyV>sp02CBR>a;6L~apW7zSGwWu zoGEmnl(><#93WHWj%(IKD-ci__E-XXWNyu~5(tj!4vt|LpDiNkmckR@H&?5w`)>Sa z64<}T_`O{Ka^2gt9$ks&J3h4e#9eW(ysUt%kfvYWNDJG)ZMBG9!mIXV9!<6al87-i zu+?O!Ag!*Ow{Ye_a%PrQucV;tMtpL6|9Ui|?|a5xyejDf8a_=Qw^f>(Dgnpl91S5CN?I znjLFJ0)I^VY@ak%z^GGYxR#5b$te`m%hG$7PK`@{-8nj~X}#N%t|G{-^4kADIFkMn zfIqUE(P11ot+&`Z@_7NN`W^$m$5Sukww)(jkNda2c05h}?^j{6STsYR_vW+e-)8~1 z;EQl1uhYgwYXbj%6TPTD(sY9=;Iy)vq9VFAID<`2?#hQ-7cPq|fqW8vb7ZRCHbX=H zX5l!5;7oRggH^~jWsFgyrT9c+Cdna&cQeRope!vgDgb)z6`=8Kc*s_r5nI?ot+2X1 z@G3Dh@vVMgW7<%vbaOjDpDRr!+lOpHMQ?xgvFrryLV7elD_Y}f6RWyk&QKe^dQ1(_ zUz~-WFLZd{AW%t~)Z%PQ2S5pLga<}&4@bLKMkavtEWiwa8{ZedJjC9%_VzxaQ4ymw zZhe>?Cv>}C19X}+>2H&9XFQ!@#TI={4`Fd>(xuD+Ya-l#*>)Er^7`H;xELifP;r+u zl*ich;G~N@no@Qvpkyo$)0PttQbQ*L#$q?ZIU82YyPwiJs84nr=QC6&+h6W}5DQM* z4eTPD+J}dvob@c~Ch1@xKR@|2uRb)Hjuj@lPCVGkzMlr5eRCG8fun?l(mdL&e|xVf zaKEDDWxeSD11L7|J<~jAC_pE7qfNs|h53qRMl;fuBgs|g(y*96D!U4;zw$H$f3zvf zzVDe9FE#ZrAxa?0_RMHwvv4jny1mMg{p?XJIUE=nsm3O4V&6#&LphC9BrSu+L)Hmh z2X~qqANGf&_VcMUJF;>=*D5!@qYkxx<0=&*$r?OsF?!l8YCLgI(Q&;HcJZS!`zVaj zs-0m_td@g!SVf#ZE|3{bPSfhArIgeqR|c~qBZgGM64s!-ndiZLp%mnQkc)=$7U>;& zh1?bKE^YW%Hgm*}%5oJOY%$knM26#C6jH}Mn~$C6f;U)uH&a3{4o5`zyhr^3nr|IO zrf*!WL|w6@#(%Fadn|b3KB6G8fwJ&;Jm+5AZ*3#bAJ@)8rS25&Cv8?46o?Ds1*|1K zFN1v^t?3tq3ZpdTK!5Bkks8OVxjRYRxT}EF5NCaPzfzgBv;6vlJO%LwHfS<==5c`pWb44 zp5IM7U9*`yX*uwmZgbO)A7d-3?@4WIzTb0N@03M`IL5ehmREofoJI#hf5A=wwrD9 zTM&-%yFKLA|L*ALS%E^U&(%qM4ueUU~lHZji64!L;-< zS|Wb}zJ+b*iasH)_h;{A#e`c=PcOw)g;o7=fT?Whi`D}I!bvymF;uCNMbu4FEiPyk zMj=0L(?2(|=QR?@=HWcl=E9|1y5#$S7@olwuPl)&jqbGT5gQe~EDTd~n{xSb2&=bJ zD$EvRh`D64q((ArHF3jkKRm?bp9_K4`$x`_hyT)f&+RJo-u^VpZPZZA;t|wWs7S3f zdB?!sP>$@;kqeC$*blnL>t!(wN$4j5Ca;)ROY#lN6okVho`8kV7sdny`E(KPA`4Y3<=qg+ZNx zsxA%p<#KLHD+{o{dF-$npoB#askFMzoZ={4g%+Qv0BJwrKy!V)2y#b3m z++D2iy$k-^1l#e*Ft*E`h(f>xzVx``@86v4wfkGb*)A5 z)EAHWJhvLLt8Rjs@I#2I`}~=P_B8$?>EUo(#m*ec1tB6u0sm0vyb-2=CyUeXUarq5XHS?!QKx z{)33tOW$2gv*m#VG(Z50{Gs2aGY8F%|K#>wG`ouxj3W zuh0WNAJH4R2aZrXIyp^}#cq0Wdnn%7WVyOPFdFN`E8{Fm*4Y_(qdS7=XJ%S^TnZR9 z|16w(=~dD9&$}iZjA4qxS^5Gmszt1?^Ur*$QTi^~ z(F9FMJ@@!eSUkLfZVg0YuAe?J7YwLN22*H0U)DF5K{b&&F6m1rch{8wSiq9xUgu%r*ZMU6P}RAo#kXONbFPc{hj5r z^j3P24R%Sn6nd3_q=K{Zo(-f3B1t#es*tvMRm8n~s-a&S7*^%jP+eZ#wZeyfeT`uS zg^c`mwd!|f8XWCryAtL|r<&m9R>nGmSbM>C^v7;OyPsD@n&x8SX3nr z_vMN{qjiu96C<1cQX(qafQ}PJ$PxOHz{3vn>Z-Yw0hQh30e_AdK{;@V=*NFd1j|6%Q{g4ztbZ=X<{7I$}d*WjhN zyB2qM2n1-0I|Yin6nD24Dee|1P~6=iaQNoTk^BF5lbLrW7n!^>&$IVlzrB`2I>;$v z3-$rrZ<8CmCOkZfZ?2xH*#?6;oSeS-a!Fs)trw^+NxX`po>@3DJWTUAYHsq(KWzJ% zqlmVkexP3FZT7U2pv{uIxD|M-7k!;x~V)64O*Ez-JLecy&=_XT!yCFvGR>r zRhm?1=GSz@6?C#1>*AlpMWy1(;<;|@4DQ^S=RV^^t73L$F?-!)kNzrrJrtpc|3C0s zuPg&4k*b`-gvK9k6{VC!a;qv40rG7@8f1!+)<-gS+>_qn&z5pajf*#WM*~p>K?H>? z9_&e8Ly3xm$7>GFOYOJTD>L)?y2R(!}!y1|a!)1>F(q_|gEZzk%|X-0J1}!TF9f15w(g^1Q_}QKdLYS_8F= zU*u^ilmFCTyPiccdhN1Iz+&?&!UGW=$1co;I)8G^Ctp!}fs86=T0T~N3h2TF>W7A_ z89Tl0){f1}y^_(@)DHjg#!r=}wUMUT^6m^4yp}yoo)hpB%7nZW{^EMP2Ki=_vgs+u zUVk9;n20-`0n7O&#fXg`d}-o*@#JTy>YyVdpNUOa(H!xjg@iwTBg||Ks%3YOBqfYA zp?b62HS{9?@jusg-(+;>R;oX-^ly3_fb$gFi}PM!T*qrdtgo){SpbwC@p?q zVa?FJf`f}Z;Z(eMdKej_Fw50foW;crrzHzWq(0Z(Vsjto^CojoJd?G*Zf@xsH^6eT zt-)GQq%P8nf40?|`4IHxQhV0o){lk&PnIk7%OcC-!^PBMR-h3{w?!`Xr(VH*$@y~Br1w`iBJFXAa@rK)p zCFNdyuf^D$t1z#cWG0q8oQ{E~m8#6d^atO!A2}jbo^@`;snuYA;A{A+v*hie!mxa6 zy|fGy!FFDKe&+;L2Nc=-D)sO7JG z=gD?PlqU@dUwGnTkUP~!_UFwv;qu*F9j%nW4}~tibrqaT*3cd2XIVkx?#}0#je{q`Z|s>n83dvfRld z_pMGFg6q=gY4fJ8LBg++hj%r$a()v|p)k>}YPM0}$kFnk&@EdS_Y;xK$KvJ|XDlI6 zfzrbZ9icrjVWeAvLeuW3pp%Y-rPYUp7U-Mgid!wa92^%UGA_)tE&7hL1Ml;gSk@x^ zP%y&3X+rZK@7+L1Tj9f+-`j@X9E^52Ppo1(mla-EwP<~Z)sd3AQtTFQKvFTerE$#1 zEO3Rf*UD%4UF)H|hxqQ=Lad2eF}?zrcizy=@j1!3+%wq`E!t*!_iZ#}x1Z<1H)H&A zWM4?>O{`8BVS6ZtmJD8P=^EmD3BMilyg4g<|9od0^Tr$%a|QDR`e1ex*)snnbzvLD z42R zrnePqKF{6DEpI$ir_TU}8n>+3zuBs)bX>fp9ym3RH@R1;Y_d&<$JABfnpkb>WCj33 zrqCk73i{89{az3T>u7I?Hmk07w7m>Ce)5n7t2+r9!rbj zSx|IEq~J3jhBc)OKcM=RK2mMCu5nO((FkZw6TR=Bgk{|%Q7~_v|BO!gX3KCG-ERaQ zOKwQk2Z!Z9?Z@Xr%L(>|PfbTw(ByJeeS+gS#i z_h>4gWL9lm#RrdzF=?T{c~zd%RGKJbMYzLhYi$l;H}T4PIOc`Pg*c+N6-#yhP{=O8z-Dc@Jm zmEqvCB-x5Ed&HWEsdGIm5jp>1MHf=0p;w|`l2E2ZC5(!pUXx;9&J+9&dZD1>0n8NxY-*aEUM>8YncTTwu3o=G*+-OeQ4A0PlB;>_j-Ir55aXoF6D5q`)#!*|^$ps~3 zf5*4Il+3xZHVCy!?>CiJakV@#coOL+o&AFy^lvs7eX}%){+cHAjfzj_s6@$^P4Odz zHY4fFU}mxQN}3jPd@6x7{x)Oli+cIgu$IPHlq9o%uROLoYuFM>iT2OxQNj z^Q!tftboj%v@P@PYB9*6e|@+ciW&NR`Lt#uKIpDf-K&aVoa)sOL@^U#h-swsyBc=l z(h`p4uwBzW@^XD-+9EE8iv7aKU#G3F8u-41NQN&-p&tju;k(v9QMzYIpD&b}{h1s0 z%lgA#Wpw=dc@41$U=2Q9qc1yMcLtlJ1*QCYd_0o&fbv0f_xxl*Z>lZ9DAH}!xA}R` zddK41Nk@5>2U1MZ!t%foN~TtkH+W-31mn$U5PQhBx6#uBGhhQ7f5$*tv}DYb(#u~O zw_$(YT+Puvs$?wp7?Z+mGYN10!j&E+a?k%MwD}WR>US2h?91Z%opa!={er#aQ~0@B z4ujVpe(N)?3QYOjDXCI;T$64mkfPW8Q%09pFOW%OaTh3KVI5xdKk@Q~O@0(SMjoV++gMv3hZNOk4$|w&g?(i{{3MUXW%6wFnx>ZlB`z_ z6jAkx8M}_)TdaY7Uiz-<+mtq_A@@Jc8REAa@S{C02A1I7#vA{2S;n|$pQdoTFs=B(HD#_RDd zLXEyG69Q6Z*}S=hX;}Cd+*px6PYHS!1r$;I`z=1Wo|B3(Y7(f| zO%E`AciXJtauYyCv0?I{Tva4oy5FFG=~R^Uwl&*1=l0Mcj!)2QRm<@tz!ZT?>VmTBMG8i27p?}FO|t-8*8 z#$E}!f9p@Mt(pq+7k~~ZHW`HefZUg3n)oFboUnMV5?-x+oL^TlYB^AutwD0$fW1f@ z{&?fP5TX}8Z}E#*m)4i`l5vgtw06F!RJLm&{KWRw^*HfLz6l}lFii!a^bd6?qmpOLb1XrAlN)i>d&nRkjIS=6M-ftPU}t)Q zu!!;;>~X@ReYOiut%xGbW!ttxi}-hL>T6A}9S0<_Vd_FHO&pAkbp$wX|9&LjulAlo zi=r;}Z8%wO&6v+jJ}eDNLc*qra!1@q*`g|pmQdC2wt?i?_FUPUYRMCy2M1QSF5czA z@H88ZUF?7L;I@QynWvcVVh^F2U*|cKwk`%z??9ZWd7l~$LY|{AN<#YCO6r>v#`Hy% zJ5y}hziqz#q@sz^dpX$AF2g_zBGR?P=d8#}?n=)W%G^c5Hh`eQmL}?Xnh7F12f-ex z!1_y-MTmiBp44J>AXDpwKb=ZmUD7TNoZ`ba-ueIj|A93S-CmZB|IuS>G2T=LQIJT_ z`&G)Cb!}ZBrXxwL&O!z+oN(*=EL*tVA@-n5m?nfY_j#M)uW+8e89y1sr(jO#6PysK zxbM`@Jp0nUPusxu@7_sebhCj?5IP*p9($Ks|1HPINhSJd%M z+uOSJ`wsz=sQ1#niGF5O9n%N8Ism0&zn$`mpe=T@FG(X525l`sij@Je;JdWo<$BYH zD7L~ne7a(YcHj}m>r4(j?Hs_@Lf{-7sF5T06!wO^-@)yc{g`r16n$Cmd1UE;_ucIa zzQ;I8&V6a@kZop#b0E+Wyrl(As9imC2a}cs^U&u(0zE&&Cc6C$1KN6 zu?w8*7c)(9xs|oJ_*D8TCd`dO+)XO+ec)yO4WIJd4ke)2bb#R&4yre(^RRB1aus_P zIJ6lrW^LRH1|hgAaK^Lj!+y6CATLJR=;enP=rZ`) zQKnk!ET8r#eEzOSij=4r49}N@VVqYfeqShF&(fc%V7K*>6Hv(U7&I!8B;u(XJ9<`#}Z-F`wq{1mru72HB_ea`G_>ZTX-RmziX~&lw zup~ZlH9l+PIywMJzRcxxX(Fp26zG=ML1Runo))+8-Qx-3oSbtq;IToa><9Pks;~@3#6UK4} ziFn|bC3c9qUDC^;58HiMl7t%8fMMKlaHh~JXZKu~Sk+A0+2ikB@xh6nUkvay!V-bL z5m$$Dq35e;fy{qu8Y^ceJN~>r^{4sq1_^K$$8X}0&4g_odVu@C#cyB?jY_zNbiqLp zx>?k8pHPkLP{iV=yG;vKuQm3ppo%Lz`%i?J`TFK7lsjTdq|R`*g-t?ta9p##`Yh$K z-FLsxZlxW`f8B|HRO$#Pq$RN?bZOE# z#huwE|2Y6R5Sj9XbU&gE165P#*~l>@^MB!ok9AL!k&&M^6&o!K5+r#C zQJn%nbxITTfcuEl3&+_A#j!N5oaE3Suh52jjDLSiBu4Yfp&Ccul$lmz2LC$=G!f$#Z6t_o@XT z22^61f}+JV*xo@7R<*`5m|8o!X3cx){R^BX7G>wwSOfSAO4(I2&NZS`yn8&-CCdc_zG**V}m9JxNLKX=zAg6+kmoX*9f zYKR(Dr{o6B?E=8;I}#!&(>)MSdHbP&GDP&6S}N~{A>FV5E?T>>Rj<`9aJG2**=BFZ$(qZ#tN*U6<6Bit#qDT@VKJMQYDjJg;U2t@ zFdvtLYF3xIMZYRm=BzzyY^=mFDV^J&iEgl6+XZy^UyX?7e!AAZD1inPd&nvF%;LC#ETB%5NeVcHZ@@|Hlh}+%xl#J+Ge*g0%kc z?oaTm_%o6rJT4bp*`6uDN~qDNW*mqh1lRhxN^9c<2SAu}{|}=It9IrU5!og_NR*s* z0x2PWL#+wSq$Rm{t(F$-x@i2Y(}VnPs*cwx8_D(xkup>#E|^GSO#JbA?_~8Wnl}a{ z)?Xv^R=lrC9FF{&inhOP4xfMrfZzopEUrNE;$()Sn~X1>df4SIb&|PD zzRbFgtWn;jz7Pc_*9*@hQigD)z@tAB<>rb9EU*K5+A01FioZjpUP>BSR(x+zD2Dp;bzxIT8eaAD-PG0aDKJx}TGb_VYGs@p#BrMX*DJL+|g&0i$kA1gh=$^0~ zT+o5>k2Vx9wO+L^pK7Z`;wXF;=O5+HD=n6u1wpHF;MeJJkR=ivMP8*SXi;gU`ny8Y zeA8pl@f6il+I2-q(vuAUF&0SpGzrl77?SnOBcVXi@525L)b7D{j`v_)wvsO{7`Mzzb0~^`uc_6fvN2k`;ou%z5o^wSWXc8ivIX4 znvlzMErz;bJ^m7_JZW(>EB=_cW4BTRSMXS@fvkx~fqu-qo^~i2QEf`SfHH$yLVu36r*srpKd08 zcs2iMB+wod1-d>+>a1_vv2Y9?u7el;t8DaA3ULx%MlTbPekrzN6q3S8}Nyv*C=BpbnJW_*oq z#gj z(EYO)=dEl>8quzeL{`g2Za-*dzRth^r_S#o ztNF+7CSlsFTW&Qo<>Kf@A=3k6ojZH+t6oBb71SzH@X!QW9$8)UqdL{6i(*cbHvmOy zS!ZA9Qu2T{m_1kg56G?~;S-KGN!DN#S`^0PdMXyaqOfYl)Vbr zRLOhS^H|YiABu^rTQPkeFkMRPdA1S(@=BS(Nn#l&m|+ytp;^~qoc9s5z2>@` zlHQLl6 zlSzKYhv397g6%hq;%z0XiiA;_jISp{5zP4SBLF1cKM5cn0O$|=!Y_ohFXhleim5D6Xd#wR zXul)qi{hVB;%%lt0rb8(Su|}yvR#btIRn$jXkbX>`zP@VDv-_Z1$kf6q6w{^ddw7( zBP%qy7kzD>p{*U!?LJ2kQI1K6+w`E=xz!AR5x)8Ut+4+G2X-MjlIv`*aH4j36h=*Z z36$WJ?JMa)z4!A5CuIqcQsbnu?H)i`_V->keePS_P$b$NKq#YhjR+v3ere27-otde zps;h>?A`@1M>>d3PPt*n;t99Eh=oUnVU*>-3EPD%E7-Fht@mB{ z-xW)gY~+O1r?~~*mzN%s-G2jE7UCV^8JXGzhu%JLVixa(+;2C5)GRWag_9tmE}Z-m z<6}#1mul}5T*M^|#ob>zjeVcpGTEl{;#gZw>3$+Xcb5qW3ynp!m8v$w3|pwz>a+8D z50|C>5aXprhgIO?u(RP2AaHmnt*9utgs+nrRv@Nl_n9rvAyb;ued6VtBhYiHZ2G5& z_AEykR=m?2d|sT5eeCe5zH_X93;&Zq#aX4H!FzAz-zKnF^8JMq0p0^mt|rbplt=Sg zQy)LWGaQz%V#p-lf0)%-9Jm?8qNU$Yd02-vhny zA-Jrx8ViVdlyHGE0O}BOe!9delM&e;Us~!8Jf`Y)o|H_o&P4WA*)fa|q}XnjXdU>A zqmG8P)JnC4E#yr=+o%Aql;IE6jgM+*W^^~D)N_dMbf7c{X0nud+57?t6F-wBG((G+ zPIu8%z>7UUlnqHCLvUcaIPufQ$BuT*V4$(Py#v_V1O1Og~=H*g3m!!58lGbJ}3Fu2>;sWlTE(SMPk)yAtnV3*7rwd1)NIf zBa+h@&l;INRT^3hq7B5f?9tYTVG-(T=q>7a{`5+#%@-KK5Giz87&Wp7W&3QkUXNd1 zvI39GzO#KF*Z-#M@m_%5xeQ@NfagGqQe}e6COw`ZTZN}CrZ_VGa8WGVsd?_F;0RB# z!`+FYu1nkhc;xectKzrjsT~hhKRZ z@mN}sm!yEF#pAd8um_W{3PKA&+b+gCx~V=#c4!EyL8lr8p?X?z0CI8z&iiV2+r?L( zFkNHfYJ%qJ&wq1Pu>OLwY!TPqVFo>;K=^y4+CC>Q%#$GmUiyHZKR+ciE;06JrlmXO_J;wH@~@?SUfs>W6}i2&a-1J5m0 z|I{~D=6?`b_dCzCn)c?*^m0?kt5TNV7eS3UxZ2MwTn}_416OB@lJ~9k)quy%=UT91 zN-|E4F8+b?%ySXndxt0mzx+M(emiR)bcL%4p8?=oiZ^G#mEv+HLz3ZZZ}y|QmT0$K z&`3vY(50lgA*}|+$ngm`!mO~{iqowFpb=i>Q0mNo*8g~%tDEc>L(mVxi+?n7l{IU> zLXRT)FwD==#ILD3AQ(Pa9&;Fr7K#a0Rp1OzeHvl@{S%it)OiFW(|_uQozk_`uHs=p z7KzGpqe+a5NfK3dlj$5Gjf3 zre2W?Ip;b5-p&T(Q7B4grJpn3sHEfexOdGN*tf$cEivweg1G0JudOQ+=LzTM;3M+Y zIloySoe?(bbUOgOZ45g^bXE?lz&b%VL&2zue$iI=Y^f%eb+6dnzc)?rD-V~=O6ljT zYUgCufdzG8NBWLEj|_%}`CUzvAWh8YqCRMPf^A|OB~o@GKLjn%*|Gj#4tw;a+T5RC zkH}A$SHo3m13&qZ`LPtO9l3rq4}bjv%N)wBOHM115yU>|gVM0wM&h(|RPoH%i;+1= zI6|G}mlDYtXvUIPmK$9Xwg4lTV3Ev8gE-~$BttP2Z_mXL)<#rnQZgan3V91432#ku zbZC+fl$uI%3|h9n_}+jfugG&JzvF{1;5DCrMYsq+h{pg+9 zt{UY7!i#0qR;c97>TqB4Wu~&2o=>qaHUg7cQG6LEuf9@CG&T(nd?g?J!3b!KC3e7b zAP2QCR*&5+CEE-}$}%mUnS#Wf*lfEidPYIqTo%Sgiyzl14o@tPOI25YF@5mdoA=oA zw)0<8Q60ak4CmlxaF2CQF7=Bd>yoIb?>}Wc*)dSq;^NS0-t?{X+cFOK?Gu}GAS0+= z%IylopVArJMM#v|lRb3vb|0KD>NbZNt9O9U%9=QJ{vI;PIZp9QXFab~?43N%WsNh; z@PCX^!W8hi^IoDEx`k3^6eB))lMjaO?y#KKBqSHoFZwv) z1O1)*Y^l9oo*E8S1eEWoWY^Oy1tfq1yX0ZYuxgE5O(oxpXTPWA)hrmIS&7O*@HF6t zKt6MP>#kk^CB~_>@HcU_2Uw$Sl5KXc+IWnH0>5lu{rMjqgjF&0@7FIp1Jn0%5*InJ zK8#~D(`Rbwp&LIpwtySC>ZYLMFo>tgwg(ND(+}?tg;>bq0nX;XUY@q%SN3cRA8CAH z^_kH*ot^vtWVSrAi^eBewOSutFHv2qL{RK0u*Uap@U_Al`*T-z_|0u|Ojugme$h8WyM9srfe`Qj z)S$Aa!(%93RzpbDa10pm1A#ITuCY(cLKegG->U$1`5zq!9TZ+j!(ca<2x`HV+%n;~ z25+$cV z>(N2!3EG=<7VGK#ZFn=oA^F+bz%{oU)fKC%156w-(Gqko9f0t*%=Iv7>hWrT)X2UU zZZiqRdA(hSUT_32qu0EP(=_;qXlSu5q%~~fDdu-k0Q;vJWS)y4^BtqSW@I{}3;E&s zpFsELZ&i1|B4`9H#iw^wC=h+goap=Ciy;!Q>wxu!j;X!s4VmnKrfKCPMD8^A> zOcQDij>oS4mOApm@6hJ=W@nWAFCf@0`*oLQU4*xx%g6}*g6RjHS|1eSHMrZ`8uH*( zbAaM0^+!@P{e)ggj^v@9r#I27#HaH&IU!LSyIPKp_3)a>F`KD82Oj%Bq}Rue^(K@N zM-*D%dn*e5H^4tyoPhlsd@cJ0VRmUJ1bF^rh6PRln8p+ zeCuX$g>&!E!=1!?i^dhA9%{BaN~d=((|flSjp8oz{$iNLl?N9YL3rlZ zf{gH>)Nj#ft_FTG3Y)&qQL^bo(KfpmTb;#Mc5%gIFsBpL1E84&+y&H1yT^RE>aZrz zKi0d2*zR)=weT07-j$;KEd2QFchT zq$?z|#>(zP=w!whX1r9?=7cDH`dqISBlCrjdh-L>XrZ1NxCK(Q^?VX%$Obza)cajM z>QDD^lk@W0hoeWhgu=l5>AxhqF9qy3%GSTPS?XoWj%w5kwgE(VhDJk&4Ncq5chfh? zmtj;ri?>wsx_l;16h~u`PRgfBBw%F;_&)sh^pr+UJ4fq~MCs9I_(8kP2{V!Xg zFO3aV6Kq9&0uS!v71~2_$ZlWT`S@^h5lE-Mv5&I$s@l{yV}_5E$#YPq@9fy_4{s`0 z?|#GOSfBYFNUq%I)BQ~et})`<>M#6DAuH))Xw(m0ZvNq#xwMbMBFFo#92_W`{QPf@ z8D`XW5O|9#w?V{55)1%O^i(KTW9$oVA4Z~=v?fas*}bm=nuYbo7IVZ$oa{hzsy=C@ zu$x=Yl|Li*P5B=kL&k7n*Ko>A=&QExr=|r@>H%uD@)In^sMxZ)&O!Ee&h>AVZ!zI( zp$E!h+FVW25)Yd1&nmXfUY<}RUh~}QG_MsQl)*Y=Efp?4WwEq(f5Q~y{da@x;kq0Z z;6$(kOTW66eSdV>E4q;J=o+v@%~OP;j=|tTvrC(1a$2f4j!5;T%3PL(p+5sldpiC~ zO0TRKWQz;gBu!quie{K1?#~LWS-*ooKR&f*v90Kz-9U4w_{*~4rAQc5Ow(hREk&LD zvG&cs1TIASSZvA^``fO@n%v-gCgl6VX$mahQw=`IbD=96(upKXs{Fv2tU>T1u)1vR zXM#)@i6sBnCQ;k455|Y6lKxrg6VpGU=V!J9`LobVuEFwZ*>eJA-&3K z_EjVLcR1G8%nBEDMtFAnvHaXQI{qJF8vkF<{vYCFDIfK`!yIPP`MpUljosKi*j1R^ zMhqJ>lqtyJFHtO1PW*9N`@4%do0KY1;HMtGQ@GuN8#A#=G$o+P!(h4QEyrn>&wQ5y zc-ntiHv~}(QKkTaQ7V9}7f+J$I>2X{azoZH%6+x!fJwa1r;j)TQt~|T#%le;VYm;w z{+F-7+(D#FtVh5^IA|chIBHF2r=J7=WxrYt!+7z}4c0a66{5;EHn}qNW{`ThviO_> zk9@fYP%8<^zc%*}lMjwCDo^U_gUy&?qJ?;b&W*LVbU{)|a=;7tcC#TNAsbp{U4e}u zozVHg{L@Ns-SH9oyBOq7kEFL{J$1SztrJoq#iyUKSfj+lJq_p-COnhG1Z9)Pc|9<$ z^9mo0-I|y29{sID2h{@%+FZnui}f|%->4Eoy9ZYebn~i)#V;kz_W9XAtL77eJ@0Oo zX^)~P3ddBZZ2T9PYqy`d!FzDsPYgBP_Tx)X_5dcADy`A*ojPOfMO557CTk?gnYoDUNC10usqx!>b)A9V_50&GpIRYb!;uwNRjM3}1AT#5e6oM3z zW4uCQy9)0SzYaMh8{M<8^b$f$$BLS=7vOR`gOsQzUnYAg(ISkn71+E}WDfo|6(?F`=wN};hXi#VkxoUc?nK4m4 zQ{Jh0_+KhVzblsC#XsKs<$*t{@|hx=I3o7;aARP?R0z;%Oe8@w3eP{QV^`+?G&257 z`$s)z;2CZ~OVMGz2nyaA`mXx9EfFOM%T+U|`?-UJb^2o}AODONe6)_4Tt|nuVSwV> z%GTZT#k2?;6dR%O*EZF!?LK4UoZ0cGYB$PJ>I1lFD9&<`nAa{sW|VS6o`79)Bnpx+ zHY@Fr&UN-CvCqTIO-V6b9-dHG0A`cTFXSFe_q3v&i@AyV#N z11#RotsiAh;ZUc_SmG1zd)*}EfVLQO7hK3k)5dxK z5CUXx&kBZ{Ze$Q`o*K(jIL29h+(!v108jVD?Ba3NSk^c#&n;|`y%pp&sWf)FEN0S9L{RHe!n|?tROf} zz(C03c55V%*!*QQ*6m~ci@lD(mziPRNhc6Du!QxKvj$9LpGWQ%-H-y1p%`uF@WTjz z+zRi>Y&Q#WwYE(g<%W<(s+Q|f%#v8XM zraH?oxP0YI1tyoa{54(qpHEukhxOo{tS;9VRQN|k#mmdtMy6ro>0@g;$)0bKNW@IS z7dX=$H)C8V?`^z^5_F^+!gx=9Pc};(PZ>EN_oP~e28wyw_7D0Oct>5FktVdT!eH}t zM24S=h|oGtZo4`vTN<)`hk`%-+gas5y*={Adf4n=4b3Lctmg{6xSp%b&eZojr}@Tu zr%}~WF?%W=^ye1cb49|3Az>pnQ>1dmHMsD*9K4@(V4#(g9&8u2+U;>u zR-~!cEbKW*sDck`+mMAWgd3%jGD3=O>aBv+#&J+G>T1;ukhJ*q(kmJsJ1p}HmhUWS zv7qonX>bN21Ru&6e!Oo|#aw39@CNHCcS^1F*ZMT-z*0WzD_ER)G>%KLT0aP%YLn2G zAk4@mGgAo3`UaSdEPZ)cw_CCodxj&)Hy9*P=J`8EjQ@0qqC2NdB<0$VW9NW#g2w(yy;3g zA5sbht6s9@YHHX4E}UyOxYz-_$aFttthm z$8w!AcDD+W^CvSeR(u#qJ~F*Tdd$AEVMkusgSSbVxMW!TcpX-2q1tBL)LntU)eoBm zMAzTT5DF%npA(&eqk|S9;`U<|yT6G!wmYx@av6rU+4gb)9VAztD&17U>N5}Q5=Q8V zrH@bl0ZJXq;1)mDpe}Q;5kRiC*)mo2nF(4fQwP2-BS7RD@Fyp9S_^Zezw}#0*gD@Y zr4K|LpubS2j*w#{f3A1NRJ7D+PLEqLvd0ovs5f=ZD}>7^BRfoRX>xQ}%@gJMN*!T)6Z^fV zD)BF$z=6L_OCD%3tLhFy|M_RYhRpogEMeKOPM1Z#XO*Sy0~eTM!NLOC>xP}n>B0^U3sHq5u;?e<_kqr0_P^id%na><#vz0ye)mor+Y&y5*!O-%*vZ=T zTq}6)g6plHn2kL1!KZ^+2Iey(*}hmc)g(#IlsUD<>DB zD_1%E4K3YYL_4Tl$y)lk_o4bHIpRu4il-$Fdd!ZAqnR}NlY5($q7~YN$ujFK?p8~{ z2#&bdqktRkPhpAfIyf9|pMjYA2v4mH97t?;dwrJ(7!EHd_Y=GOfzK}TmcU;F2&HpgQ_Zti8F1}y=HwP-K?x@JZuCL&`<=2O!9%lxXELY4>MzvJj-iVH~ z_R$g`NfrnUjUyG(_=29F06?5i0?>!P?6+Jf0<_@yG4C0*X5zCSF5Jlpf8n0v?+f#} z5PXq5Pd-veDPJEgg{WSC`7&e67QWDL$F@j#j(2oaVHb5ge|E_N$Wa`ui~R6f(h$mnDxT zQOkx$BO%T*=*@gw1x3+ssG>FVx@1^ua9p}h@2LSNrEyJtW2#*4;`i3YDi_+4HrY~x z8Z8_59TpY!ThY5Rin*xGc9X}SDo1s?(6XV{pg8`^Do&?j?su5;ycQFphBixXr7BLI zKaM>}c7FCS@y{dRPLIE?cnUVf+H2KAT`VIf8_lysbKP)|?Ldf4dK zAifDgHI7Ay>j)cZ)6R_sahRQKlNy%Fo>d+{F>ND8GHz{@W)`PURkw~rD&5yk;X!ks zzlSS-!4t>Ar;D_XR9zB=MSu!gwt>6b1#c0-)^+p`qyWnEP*PrY{nD|<9yKhY<4DHwpB_f z=J0&gDy2`!eY^^Slg?Isl89#)z1wAzcDNJbMt`z}E~G`~*c@&>$JiAk_X)}Wmo%7vW@TWsiZ6UIn{}Sg%K^@ad#Oq;n(FA(u|-7g zsVd}xMN(W?oFM$tu$BpezAof9{H^u$w8(z+L*zpBizRkL zdmKv8_hu-P!R(uRTzQHF=TD=_9-XyghPrZd?dMN`0ykxZmgNv%W{a9E5|10Oha6F?Q<}=iaO@Bu?j0Y27s}J|lF?&BVFe{j`33jAKa*$)}@x zZmukC|9eyiQhsc53X&tQrEwH%E>gacfFY zK9oslxu}dS@wgb(vY?@4;(R5>RP|{bh>N)vPLGk`;W95d{SjU4gkCnqm;B31U;R~i zywS?Xru2e%ae9sfVL;>k>~?Hx-PmX`uWJ^(1)mGZiD+p}NB(aN(;dZ{O#nei?+n7k z1l>Ib(eu#z#uoV7tIg}3hAno`osZX2SNPrKqKtF4ye=jOLXf|Oc{L#iJ`O*cr{e2p z6}4d+>8=H7({7JD$OmqIPdOS=n-?#f!MdtV-8J<8o|*@&>5bEpIN}1lnR8t0p#{t6 z^a$W@@3-ycG)zycBk?_+`t&&Xyrp>;1Fdags%%q<8z1ERd;rYI_6byHoOv`=%7mmu zZW=aBXPY~tsmom}A=p1dB->da30g>Wl9`7JDJ-0tAA2rp?sC4ztUylRqKKBU?{dU^ zCfscYI2OsK@->!2MN>k_J!2^`nLDBb50yhhixz>x_9fX!h=_U|y=Ny!j7nxveSLk} zy7pp8(6*%8VuF!ec#C#!&;$jyi)XjCe|OHL{ar{t)o9`($$kHO%ADFfnh?-tdrfFf z%8FVZ8$CU}5ea@**>ei;YfG^t{c}jdYDDm$oojYtt4pu zxBmj-t>95`!07qVWb#`ppA>fD7wH#MISHEy_z6o_i5$NX(*iRW}2)}!(J z01nf3%ZE360lK(RT^70W;mI>5s0H zM)_p{&Tvkr`j}JYmb00n!3`bKVv6N{ua(&FH~6yQv*B_Vp?D zSsV=%`jz5blhtgE(FS=AXvxCvem#1yo}t}GDZlj+A%iTnRtC8HHoO8()+NS(YP^QJ z0rixT2I|b-Ho(7c*g+Ip;TSygF>2p*n8j5L;S$tDBCm6CIvKHQOYG)Y#@ppsE4+~x zXw507evsko%=rfeg(76zg;|otV(O6PlHEZ;ta*aY)pL2{_pE2(DnUT}7Yr}g(d;O*v`yJZ1?-dgPz@Ifd?$3rN&A2OemcQI3 zjGf`#@JqK2wYH^7yyGtC4>OJJXxFPmg|bJM)l+Mx7SnVl*r5m2BxF|a9zM$>9Rpk< z2u1!m&f@=48jA2ePn=vX3U7s*W+kkTg^TgBb$dJSPPzhf^=-NpD~O>EieC_dvHKNW za?%UMr6E*m2k-a4Mb!XQKolr*vxEOuN?HhP;1{@&S-;dqyi~WYwN-48o|nmP5^n<- zuW+rI)0>@hJ8eY7!{2gK7)7L)#Cili+Mj%!+|@t$2njA7;?my7O;Pu)*>H9r;f`rB zRQ?LP)TB2j8MboUo2v&drF(M~!+}Ff+l1Z?04TcroK|g42|ikVED(FqB6o2K3Mt7*@%@!t)WyC+OZ~mqN!%1kYS`QSv7h-f z-@SbF{ogWzscB)Zk2K=(5G}c5vizzAS#pXKB(qOF_F<)q)Yx-~w6|0&XKb+Vu)pEn zCwXCt*}y_>5wbo1-s&l$RZs9|W5K}TV!vx{ml_P5RF__g%#Y)$#`0W)1Iz2=xph?C zuG3Z_ZsXepG3=%TV|W<<=lLr#*o+v$suAzA;%lVw{`)C=SY27qKzB;`%XltrWxu zE!$U*`Y0aw{iFQnr?gWNA=4kNEQxzOs>$|e>kI>%Q(t_A@(O@v5qV#u@yYPmoC+Bp z>;J>P@Bi#f^-yitE@Q;wa`sPK`XaG}mf}sY9x6RZrl#IF!q&61vzQSY7__)a@2Gz> z=H(-r5M+bNuaJEDXrJAJ(l4&b9<%@?{@$>9e(@+TYP22dIJ^79TUcUZBBoZI_vyM_ zs-b&l_ywY${a@kgww*&@kd<@X-1BC4Am(m?UuBV|OT)3Dfk9(>I*E|qm5qzfco$f* z4**_BoEy{w^f*)SjT(h~m;ibTx^8_LC-;DX0Er*0C-v}d;sKL-%6h+zY%|QO!XT8U ziFwr46Irg^oeNzcq~X2B1xMn?KKi{rJ^x;rS#U6s8v8S58?{J(gKRHPR7J0Pl|sWy05hyR8X*`-$9Cq;Hz zv|r-8LEY%s{=aD#-!GM4V>zyhed?4gNQKxud+yTpBt1vt4aHMbblhnjGVg0G{R;q* z(Hz39)?6TrlpzY1C-q$Qz|YCvAcE8677azDNc5B$1Id^h59W`U0}{HTZGTIJ9M^j_ z*V=j^7&Q7LXlNh3xQg3so0}8TA$oIJRU(`)P0IU?P-Qt!NntpcCYrs;tH5P$*oMAF zq5PJu%?M)n8BQX!*w=i^Ra~?4eE*<&%k6+pnS@V{O+Ue5Ox4a1q(`QPoB3pS)Q9Yb zRAQCySa#@h#dj5Hza~Rv=m3%jX-~#ru|WF15d`POg8gG^t>eH8)Kyl5a;Z<@qag7N za_UfncjFK9_%RKMU^Z%E!o2ant&$sE0u&9MEBpSnj-_cM8k(#ewT;-)Ab-CfL zC{rJ~KiASk^>lVx2q2=uVJ1#kvnuNIUdo2nrYN-wmT)&*iPT}*I{Hv>%Vs*boB!I zChrNxn?YA2e;)Cpq!_Pyr~zV0mQ@%`Fgp2<2tf|;bgOC$-p+=4IjiL0_tGokR4$d9EL4TILp7J@M77&zG3)HiDWDIN| zFt&M5Xft~r7hh_j8w*t3QW2D{?0wbR0v{V7<}(VJ56609&+d4K0)`0(ZehiNs(*Q2 zl7rQx2fo~A<^@4Dyzi^+sUB>#$*7sdrOS#toAQ*EG8{bMs!Z)%^y>QJ*zTeR<5QBK zaRa5E6*ztqoT}aFef2`$l5%++U*&t3v5Ph>6H=AztNmtXu;P1Zy(jck2{58o8X}2= z-tJ+tbxcj}f0+hvrf7gSRQce@ zTDRYt9*6{OC+vXY$oj+1tK#r^1yW0(H!A@qWaz{2U% z_KpzJHAELi%%$xmSc}kS9T%t`&%+tOW&(`3(9^ZXiYsbuZ|E6DFiK{}|cUJ|_CX0*e z9kEc$0?6>vBvsx4)8Ww%^H%@I9xRb?$YyLGCs-#^iFM=$bj936a=+@J0S60qbR4lQ z7&7$WlS_FmCN@Gp33^VkEB3e4%2I9&b#?5cAz@NB<_Lx;6z%+3SaIs8YNc$u`Vu}_ zukDGi!z4^t*}B@8>3{p{$mv0n7(aP|Y?uRo7QSh^Sqs|YT>}$xfw05P+3V_tH7|%1 z?Gex*;*-4*LGJo<5?=B;EouVtQ@SM95D!=i09o&oie88Wr+J^3R=!htPgfh(r<$9p zF<4fJE!6YvNU)T0@EO?>8M1X!7`EZ)dD#^xBp*`VQ02jHsl7V{-0ydE zI0;o87}PyOJO0Ba=xm6Bd+m7x*)X<&rxiz7y~6P>^_GsHV$vvHOGmOI-!5 z`gYL7sIGj1#TXS5R=hpyWp{xe)0h5)e%uf*GnYYD&gN7BJBWQul> z##U^W0`y8k%A(^}4=f8gY8vZ_Zk`j#I&n_byUL!wj|f;W{q=JAxG~WMEqPxFX;YOo ztqwZz=MuZu^JQ-9e3~mib&K3;Y6_@aXwzJ7d(qUXULVq2h(@dKuG`|Hre9U563K?q z-4YzB&3z)YUu8|v7S__M7VQu%@48I?89O3Mc+DiFbD>#@#fiuw*d6$3sDkbHl6@v$;{;An*nh0}GV8i*8PYnNWXkUANPYxTZ30J-M~9FZ|Y64Y8jY)WSZkdW%;q!IF0j<7LW>Xc8YudSw^$QD50R z5=L<>omd)n?~n^!(~-YE^PTJ!dCN~6Ym~>J${dqA=oE(HKXM@G?6H%Z#?}s{9cz?= zL75o03$M79IZ)*CS!MsVX8)!4V5NLVmpqEHu(YA6bbF^-?c!awM<{}IA5Cj;uySgc zLTT{+JHHM(pq14g59QwRQ-AF9@$W)KHd=7w4r{?CGBxdS->#G`b($j4CQEWpP03pP zmA4*4!IK8-fR+inUTv;nPV?oZt5C`qG^+0rI6^=k*ijM|IpH`%89LbM>HCxS&x*de zI&WPn9NYie9u8;GhKluD*TAyOv&Ou8zhVg$W8TJ6S;} zW$>ArdwPHFKFvNp=wRoyjta@iYd7#LpoExvW86Z;t>-YWy*N`HUF$Sn>ZZ%eeoZ5G z2s!%JoYxnvVa8qMH|&cwQ>#(V64yc!A0q*BLv;(_D42*9`~K-D1M*mVIumY zz9h|BiGv;{9F#u!Su{15fC`x$UD18M;|3jSg2iFz47{7AmxaB>m;WD~<-Zu*EtR1n zujXA7>Orbu^v@^$pa1Q6_v?z&DZ_EU#mwubAc}0!z>HiXj+H(vF^5QiePIaBDjY-_ z`7(Mv)hxBo-@C*MD&SL7PUIv>{LKA|XFBE;|j;n4=k35GD zuxZuN8n}N2qzh>9D05R(PcQr~ncbV>-vW~!g1jvHDOYNEzEp~#{Ae7Mn2L6SwqPs` z=neO3f!|*PeMs82F*`6i`ihZnJKu;3HZD^q5DwikLc!tqw+Fa2c$h6<{|Dl($K#s! zN+87lH+|C%4mG1OVD+NJx%*&&Cw!b{O3~#P4@@c%{^mr~QhPEm z@;TTQagdi#1;nPM5#-T*`T0uQCY?|Xh;3Scfi|wNuvVxoDUk;8cx@e_{!!MGKZise zsES`q)kR*g=h))0?3xw>Z#SIZo+FU;lgJj=Kd%UX6*CmCIa?qcLch1HWwO$c2ccL- z(Rpw9maGMD1Y+`Pz@TzN1Z1a{V|T2#K{59syC?`34upTK<7i#-dE;Qon=*Qz_Z@0X zUr8k$s%B^4d;S1y$5i*|%#sW{ZEi+bBsZrQ>KF7I`Upw|w?`~yy?k$kV}ghr-ec}F zav`qLO%l>k+vcf?mr-i)s`G`|p~^#KMo^hvjlBHUj1m0H;PcutOuvPC+76tTXi;Xd z{7z}ae$g8z03!&hJtBM1{+aIX77+#;HJwESVJnz&^N#=CQYW0G)nTM;&|tUs1uI;e zc@?S#v8`!V=(TH>H34LIHkmEmtLl?KOf~U5|GIFT(3r0wd^nKLvP*B%9@219jP5rHNU{B$q|}8al48d zzm?GWq36tkmjA;7xK_lb4T-1MP3Q&?oBEJW;Q+pd+%USp6BatlPpN(Yq)F^oh@^nl z|D`p|VdO`wp!TPr&0P*JPJk*7K$KJ7XyEu1ihahx-;YdhIfIp%4R(VigcczWE>0MH z4H{qKn==mt$UyZLa{$IiiYm|*Q!5DoCcotnO9A~XKB!tFT%;%t!Wf*6%)R^_#z5O{kW+4PGbpCCAS zHrDi+{1(hj18V(@2)O%QWQ&v%wUYu<-DKu&rodJzIk87Y-+jWrK8qAyp%Y!b!zaAzgdz|j)bFVn&sm|+kLCI zDCE&dJotV4j09w5y9kv77Ysb*7u9)FZcZnb43hgACKP-Q%f>w68-Xv2@qat|5gw|W zCeLRM*r?q%0?*l=*d49Unp^`ky6mx@)!w9Bf#7&dST7Nc7tZEiEae;oOidH^FH^0( zuAi?_%%tI90?`}f`$!)B=Q|N;Y@8gU*thV48Bryy66E*acDeOw5t>_YgWvkD#^Pxj z3hY@eZ@;=47_y$0#y9UMn%q#(!472yi^4fPMm+LWIXmF^I#9O$OJtY?21hTqMG5R8 zW-v?zu>>uQpc##8p0+uDmn1>ET4VSxL-V(_yky8rP}rR*f(beaQ1oi$`Ga+I&+uCD zdz6Vw)R;2_O`NfRO^ZhExuX@%Y9+4J6-&vyT8;tm^Ci{ao?-OOczVD+MAJ&pKbN|-Ry9k9BLU03Sbnr4rg=21?|Aym35 z>`abLc2peJNhCxAK>5$u3F+;4-3i5=0|SyBsgHh*-K-Y4h30-<3(vrlgqDbQ;nEd! zm;hRq86cP#!H9sDZQ9tXmM?B?al7ZDK;U?($zEF#58gPvpwr7N5n^GQ`1JQ_AcmJH zMwbPWULMofXJv5Y_w-(lieIKvmn^kOkfy5PhnS+;9{bi$vq39{UW>V0>8Sg+2_HIV z@iGCwf=F{YOtaWT;z;&FNW$`A+Pc(;Urkox(A|BBrDHKVs{V~#)oM&Syjy!#K@6_b z5Oi$u^jtQf05svMuMMH!vTx$mYajSMWRK>Jh)Jx?X~Pqdy^})6i|nJ9h}<3iTsOTi zEh^z_`}Xm1aC}^e!tqm-v;>hP(HmzL|L8Yuva1#sC>J|vq)2cP&;nO8qs27rOgQ`j z2e(+0sfNuxwharzZ1k|BpMO?|h3bd#EaLx+PYOYr)&}7_opkOoDSvSG(U=G|ICMiy zjNoB5f@BJ|e2WH1PQNN=x*|Lf&M#o?tnWUQYma@n>%3SqJ-Q1}4C$>qV%AyCFJf^= zP=ot7&}*l4BiI7pB%@!3c_M1PP``ufD{ndDH2SXrq6e0&J=39IFD~MT`yd|w zlW^3ItNWO-S&zqG?uabFYw##SZ-q3OrH3aCGlfc&W2Rp<-DR=2O&J zZsg086Z`|(s>#;g;*lYZm4#^{%QW)O#4@v^$^ErQFiY$EyNjFmC@K62bC+YDG zXj&n1{&epGo+aGwEIl!*Eeb>m#5q3qX~q%so)+v@sPpwCzua91?L^+vYYLu=wUhs^mmpcMz6APfgm4Ua2@pn-M zVP!@YO_A~=bSDqC)Z3hxkR~@^c;ZKt!&xBbzh_J~kqQIl0EF!v7?tAcuZ-{S->Z-| zJ%4mbC&{B)UcEV71a18T2Nq5_GpE#!x`TFT!9mENe69`?wz;-&BDg9@Jk$p{7U14K zEn0bz0r307fe3g;_d@wHzjddc5y+fVj>+|8YRBcI4c;A_CYtA)S8j3p$zfS5a^j#2 z?eE-@8L{p8vX)WijX(86oEvUVAJF#Bgg%@71XtY#uQQkEv=b~_?0|k2Nv&yX>bV zEcFdJT<_~+hN*b4%7uLIFTrn#(*(%LW@Yw+nT%mE6#bmbgQ7_0~z9LY$rSs?$V()Koi5* zwp6GS1KmIaJgiaXc{l0@se8#XZhy?qQ++1Q)zlzdHUK$_z;M4<=a)c5t{03}`ONcw z0}%g^ot zF!{VXxeQPJLu-L1)}}7#+Z;sX?V0a5SL{;ZTSs)NU01KjH(VG{%72D;uo++Xr~ANDX{+Ce*Fxwavw=X#FiK@`R2Qvtxf@{JSK+dHKdq>Lp_QA%j^|czB^UqWh?+ z?n-o^0XgV)>1}i99ffE5>JdQp&@E%^Zx*mxb*_KP&#<5H@S^8R4^m(n;lD1(eVKcC z>e#R})NgJSv=1UoJLL{~b=*ZM;V^DS-sr1V#Ajs!_#hzg&T>S6C9hFPWnY)LqPnpq zFW=IiAASuo^{ucp)Q4yXB82kz_=6`9+<|*@T22#d%wIJ5AIZaEh^5yNg)a5T*ohqY zy-Y>k%!Ce7{5tuazq#S`baz9W<}%^kQ8G1FXK-U&E7mF=7XE0#nY~XnZ2?#<3|uiUHclhy;01L$B}rZ@2HU; zcNv98_4101y@%=#dR{iy2n5|_mYMe@IFAi?52J|sNn~&JwjJ3WlUV)x{ab$0b zrJXz+fqjtNUk$sb z#4v#KJfKAD{@>Slxog=TnjUH!=jp!<_uL<8AJ4}mVrJAO>;k_=ZtH3whqcf4D<1wPt%n#T@iRHeZCWc-dJO&s$1Ge1?qtUk#C}<9$N`jxB}0Nl>Z0 z;)XH(m%FG`pvnMje)Pi)w1{L=P+UF)-Zla{AiUdvMcE*9JGDW4={+s#ceDSkY2Afd zk0(3x+r0ln$MFjsO><;7K9brk;U)e6CXC=zb5VQ3sIbOUH%Zjp<`(%x`&zYCPn9gl zASejTWl7v&CLT0%PbV#uYnpR@v6MAV5B$n?dY8DjUayoF-Qh2^X5pFE%-`v~z&q{(aiV7tT(@lhsRkgV7q=CAR>oLbJ1wacm2BB)pEIrAedz|bc?Y< z-EM32tF7XH+6n*fh}ZwS9fCxISkL&xfoy$!3-?c#yz?71;U8D@D63ZRIlsvEP_4H( z=Z2AYdF;lDJgnae`g|AC-4heY;}11f0MJZR{l)Bx0Fqe&5zrf~&ZLSgk16`rE2-(< zjm`^JlN=gsu3J{Y4*#_rX#U*94wXewdRzJ&WfUW5;DV9!KBX1<6WOG)*2XlM5L`q$ z<%!uFYF7nR{rCfLOoub#iR{_~68rj%`*_oC6d{l{cYiY$u`nLY3Xr~kvU zg<6JO({#NHEHeQ6d2mdn%Zd^xZ%}?T! z{lmj-&u=AtKg_VTPnP^@{%FOJOx;0L%h#PFI`mx6r)aD*YINPkcobLNLNPbFoy1qc zec!3oRzx}y`C-l*Cs%J2bD3px;+poliFmU@mfA%d@B!r;&6IZ6@I9Ql6sV^iM|P@$ zxOsxxO5seGxRsM-^PjToLuSLR;FEV%GfE>izdWQ}z#+#Z7ee*BSqD>yXZ<6v`p6iEz&(qOtqO*BOzOA~v$fs%IE9Rehxk#$FL-H^d8pS~DVmb-Hbq}YnV8@-`5Tk9_k~4;cypBS}0f0u0oa-Myd;EQmjnATO&lNQ_X#q3D+#8 zmTuAenOwyJNpLa&_&=nj0o_QymqhbOv?6Scfnv_p9q`<_j*b{b^$4?Q9Ggh1HYi0{ z%P?k_I}Ni80Ulg%V{E5{YZZT20H()?YTO`)BIR0~Uajg&x`~IXHBoOwj#oc05d~aQ za&ZmkH(eG#_Sx@SB#xa+wlyu4dao*;^aUyt-Ka$K>!zN4HKHD7D>ZoB-}-3 zp7^cpM2NDHb)k_At*_67Q$-NlIIfL=vVkB<>5es#&oUuxIV-P{P`mUJR4;=S3O(MW zW_w5VFO;>$x`y`vfpoSq73nTQw8M*e_~VZW=)t*dVqiU=WUvO6BVnl<8vOvaL_A@L z=h)_`HK1P+aOv{9!1F_Ui~9GVtsxcZOc>Q+)8`JvzekM%-_(tT>NH{fp1M%AvjVQ2 zfo1?elA35>4N%xRPn+N<``{fLRN$AJk+!oOy7&Xf=tR}J1nycL*TV`KJS!87^~I!g zm=AfCwso=hZ_u8!;hiB8Y>QsfjS1+sWC-l^v}Cpq>wg4pJ^xsHJ`uA)wrCQ;!=`~s z1u{fXWp{cE3=)rWj18Q#8I9PSynjAOWV_n~g7t<%5;y*+Ay9o{_S?nC_ ziyZS$mP_EkgygD3Jw#_B^X3@>W8}{z**98U^L#CzW>n@#;##Z1g2Yh&*c6h<(08>L z+4iQV#RQ#J{M7QvvU)ZGox>hMpxwuEkR6UJGjC%Y zC|1~OGe&1`s+4#B08#mlaV_pq(u2CNm-t`4mqJ)nBtqV_jsUeOM(ocre-y%3ogRMC z2f+nRcHKfD5U~CblTRpsId`Gph`9$4#*CiF&H16G#yZA4m(x^~O6=X@Jrn!hASbQdI* z#>c)!crsx{@>a~QA04!#`Rl|qOPf_KR;S`kIY71#{UXEz z^hSU9Qe@9Ufwx&I%tRG(C5SKreQ!TK;)wp7omRX=|7{jmkIg=Z(IhASZI{y8i)zro z&6(3nB3tI*W;uPet6LbAB>r(;P4P^*Df3W3saGCeaEOAbZCyfd^|<<9q95@mjXtc0)%esl|vbTfq!!~8RSM;#_g{)E1X=7L+!(! zo3!x*3$I!`njbKVQVB;lq2;MZ2J?xF7MgB=j@8#j?Q%nP?{PVSlaY&2ffl#+f1l4> zuLrbiSn7(e3Jx0z^~()P`;N*Qj%v!?bytuqi7qvJB^BZGWcE;5HIN99$W1)iLOYso zjJ!_aT&57kH=jPuv_p4&?${=D-71A9fkgt7TmD7i77I6+H@bXilltJ#S8!odg)SX* zO$9a`pm(v8gANW>)77l~j?5{c;u%OMg(&1zO#J9Bp@yvOL}__sGQ)mUYR#EaWR^8~ zDk2bv{C()+JaF|__Dd7I0_uz{{Um?0Mai^r?GKSK1hW0pCZ#9&K-&UpGQ~zqDqhC% z{tvuRnpR8~!Vx9VwOXZ$SdOwKAn4m-dTKxrqrlf65il< zwQ9iDAC=s3xNDqE283GK#wXf5EMREywynRr11dmsL<;aP_QrFX&G)<(;SB~EOwKtw z97WOr`m&1;OBe`3N>D|Y*rJC}fcD7OdBn*N+^|Vx*FNPD7)a%nk3y{1v!W&Bw2uyh z%s4s5l;RXuxVxEJV@|Zup?|vT*6F?R{Q^|DJnXn^IkG8QY{7KqfWC{2U?h(0(o8c* zP#zt{RaM`dHZ}!?y3l%SVd@k!RtA4UK?mUB-~KDt;Ta*Xy(sMKKs9-);$LUy_;En> z76-?bhkoeN6r#@Cq`mLH$S9PN-l2*16emsAQ+{?5;UrVJ7>wQepyk7mai-)X5_<9&_H3sMP>%1IJ$)qxe;J%r^ zKfaYtMa2;(mkKGPV>t0Xdf7JB{r25hC!CB?Mn=P|I+_>CpXs|#zwaxasye#n+t0h+ zK^0&4#}<_J?N_gd{~xsk|M$-N|6hMg^8lRWLOxS&&(F=R*2?GJPY;eyyh;y>0TF)B zcSB;$(o}(SRsdggI7(s^6vh#2Zm*pS%MOnd1688uh#-n~_zJ{EudP?>Q^h>mjtRj@ zj+Q@vblf%?m_OKSC#TG?>o&9Mo0x~x+1B=cv_f~{_qtUe8+6IT%KA`ZT1=L9kOK!t zY||X(c(y>?d3r&=tmojEBB#ct=9sSAcKSo!!eZhyn8wJ;LgS0YKP~3rTWHOC%^y6sM51bpP?`HXl^JugNeiNMIPZ|8wvZts9o} zP@dw@)90P^kpb?NF40jfkWMFzSoLW78{!?1RjFrZXEjQ0X(GpY)3gywIH0NJX`Zzu zbv?;Juf_Y5j?6y(KSkudAzhRxAwl`igiyql~2g-qlIF?&{d=1N~M2 zb!6mZn6+A(NM@3Ihfpy|(S9315f4;-lAzAcR+{lf&CRsJo1!oEpS>=Pn<4fm`gS1S z-zX>H>h%sqoL`aLh+fNqPz67&z>Ar#j<4*TdSm2(VF2si56~?)j3nD@ef#c+ijVzI z4gY<#?9A@VBO7$K&u<FPxE(_k8SpGQwd5E z?{$?>ka53$AFW{Vf?cc@Wy>xaDw!}DoJ!G^#loPw(3)oTr4+^CHdQQ~RQjQ`P2iMBkTcsmo!64t`#f#LEw?SvhW;AfV~btGY~7I=vhXWYRk1;ms z`DAF{NJkPg?3@kbR<*^FPbP>wptx&P<(T_gJLyQZ%tdYeldPr9OJWUT5t6UF7}B2m zZF{h7Q7E@tO=aNv2zkYpPUbNsyr$ZZEknss7Mq{L8mcKl{BA_tuZ4jYf!~>g#u7(I z)@#{M^mVFrsyI4wHhl`XLj#um*Ai)+irfYbohWzY-`&lv3R8d8Z8;N0#V+YI3w*3U z?a=$Kf4FtCD^%UUWP;4pon{CxSg<`UAkzqrD?Z3o4n8f^JcoGab%k(5p)F`pz3CvD zI-L0}rq7arRj{O>>Qk5F^#0KCsgxQ~*OBhKJ6Qm~`weTtPuB^d2Ty^RqrT*YB@OFa zaxn*gGJD|79KXqLrR9r06{WAPuB{!jap%!0O>3TaAeS;GA%uR36MUT;%$uHTZclHDZ8|nD`;wXoun(2=XJnoo;qCp0Cfk9WcpJ?38?teayYf}OLsF}ajZ`*Do z`ufRDSUY9f>+`a%<@R+Q9NeH02a!N(+u-}_l4GR6KFkCj6q`Zt0e^`#J31G~>fDOy zY3C#VW;`j9kecnqWy`8pRamgF-(kMU)srMdNSro(vPn_xZA8A!Re^v$w~pO#`?N&i z<)M5OA0KyJ#r&KIp(B#^@%@Y*_^_JyJX}K6Eb-tHAvKBC|DFn7@N+^_yU)_P>yfDt zbQ!+0aG^b8%V~Ye!MDgt;XZq?R*j+VDY)y@i*Hf{Gw+}$;6mTa){cG6x~^8yeEycb za42dE68?*81?{-Hp=~|rs+gv@6(7`%JCd}A+9mfQJI#^NGn790aGv}6vLk&g3;p>I zVTx9qxywTzl$9K6M%*iH+|{$T?$IZ@$<5VK)Uu|xPjwxYCvIOOS`$CWbkoc?2kb9% zbrcS?oyidu>(3Ig4g{3p_IF?6p*&U~2VYBCSaqj1cZl=-wo;oujgwI{q9fj zHc4M@=Je2>(LTgK85hj)a%22DA9UUQ$jV-o+-f96p?KUkpQ*3U7s*zjH&h_TJ#Lf` zP680ddf7z6Z2xKDC`;vt>I{1LY>VkPt(-|Ty_s9va(&WK6}Ta4UEPrCcUUXXEQ=jO zjbdIYt&=iXpXrEeGtrV0Fq7Q%B{1-AT{46~PC-qp=X{Z>TFGR#XU19;pzXckf69C; z^#-i>Go-Dr){tO91+pZmvIH{J$#T9=t|?8P*ro0<$Sr@#YeX;d@4fWFOC{LGBK_vhA07P_HccD zHyFqB{0mLMi>dsd>Zm=ro1!6+gTz?I!DkW`%RL*=+Y`l9iM8Z8_0bX;6m#8nyTms{ zW(CRTzGPM^Q6WwfWB)tTg@q!AkoLzAa8h~Q$I{|eItR^kbBI+pK%;PPK_3RGGp}&e zdZbx0Xc^{eq4uwn&12x(Wwa*uS@zBi%GlA9g1eOfObfC^bgqw z>-Y;w%dxh&+@&Z?^5}FpLOFA1A%0L@)p3RUN@I{bG58fwA0D*FyN} zY0h3?O}De~cbkW<@)X7FYX)ZwTRmTL6prBSJ{rf;hy9Ay8lHi`M%#DlZ>)u%gEsc4 z{t>`;qTVN2*((i0%-rs^Q2df^<~WLxn%?g`+Q=F7J>NjrBYSw5Ba*>rW7pAgcjhFH z%mvTF$Za~e(RR7cW1~_bSLN%h?nEgra%#ALaLf~vFgFFEN^X*t1PL!$5#)|U#7UYC z4=UlK$E$J;+`C~V7KZCLzo1D{8~9ULD=FztGo(Zhxl!6+V|j7MDgxdw4lPGG)vueiATEXmdQIO?SQ>K#Wx>82 zJ*qnD!#d_aE$r!vboEMbk$EbLlm^xX_*Ni0ndEM)cY0UlpgS3h{BX}Z3dMun-Hod& zbLn3g&bC!G`c@r!7+=^7l{E#;GsLar7cg@o!=-?~BH!gb6Z*M~XQiH%{zTYqQnl$6 zZk!)_zksdSXNe1zVg_gyg5woHV4Ul6Ufg=qO_bHGCo|l&)e5&H=A{~@2V7p( z61)4D?xk;)WgN<(8j2GWD`#`D*Kl3wd2DZ_+S~UPpl_1I$X{=`Hj!sa2vtG}SNHtW z#>+;6$JE60^6jXlGo>`tJt90dr7h!rPd%Eu$&66?e|UHB1f2t zb<^ar2ge*f{SDFA=FRv zFCNHge>GW7;?Iv$cHm{g8&YBCQ$m5N14Twg^GlR%Cc@G`z=w%$x2NQ~Z|QdKXbI>c z@n(NzH&vHaPvx4-swnTj@&=+*f1c$9sEzhd5eI6F3%KqQ66lQh{AjJU2zRg`8%g%k-DUW2=nFv@yS z+EHU?Xm@GQ6w#yaF5-Z~azPMDT3UW?-UF&zKYb4#Yst@Zf*s2r4>}N%ajpywi`!%+ ziQ@%gr>dCtb81M6iBv;>uH^Ad3@vaPUQ8Z5glTF6hcvy7DyRThb)IoNiKRi#P=oF*8 z#sIMKTz2gg-AI;8bgFL#?LWnq*qLj!^y=oQ%0$QYg%)vn9g^s8cUnZxXbm8bZyZ*n zK9ES})ZBl`e5gqmP~A43gyKM?So-+_n=%0(b;G+p|IjtU*1kCYZ6Mn@{Z`5_;KFS3 zHpkfL()$Ue-AwsuBz#Ds%gHQ}4NpvNwm#pjXKC^Eeh&70L5@=JkE`rr{ zGE7;-G8gY(lp`gi_sy7xghgIU0AOMPV;cdQ&vV6Y1?+7dSheO3{rH~|pLsV?O4tqM zQc(cglRbBmLTIdcEZ}MtHH`LGXAzNwwPoGL)#DgF>Fcq}$rUjGEqBmmb)hHeXK{K_ zVB;swP*ng)Ft{s{kxz#&!BFa^E-01a9|^+K8M-B_`pFQu8r|e|`l!a(QTy9XPomda zV{ot+j^y_yt-l7wxz7l^CGa7T1%jYIqL|-yb9|oZ530|nRKR@#+GQFWWydNPzWZ5WdkIk_ z{sYqy!hR{S&P9>jheK^goWN9Ialjdxac#_88q*&F2YscV~6}uAEfqmYn zimw&(RhUJrV3q6U^}dg)`Lz43S$J^b^~`8^2&jD$dNAEU6g^(R{rd_^Kq0>vJD9zZ z_~>S#0~JC-|!1CYwh3c#3DS z5LTpEb$6!xVYhls+TqW@oCeM@e8w+~`WT}y7=rFCqZv*nw9 zF9PYtZd`-!nX>3k76=?qz4JXuMtY3)dm=yA>;2zfg5kQh7xM#R3RA z&|cq!x0Hf{j|;ztmiWbm?~oJ7h0W#}@M$Ok3Lh2j36@?C-njI*$D_my18RA$o$XLe zz(>I{t|5M(=;oIRvFF6Dn>Qyn%XXjY7KAM7`gXI2Al>bHXlqA)ewC_{ZnVl7RqPJr zdh>3?z_ikq)c^#zMh5iCFB!&*QXyG*MYNKu2{Zo$`8R2=eaB+WyOBv^`m zQ8^YwNjhLUUhwO3#{O)5{+IBIjjo#M`?08GF8Zt(NImfIhjgXb2kZTet=YBMrp4PE zz5c4U8Qr$}1$%5sL$GOu z3E#48pXjZ@%{7b?4Wh}|M+#&OpWzx@cab`W9MD>cG^uQpV&-67NTI5Mdp7Ihg z$qcswzt^-!#u4NdQ`3#2yHc2p4ehmOrETxG+bucC2sG2xjiVed@Rl-UvP!kvpPJ_;p;Zd3#y%nRUL2y%rLoR^hR6yq(Gor?RAAbmZ zl>6<7+O)S5APPU0SM}}$^d~0K9nu892}uV)Z4zSQg%yGgh|}Re;Wi_JF@-Sda6HN? z%HmITlX-uFonmXWai^?+espKf1Elx90zn+ueZwKDNN%!lcFbT04Nz&RS3)$)b!^QZ z&)C+0;mlx2>e%0&y@1{@| zSvVlV#1WSef-$rSGRE(tRe||ujJZ^U9)1^b5#jB9qpC1|;Kqx2$SYw=2_csx@053? z9cNcw%=0P}gTFp>EOQsnHhpmaHr}Pt$B|qdHDDbvxE7-qhjCxINqwkJ_JmE>?gT|$RDQbZ~Y*x_*G-X%s7=H zC>~Szh?>V1aG+w1RwwF^N_+|@UIZ`V9vBsDXAlR6Sq{o6Nd3U@AWd;s4QC9?GxXzP zdY;G9&c|ASLOA!rjDFg)+B;?TzQA*tVdsrW4o2UE@)RKnw%zw^>c>Hv^=xYZ`mp}( zb{kp|=hW0Y5ckSAmVnB%U%bdEbP3ZryMB#W%i$;z7jw?s--15l*}5LiFpAep9@!eX z-G-;F)D&Cei+u3>xX|u{ivkA%5!0(A=cr2+1F~@7_I!N#l*lUGa;&Sla5wI6~Oyy+64-({Zfy?LG%-4y^K9o~Z*OGEOA`8_x* znohzjhu?GL<=C96f!l=3@bO01o!=qM_@y3ZN+Ax%`I9scnL+FVM`*||@{_FRxVz#0 zFRd$uH!?{$plJ1vb9-NsD$pkXbvCz|=5W~o5(E=_kf0lQ5W1y2*D^`VLgUcHPMOVpgv^w zrY~eo)t`ngm;6!k`i);M#a8|oYi|)2<^P9m4?_%H(v5(Clqj8pDBaTCozgv^NQWTZ zCEX0&-Q6u6Lw5|k{1)%-c^1!c{P*|bUVZCxUFZ2$=lB_3SJAenUTGtGO?KqJYqf40I!fV_crg3>+Y5SLAk@($I!FE(9T)Ta`JOi`8%{AIjO@3SIYkr-gt#W9Gw_VVh0Z`r6r zqkfOn*=&X_QwfHeTjZn3gE2%OGYWWq`KRbR#13E$M@%{B-9w_X-t!`Vuo+={BT9ur z@XfY|f!Q71d+RFvN||D5xKWr4@eYixNBv4pR>&YOta)RoG@khsI%VblX6F`Sj-Q%Nx54 zgzpUg&1l|qf1tpbf@nXlC;@%&seP78zuy+G=FzXRyTaHD8=paobb|?V21<>b%qe=2 zb61~Rhx18+ljAI($OEFoLP?#@e3iQ)lb#9mA(_Mtd%fG}zF-(u`O)RaYh7_IwLjmm zVSB8Qoc?`_fR494GuSZSRl&7?eQIt-fmcXPhb@~wVezYUe7uQVZ+1%p1JJFes3FGQC{*Tt~1j#KkcHZn#~KA}ktI(aYvlKz*P@D>@|bo%O) zJ^{M?5gfN-E6@p#^nI^*giSoDc094*MX^7>jz4ZOkrl_EtA9ye=N9Kr)jS+RThQ?Q z8SN&v7b>k^aB({=Dr>2wKrM{cV1x4b2oaVyyu7b(n-y4l)E7jjm%TwX%ySBg;fZ$G zmcOckcy|h1wRk>BzedIkUsdUJ4s*wEoMR}ZKZUbK7?eAS2~ws6I;O-o_J{`^s>*El zu6#t|U%aQE7?`SNvJM(%|9()NS_eE*zAxH&i%a}b_g%jkw{uROoDFZ_yR22)(&7!GP!*4dKXc@>m2w8UC;q+1j@q#d z$1Df_)9$4RkeNE;ox}2(?@r6#OyB=ib{p+w({FyiZeaYo?Z{W-c?qf#t;%uqdJdTE z;7R12mOKm(tFB$Qf^AP*@W*LXA?!*>yKdL$T(c|B#gf|`IV07TiRvsBxHP_hyx>f; z*Lwaw)pSXj=ElHeiVao>)YR4r!2YU}+}=`hV4DQ0YmT~F$c}nPw8XJMO!b5GVd0Vo z0i3OPoL}}M;!#n==~u8IL;^zD_AsJVf|&JvIl!$BTmR$C!oL%Rl2_0%H~n>D7Dd=M zlW(7HwlRFMF{g0=nf?9dmq(rK%{%K7X_DMp7P!FZf1%4e1frlS(% zH5~`SlMPF|4(pKH^0WxoLPsBr*H#xzPd!JWa}*U-M2332H*T>dBMOe0ki^0Kue`&5YsD2j~58TLUd3<-z zzug=#DrgyJB*{|8|MQ1OBs*t%4UfvDPaD^k0*+mvT-DtCxT*(iOWF!nXYjr8 zrH#8kdW%A_a}7TWkDof^H5MJ22%f9+ zGFJw-bjb90Nc%DJv@qFv z^R7<&LGhu48mX))RvJv&89BqDn0ahLUWo^`9LJ7Wd_yeB8ekChsh&U6rEEtu3=q@! zDv=q!ex#5qFUVc24Z51zWjIMxsV&JdAmDw!xbB&^eDgsPwbnJG(Ig}?_*>djOj7EST_pgNmwP>TkB{Zg@)c>DkV#L>8aJuh0Wj}b-0l)cvx&_64pntkpw_f}yDQ�*a|;pb$?%z z6<>W@0{F1@$m?%{QJ}E+qoX7i^07K@&V2@WP?-O0#r3}Xgy^AxOb`UA=bB2uomASer$Gc9YzS;7Cr12sk7%PQd-bXKymW@CC?&fS`n3h9Byl8TkQ!X9|O*N5N{N3 zi$47jMpoL3gV=93i^aAnKQxms#0*h%^|@ue-2u1!osipLN!Q49U-7Mn-%~$lA8%c9 zrK%TWR$8f%=$||!>8<6F#Y-Ofm@a=1VO{qAeTv*~2{Aa?S^0J)88SX0JxwyG6(68B9v;8&9x& zF?tZYwt?-+TGzmSw`Q58wOwFAb=q>A@rFFj9Vh%is54s~8M_lF|Kb>rzeM54uCp7y zCqAF|+EDjCpO@bFFg{HUToVFyeD#O5v@|cDz^@JJ*ISR+HBJfUWABFOmkfsCQ*0zh z6y=HwA0_>FBYX>je_n{bVgmqT* zRo!xZ$nD-H)Rit-*k+t+iISH#IkD*}UVrNMuibVYUkr!Xi-blU;otU=xZ5q1c|)Ih z#z=HKcRf!ugy(aP>GnOh`~6p*_eJ51ymhs^oV`%u^K9{2JIrJIYzK6P>*l_EA36yg zgRL^eEZQXTq`6gwpmsl=eztX=>LEFy37b=jxbeY)W z3$a-(Ouu}-zj;sE_zWiOrQ9bdyADf%BO9c&o^!1YU9+sR8D`0WR z7w-32OKg$c=9!&qFT@*@#0ZVTvWqW69)bbw>{)uqRmBNjVGQ?+bP)(;W}{K7y(j1M z|AEY=2peqm^|X{NXFR6$|4Hc_SRLcp98;w`gX3IjJ&zv}qE#z%d@^Lr{4%C>%8Mr= ztrL})WCZl()4u!k8A}i}?+z_DU>&S!m(6PB7*EG!V7=FDwv&ufO)Ydez#>NqHCmP% zvT&N{^O+B<4%frD&~3v>E2xYd2}j<|=(^R_SA38YA$Mh8Kws53^JxSA7}0gEJ94h_ z5qkzMx|yw*&lYu$){53MpL}{Lt>Z3$by0I$yShL7%@BgDv?*7EWQSUFyb;^A-r*wa z*taDvTXb?6bJOx6a2B@G5@kq2fcq>)qy}AC^HY|ckarNU<(!nN*yTB*uXo--th z0ArpJU+C>6c!+^2W7=ETV^^n^3LsjS8~-3KjnjzG@Rg$oiE&aN0~ROC%+%n#z-N*R zp+P|?(j`eXrF{;(1dNy%m~(?Uu4vW)K3Qc%9e9u=k5?iDja!$x#XiotXgr{rY~tIq z5;0cy*CMyeK_P>%84ciIg#4vi)cELmA)-g&>5$VqWqtRzY6#($5t0-HIiwArKlSIJ z;Q%f0U?ph}S0BM`e_l%lY>pTTL}lgGMqr`%g*DVa1*CwaEZX?7`Ex3t!j=e*uH+aV z53-2=p9PT1gJN~e#P@0{*6v*Tm=>#Ush{8eRE4Wz9x=%BsKG5??E>pq1Ci=P?lUxXd&AK z2(Qohd+41^?lv*Y{)c{^_iXzWMqDJwrQb#q$51-RqD&(*nRcbT4yau^&HKv3=}5Wr zT17ajiJ#=p2zsN9vaE9NiZ%xTsZYcL!9TW8bKdmbeB>&xK+_S7$;GY{Fb?ykB_fG0 zqN^-J!CE3S#(q2h1vZPJ(M#XDGBGS1`NQ*2t+=GT2V~CrMNhfytl#8v45#GmtC-;* zf^o!lj6+9ao;${~ulJH*+BuBiylKNVs6T4^n^GA5mKb^bl%M_&CFmjXjwX!|v1EWC znlXMib^h>dY@i3eQTex*pQP(#EY(^SHD5#(i{Frbs)-OD_2tW0&iVI#Ne{=-Ho-?W zX3d5b9W05Pp){9P&_GBZDVPua)EVF9ZLOO=t=j%L!r%JkyPx!G+}$&U^9t%&O=qYT zNPrBmGAGJohH<48WK1AZ@NkXKA9c*u(-PIEO-zUM{2L{JDyXc{tGr$r`4;c=>h7hK>Y^nvo0*a&%mpcR_`C(Shqu- zI`1?bH5BLcw2!`F8Rn8#j(X13q`me>AN9cKv||hf-nBE7 z$M;zwN56i-#KDe!r*;lCZYRlIH{!K)%WJUjJOXRtzib)}$dGOhb=^_`F?b+gHno2= zqVGLC+J7Y{kl&O6jt$SSsel@wG+brB4pN?lD=Fa$aH9>1OwSAH#~qFKrJJd>n(a5> zU5|t|t=>N_3wrd4eib6JqEsO4Z{1|cNZS5La1q593&ye?fwg6u7X(33q?H`vOwZ{m zlbiI{0_$VIzZK{0kg_bOU(GtU(Dp8ccf}yPEk-}6`m}Qw#RZSzkk!o(0Wz3-2GEuCDnXQ8gk6wDHhiZA=OYN(JdiF(IZlFBFP({Sl2L_)l<)?zw=a(y!=*5bS z_2X@FWf#%gY9UD8%DAGun4#$k`_cgWBV^Bhvf2_Rqw)9QmnL}v6Ln=zU zI6OCsYy`;Vebn#wB;sv!Ww56vXc=rZ{(>*hg>qY|a47id6I@5!D(cR3p7!NkF{}{w zS!f&cu5D;-EDssXF%i=rcnmA(AM!&wckZe-+=DCKIXvCytmIcQoixt`5E3)Y zvG=>@bV-(6y>Av)dzSdQS^yARjw6TR|kt-lQfw3#QFW*}hB)oyM$p7Oe(ws&5t`=}$Zt5P zD~)()N&cgl85tI{TI!^i=%SF)LLd#bj-9NVMQ$JS|DLdDuRi=|0L0In*>=d42n8dL zai~|6%|mrDR(OB^5!6#{tEvhOtgim6KEy$8(P=gdCB=y6op+eJ-J6VU3COUPKXI-< zB%+sMuIxO%XS{>4n?Db_vp;${vPJ=<;v%9twZ@oHN_|-mr0%a7zL@RG3bZ~GcI`Ck zW~5csX{~Z_TptSOQV|v+kRj*Ew4I$Extt+(s!@5Id<9`98PPu9|F#0PYMMqw0EJV` z&mV5ba2C&4vq->*WgOUANxet%wxCp-Rejvh-KGXL6?tAA|&q}#Yungo07h^}v%Fe)1WAB$UzKxWx8@SCwo2Tu7jZM`*+KgdsKy? zEJL}C5|g_T-i&rjD5TZvp|7;r3i3p|yspyUXkF45z1aeuXak;oaYfz0esMl~6Iqf* z&llXLiy=Zk5$pZCQy)x+;0C15=nT%JA_-_~HvD#Xeb9#IcaH}DO+Msn!+@-3 zAY$w80F@15+T`+_A?UVNOW2V4zVc8@Y0-<*k?`H32VA7hw4Q6>{vTT5;w2B7oXoMG zxg*6sA>QgW@&wM)_Vb%PSWl1<$W0*P-8G~J>5YI~GxCg+4$4LjUoK}_29({Qg-h$R zbFa?-M_8NxemMLE*Wg#JR4lm$*9k>12PQl^3Mn@#$xRCF1(Tz}V3X0?5EZsX5x zGz@BU(@TbrXPg0Y##iE1dw+3x>Urh_9Vbh$-34_d0YN^OBMjtUL1JG5x#ZUU&p{T` zA4-17f^D*Px7>y0p>yIR=-J;e@1lHktLjt$96p*8aY}dw1QV7~H-}~~K&8yk15&05 z*%tcLI%0`}kZcUMU!44-9?8?LVAT{3T_7-D(+>a{>+It*;j!+&bziuCY$l;L;;jQd zR{U*!ddrSV*wnH+p`Y^R?e558Z?>|a;0GAkVo%b-_Fb}Pr~yJuWL@Syx$6c|hQ=ty&C!d5%@<2YMUhK;?h$az}ge9~@ zNaIYdE9+P*GT!mC${Z65+NJ7^gkES#_hWQ?nY-buGVfpN=!8eaE=R)AZqv&4D!z%o zX}L;w8Rt0(Nb{qldnfE;-ZAFL7M3aO2K_2cE&5H915l&u+rmnPD!GnSw-a$9ZQnhsJZOfqur1I@}_r)L=yK(q)i$=F(y^yFAgC4?yiisvrS~B0dfNHp z2B4I#zCqXSecC#g_AT2ln2PWZQnMe3WLy|v?-c-!0LJOjVym8KA z?DF4=;?8^JBW)1R<`Rf!8X)RBGZlP>`?ZmI?*VFB$nS7G?{O(GOYTN=u_`&ROgybo*tSh=vbEiSbWhFeSg^O$`6g6fY^??LbJ07N%}4{;E( zM}FRJVS^st+Fcbu>1wU(Z`UO4+?g7OOttLMlGM~=jR2yZIjw9c>Rr#r8~8gBZ;+h; zN}(w#)3iS1b2MVTrLr+)MqvW;0dK<= zV)UW~*<&@%U9rI<)fbhs+4G9i?YEpL^9j1vmt!m_VmLO}ue+tT5@}9)1!-OU5>+)B*9n~mkvO|< z+wr>&mH&HUdJvVDyfRLm8m&Wt*<@vI%{<0MwDSJzo_a4RJ&ya_Nd1Tn zTX(R#JG0`l>*smCYKF4_GU@wWZ8`5x*%?NQ$QZ8|bj4Sihz*{3M@%Nu+DbN4F03dw zh3~%LEYo*n(=D`1Ew_D%@c8BA4tR;lER*H8GjO+yqb8txPs(`RgVI|n7-A(lOfffd z_nzBocDFvnA``&Mt$8TVk?3=!NV;q`@hdSLzBZ=u6L_@C0cBF5bj3=Qm9If@@%_M> z-y4|E%3*+QIEmCkE?t?Z3m*P^I7zZHgOzBZP_MOPtIrWnG(!#JsL1XhwU^3vb<;M= zb^&A$iuf}`t>zdI*=kf;b>67Y#QbW6GwaE)$$C1Ua?H5xtjb|3h$jU?C!4&TrR^|= z7FN;|_Yzi_3ubrb)yMx>=2Y`jk0D|XY5ZKmwbWGx+!5#+KznDat~qnQo66z?!2LgZbMuTIz1l&klMHVDTgmI_3ro<0GuA2h$I^D*o%;_YcD4 z7&Nq}AwV9>sI&YEc5_j`X(Pdv+072_bk+{y4hd-pRc2iU#E>P>2<_QP+#>F)hQ}ng zh~0QQpXCqPZ##F-#{iXdkcb~6fN&}LU5b7B<>2EE064_(3CL4 zxcjyr^rJ&%O2Ty-lRp z1f8N4HL%=7LK!UI2(uN5-+T05tDA{?N$O>r`$eGeKnVv4%p%+04t<5)Kz)>yNPAK4 zv!6Ia+vOGIw{m@USK#A%l>wnzyzOuRIX=Xc3-lMR!U>e&)oDO~2{|`LYkoZ#EVs8F zX@i8UyEvd|UNyfB%Ii-K@9E)4jQD&UWaZVoD=q*-yk;|?_Je5@FJ1z*S3&M zd?h<&CzY*VCg_ui+BSLZ_F_lk3rpB}$0tWOpHKnFeXuo`^+1K%y4#$zxO2p!!tgCJF2E z@wECi-D)Xh{|I4&siPw*}_#D??Z^O^;rV+Uw}< zKb}tTBjltU%s+p!pvYoI8Q4yD@NcH%sCt@5fGMYRIb4nbyzHy z20b2etKNoDpRU)BmvJm&c_aIWz6mxD_{9uWo)`4Hv5>tnLWutJa9&hkdFpHcFTTFI zYJjqxbYZ{bl4NtvgClTF3lJK{6hH2+1@7kOX&^YMq!^NW-WfgOo4GjYF0D2>J4@fp zA+nMoWzl6WVD#+EJ9vh}`P>p?XVmkV>k9h%kAFM(ba(b52`-ItjW5CY`=s9-{W(D% zxx(gRXIOQamj7!<>fdlz=CG*Ic0p*<$w4OD=o#+Gwe~*LqMBb$&X4W-<*kUW%#!Ti zBgiOor07M6@AGA*yG^)i!rTY*3M-dnw~b6xaIQ6ta(IMYS%35OlFjk@^T@bn=@)8j zxkB2%zPE#nl$Gp!x7F*pogW|gVzemr%QZ)Rw&tYTVB~w`XWvyeK29imYNZ7CU(B@x zWRpCJCaEVoiGQ`MohqSkG<3XEkIF$af}5FzX^O+H}i@Q&Bk& zde12K5h@5#m4GC&Utcq~^ZfyAfJg8u5|E>YSkp)>{LHn6s5W<)B>W_p(IVS5K`RjX z!`~${C%YXtX ztM>g2efm&}yeaPb7Ov9dfyh$plJpi+cvpGl5&*J*&pC70UkdWs4{30LRH$yaC@5KN z*H#vUO7+(4p;=Y68U4J6bhPu-%n$C^xPd>O0cs>EX$adLi4T3+ppuD|#Ee_FzIXRI zJP4wP0dfQ5J08c^%AiluDz`{=U2Bp(XXNMakd~T$W-`kol1u;N-~`|V zO7{eWzmgzd%FS6(nchmpE^&xv^eQIKsOz7g(&WM^o&_=yD6s&0WJpc))KrCtP%~+fQAp-GHdLz!qt&+ zr6GM;IJ#e-avR=uL_aCP`DKOhcgybQ11YL7a5a ze)Fs0X!_=Xv+i27^6D(#!%9h`imo9Sq0{3}Up^&l_tv`2jwk5)t}`l$+G zK^X*}8lcd{36b9;B$n~yCjifGzbUzN@cKN)^T@!T0KYJeY!)#7wHrp%r_Xp9^!y!S zoAHilU(`1L5o03Cen2R9f6)|)O}yv#R~H8(7%I^=zTJ#R#B5mu$y?C`hfjyo^X~r) z?tlKMHflE1kneH+$^`xI(aJnT`m%?AG#a=%I>~dKER@E5Ifzc4jP?dp{JP2;DZJ^B zH5+;%z~N$?X|!mBT95}JG8a9}LWl1-V@uy%HycVgNBG~CB0s5&>xAE}GTZ=>u@5}M z_e!O~l7Ss~F)KcVZ$%{ZV7(kwU#p7alICP0aCKFj*t`5)27Iw~%bw6FN-v!b4#=Xj zwa9c4KKT&-Z$}ak0>ja+c>rAtp^_Y1CGKsrqajiKs^gE=dn|`a6A<-%*98vT37f{=}QS;2iVRD{4Artj@%Gi?XY}cwvl~iBuC1epr-oU zQX3dlCjHx?~GcX-s|h;=~Lx=vyGDuZn_Gd)sve_T7Y?gO)NMb86GToeKmQCaS~@U zXX?8ixc60hQ<82|hMa7;8k&|xDDHX&@?~`{j20OUVn@TQ!nT6cG5O^OnrD+FCg+fJ zOVRdMNbf1k?0AYC5@tDIW;UF@?pd+>K~mj8k~sNrgCghWEk);h`=~~e zag5RZlBz`GGz?7W;`VODNK4hCcg4_C54E7%2+_^4^W`)8xXRqTh1)KsOKW4vl&QlE zi$=h3M%*we*BoeyTRG0_RBr$p-!Ur=(dgp64L^@_w(s(AtA}cx)@$0p2@%qNrTOgqzGowelEpxiSv+P?BDY&je*FAA9z#h6;orN0Hl zc?3j{i2Mo)&Y>v@>8INc-?aOm<^%CvUaAZ6Q)RT>sN^OVTNy;>_PTc1hF?Cqnw@@2 z8&_z0XW(LESi?~&$S!0*XZB5tAW6H3>Etm$tdV!mN1bQ%`YW}Ps>QAd2(bCXr%1>- z5jN?W7#QK>xOZ3jt<+bajV|2@-mX<&)}H0PxP2tsL5#lR?5gXw*T-o3XdJcPSdFgs zr$B14E)-V&6TJiEL}bZ(VaALlrFr_vv)EHBz1UQ&g@!0T-pPBoq}=^OLTK{O)@K;x zM|lLW?QX6J1N$u(Uvg!3=ugBT)1Io%N#@6o6A5HgmTKx>Xn<{3iB7s>L^&{aFp2U8 z{h~DBR|>8t1Q&HodGH+|3LpXO+BXuELfb%s1H~#8fk9GM|3q;*hMG5sb_#4&F;4mS z@D(_~au|RB>gK=80Z7;`bqfJeMBzpT4mP=nGkhC>@XHEKl{f<3Fi;YU`Ix;2dGB2<>1X zCG@zbd>0tYx=h-3Zb%OE|U3=aamWm*!gJX8|xD(7afOYiMGLtdBN$4v$Kfl3MC2%BEk}&Iz8W zV;K@g1}DnmUzO&hagL<9_y4APecG_DseK$Hez3JgKO^ZV2p+rQd|_+2SGd%F_$sR% zN9waTJf5~gD!h6dxXTA;=KVt&7kOulNIp{3BF!lVr)^K59->~Al{XeYGnRyBFJ#$- zZ@Wf2%^>&oMZ%YF>lSQop<9VYf^`+cWc$R|-#}Y3&Q}&|O zeMF=AOVzvoUT3DqM~C&oqmkttDO=E!WLx0=7>(~uZ+`~JEeY`KeE(@^|H}~7CTYHQ zRq98P$DVL|-Dy5KeJ7JU55-h(1zgk$Ql@BQm_1`JVAlDv(;g%wurh1p&~}{Ued2Ys z&F|wNAgrNJ;^cknsPKf3d-Ua{@EVV9rk|UUoli3^qj}rk>m+PqOksDjxRiwHEEg;e zG_?{*c^8HHmXy9%s#mgCdN1)VXY=RlwO!E?6BWpZMKIPYwb~IbJo;@lQu)a4-{bqr zvUy$Sj?V7GiSN{$pS=STk&L~Vzin)Nx|Hq6P4Gw_Tq!>nYvzIXZsgmBR4lWcb(esx z{7-g+HK^CW|DUe7XELfABP>nPdG|U?R7#qoGD(G$NsV~om4;?9R5kK!tiQ7Ntg17H!K#{Jl&F>5Ra$8^higqvM zYi0a7rE|NxIX7b?BYc#3z3Q=tRt^q|9Q3O)2+7{6QR*SJ1kB<#xkM1B{oCD1Hi(L9 z?O~{M1r52lc5_ywbE^E}4NF`l!RO`90DRG0(-nvL(_LMh|Ink(O#?QPd&S8``-PZeaRim?E;- zt1?4ky>3o@&YAFNa5I0vVy9cJC*;>Jl=^qP>y%{9f%${cCZ%G_GR3CH4wTOXpDpSW zj9G#lqiyG8B))DKvn94VL)7cIcSC~7oOSfp33`wg$t_swvthcK zEp#=kGiK8M#Zk;*ZfJ)kB_6_RH&^{->?O1^kU4L`=Pze^AGGrOTysoKRox@B|ov8Qo9M0vlPIs2JzL;jp*Ts78?CK`-e z{1{pvtjb32736jhpkB)=6Jwb^9`G58WyxfF_2xPzC?;mDMBcEHqG;B{KeOpp!zOnD zS`2lf23BJH_vM5_!EO)LxSIj;k9MjCm0^h&frg@F+YeofSO6(2^af>aJZJon4hHat z*I2YBX_OFm&Bl#=yibr<6K2S8&NUkD8+x`+%^1pItx=4MJJTSS%KR&wb%+6fY zHXPLWrc%!t(m=|=b(=GrfadM`i}l&O>YZ*t(@Ia4({JQl$9q+r=Q8V@KkGouf<_+W zc^9tb^xzv!f)IH&$2Y{$>KK0al&aHpV+kl09+Kh73H2Nk&=ex3+IFsJL z=U4@T4@~U&kBG-VlHv|90;0Z~M0pvKH1x)FP#z*)hl1I|=nz&pnjKs-JaRea@rLYr z+SGk^Jls<$^QgPhY>LALCI-~wH6Ee8m3w?59QzYYl?lX;C;+3-32bETAd_GW?L<8aXV7G2-qrnz+m77y^;6!F3%2St`W?BW_ z>J1-08m)`Et_9f4U2E);ng!Hhq7&rPv;6?6QqsBoX)DgJz<0(=?Jn5C(0E%Uh%9A; zlJ`#5nvNTrhG+0{p6?3gNNQ2VS<3&p?tREVZ?d*6uvedjbLq$(b<}a6jXfrAt(>zY z1t9i8$FR_IR6IFvlaNjlIogF2Xh5*IGRubXiTO-+uc8O_?-+?wX*_>XKD&9p_i|}{ z>tOGI*M?45yoNZskFFzQz-n4Fi@iDbv32G2^2RIhU|R#izwzz9;;!cZX}SNueSAl& z0&YL{Mb0M!VC;=&{%7C4biV)ic+~zV=)GH10Nd5EcQV98(Du?SeJTGh9WH{xuD2<< za3I?8UUN#QBf7~BAi)!>(hgOm$G2(US>OL9G*77uS_t;CS2!v{qGyVkvN5lp@7GSO zN&mCSyB+Aef4g%qYY-&+W?PEKfzgUGl1s(^6=p>`lPgbH@PPd2_+an2r?6kb19~t# zPKble%E%q)TCRq|W*?%C>Emgs)rI41i``{QAWV{GquJbC<;O{?SNc$m2W#OB^S&8^_PQT4c`(uFK;oXctrGvuS-@91j!P@58IS5}qazGd~e zll0-cKkDlQmqv?Cl-_2!CmIn8)+!Nr^onjn`cNSohCIsHkIRzx>J&iEQL$>c8VMB)y*WjMTXfcAhEr0f+ijUoGtjE-ikJ-meyYi$M?1MmL}uy-;rxdJPd18r2FMYJaRD*`>`( z8?-;>{IU6I}s_f^mP3_Q0HgxSbjVM z(ZA1II)m4lqflmp$IEmbiy|6b``@Qt280kMsYSEW^wpns1TjZ%-cP$4DGk26Y2sLZ zx7xH*eU?8wq~f_KLb;HjRxwShgK5!|qPJ-FH+tS;tc{Amz){hhkLGBp@Ui~6A+226 zZf1Y<*d{)`9(unfEwXu9cWOkfDd|&{|Nq2;y z0+1Gu0Wwt|G7;nfkbQ);8KkUS5p6_oY0udoM{tql@^le(`D(>f+c-VWy6<4Z9oUhj zxETO@;b5pD=i>eT7EuSq1F*L1ysawPrFk024-n6*9x>nDUG?k?$y&8N#~SLxN?af8 zk8eszfJMP6c@i`$>Dzb_d%hU>Y!BDmH9mbOn)nT1WLMkRU|%@HX-kF!je^?JbhdlN z_zn8dxK4)KecZUsPSD1ztoNwyC7m0{8fg7KuY_(<8$In9dbeH!kBa+)mjPeV$Y?v1 zIjPm{sehQyY!Z&LV6EFYHpF4$1vN*kM zcHx_R=Dx0j&X4Q5IUU3sZd}P3kf1OzlUos5n29i3?YZiy*W0k{!-7PD$Itn$VuNmFWw_cWGsXhH<04P_L)mYr~Vet0%Aqo5zm+x&~ zXqV`Url->pWBQi!w65|6=})xfNk>=Hc29=y{>45hlZV0r8Da%^rXcerlk#&C7%~e{J+USg^F;V4;lT*lsh2&TdHS8sW0qj-fR>te@T`hxjrM(A91 zTrD}zIqWw}iQgc%ao)C)ZVWr^Zh`g_Z6!3}G;Hb^tkb$oK+Uaz%z2SN_0jU%jlPMr zi8TUE-0oaZPzc@Je7{FufBO!ib>jb2KM+u&fB-MlfKc0&Ub=XL(K(jCc-KDP{YPUN zb8nkodtAF+Iy!BgSGc}i{@7md{6q8((F6R%X=g}Q^XZe@MhC*<21s;&PDWEQxS1D? z#MIbpX^97|Z!y9g$Q%(7VY{2)>IvO7aWU@t75t0hkCADbC`mLtNJURiFI$!&ofy~D z)Pt|JE;~@Tvt^BKDVPMDq1ZoXd}^cNAv~S{I~NYWXV-o5fFEwsBx~P)*Y-fZ}yNp&`<99 z{B0`>{82k*FDJ6HrXbxMha{7nh21I8k&;}grvv2;Rg@pnk7Vhc(384YmhR&VSFgi_ z$l&&~f7rbOl@#3PE^71sz%+Q*cqy)HSyWKsj z?OZMYApvaupbWP)hbqH}FYT zRkz@7`a$N(+XutNP158ueOykZh{-PEG3SMy0@D!b1Haw}s-oV}Lc~y$eyEhQi3vAX zx#Obg)6d~*q;7H76)>ZWyb{L?yX+{hxrut~G`xxtR-7My>w_%zsgo-e0Ax#`qCgS5 z=%28zvj+JM4Ymm0YvPbXn&GIE5~kO#6uW_7rTd`0(84j8Wa|@}pi|xY-?O7{i4wQ{jIIaNn+Z4AXBv2kiMZx;)CpW**U+gk<26?NOf-Hm$#3GN!4 zCb%>Wf#8x5+}$C#LnA?g2bUlr1QOic9U4n;2-a9|ce$KX_pkcT^ZD-6s@e~`YSmgb z*O+6@IR-KE?4qq~hOSu6t<6KAmn+qY3TF`MFF z=e9j`4D*cdu~(M_peMb`v)(zJP-1-0)y8p{gaCh6G_(J!E^XJFBnO34+-_AKzT3uu zLKx*j>uz-BHJb1H-yVmW*>;xq9s)9ejIe`x6vLU2Bdk{U#WfoHE>^UG&u%IQsiWFS zPv0qPE`n;1T>_nEP7=PIqdpJjNi&k7rf040$&b4jqdr%;l+};_VlHF6gme{^XdiK_E!TjSi z+r)xhf2y5L<&E$l%7f}vZ`8<4je&FdZ9ah`u(x1`*27|>(j-QWNeea@mU@Q`(R zA1);E_pcx-Y~!x>jCAF}>260(((bI(QiC1oHIc%(8}CS5tAP;LCg_NFO1c#3Xj$HA zUu_QTp^iUkxw`eu$}9B+VtPXUT`eAjOsH4PfLID=S?Cz6wbj3DrIKLu{algN*Q}k< zU#eJ*oSH0YD4+*U)p82%)upl zEcOhaVlLnLxf6 zCkHFTk1xF6#mtpla0@K8T;#B;ybAW-inOhplI7>d)MPK@FXQJ#mFC!de19r)(gCBj zt@#Sk9`y$MKigXp{q&#L?=yJ$7Re#E^h$O#?NvO?-X?c{x0=b^zp!Y)!2~W~r8j+) zq`f-K{!urk?AL^QdEKHgYrO4Vo@9#+LRXsh_tL1(EDUvxOs7*4aCEN?>Z1wRnmp{QE6h$)j~b)U^j#00=U?^v zFC|L|f^!Ve%jf4SsO$z*>nx|Q8dkimHGG#2VWzU5=bRS3sz>LoM7=c*uSdr!Q3m=P zFgnaNJNp?pealTb!}w{+SIL%ww;W3_uUr{$vcZ;X&2V15R--7EsG9^8Rh6@k6_92S zZo%-@7bOR_Lb;gTPn88)xG^R># zI73#FA4SEi_%6G1W9}>V9BF) z^k_u@_Wx+nniIb$IEUs66HEeresS*T3rT6XlO7s zlt!muT&DzqxyZ5M+9>C4XAt+y2@7kP+l`~r{o;N2=2E`bJYI+()Alxq1$NcFzigH~ zR@(G>{ON^d)60@u+NXAon3j*(w*#SLIFzJ%zZ)^CHz-qp@!FE)vnezPXBX;_1;)78aGKof0zy}8)YdmA@Heq#e#A=Cd6)t$ZA40PbrNb!XMWA zqMiOw%W3gZd_siEwxTlr z+dhA$l{O+MC!J9U8Dv~A8v6OAWrnc!=OMlAZ_wWqJdaClHDYbPRmm+vxz@o=3RzkZ zv|CJ_+7zZ*V~V4Oloq8HIRv(CEu#J}qyc99GxuC>4(;t??2GHlx7p{@Gqsd2+p>pc z-27I7(ffTHvv-vx9D7!?Kcw*(jW3zKoVR4ykaQ)PBlsRq)nVi1bR62AhPp*U;>uTh zw}RFy$=pIM1GD8MynU8~ez8fr*4tJhyaM}eFfVG+CJpA}Po6YxSF&j*!xvhCA15z=ybB03ly zfWow`ELN~By_&6-sPubg8DV6s36Ui3P?wZVF5iZWq8DIw&Gf=1u z=OqNuz7o_#k+S&}i!z2ePZe0oQ&V&8fxEu?O7hs;ueTeG0lln4I#wD+T{JB z{w(40`+LrW$cOUXhbOh^gLXs1;$;Na|EC4e)Z-q%ti9CU;3T{)@pP7RwPbgDk4_h_ zImq$u97W1D28&YBB0p2Nj;dZPvZ`BRO>lKj9@kNIJpd6ao`!nQBoSu}pc}Vxc{Yd@ zOyEd$*wjK-dkp#kB}Ng(xX+plK3Tm4S%eDfqg4_Mb?2n3VewVb(P@5_AaFLx2H(Gs zrv2E#{uv6W<)Kg;dbtx_M~nqV5c(}K;{Ocz1;f}*XIvSF_0x%Ni`b2$9FnW4!V;AY zz7b#wI`;Q2#CY4YsG}cIrMWlAbI{3^g{cDhU&Q zhu*}E^>hSmu1M3OZeRv2aT?$MPTQDd%}G$n5*#|ny$%~JlH@YJUMICASd~+`rnDt} zEN@2nn85t{+F}NEO4l?sXd4fXl}}KD`9hb$4Vd#Ai%g-dA4*pm5~OR$>RP<~D<%h3 z!KX5iW3*%MXs5UZw06ViyT*F9n6h^O#V7`j zoYU3a!n2?8_P7(;hIr@iWCw-~nDF;O4vBoT_96#e3neqMVN}!WZ@8|~AsDM^l(+S@ zbzBr1#dDfG8X}1}j4giAO#RV)cH=NTZ%Z zkYS`)_pE<$w7EZ&Bl+GtXOpwuWt4JHH@<957yHZ=Zqo75dy-DhlX~ZMmolo;Pbpw$ zELCXe@35+&E7>)_f=u?0_%B{5tzr5xxY~|y@?}t@74+~7O(vq~q{pMJQT2Ir$E5?R zo2)p~IiD6HvOm<20~AKR(%K<7L^#6!HQYp6>eF^jMaAHHuGq`8*Me=~nIjT8#t0gR zr0F%ybuS-FMO8Fb#5t6x8H0dho$2{-j^|mUr`CeUd23c)*{cs80JQ*RejfZm{|tZw+zp&N z3RgCRfth=m2kEgpLojf5+u&lga)~%6-;RKQZg|YG>?adYw@GFqts$ItQVu%6Qy|Q5 zb)fX2im3?mhtA@kPxWdFYT89hA$=F*J2J&^G~yjl@4CNGeF_~=4`4zYqL2Brit>ma zD>YzCmUc@@^HPjtJN*K@BW><43n0n2*ETI@6c2Hc;G^l`*{cQ|em_2xG`)1`J^fjg z{%_nahwv3rCWc7w4|cIM2Y>-p0hKo=1eJ4DkE5RyXoR2bRrBzP%v5>S4E+-2SP^>> zY(gVvek_n9*a^Xhj!lL6f|sm1P3vCjD^2705_qijL+5?ED0;D$U+@MxHM&O+QBFM| zCK`bcF~MPDvBy6N0SR;3p2ZP`Vs+=hK`9u<1@0Ls)m--V{uMC|l6Rqo08Qc}*=#r4wFq+tA89iJtgqao&1!(-shR z`e0^29>O5@x8SP5!2FXlX)>f3=-IA)amGCRM1oIp`4kfB0{8V+-WhcjywyFWMspmd zAfvb(BtWG(Y3t*QbL?(I2+NU&iE@#eKgm7Ur5efrI2W}IWGh%-H?2lhmd>8;DJW=C zP+fxqoD@mdr=6UxLkL7EM1iZa>ru!}*z;Q!mD@)<#|B=}X8;|1Br_2JVI zaiZO>E)}o7S%lurk1L|WqWun=cLSM&kbtZqzf z{K$NbHS_1j`U*7mJ@d&=oU6vHakOc;>-n^^bBCXFZQp$$90`ZA?YNz8D7Ynh2-q3y z`I1m3yr`bz&=S$IA-^_u#?8WTluTs^|Ho6eDG5-Kk1d#V33a_Dkm5zJtt>{sKchvYakr{yo1E2A>))1dupU}D+bI?dKpP_T% z9;!!5?1?ME%*Py+S5Dy%Rf@CTxjr7gphQpLeMj@-E**ap zKdc(mclb4F9C37>)Xy^*_IiF1u@|<~N)Z$A7Re)M(B5?7#w}nXIf3bROuC%J86>3@9KLawI#U`K@nDz* zQdtJ@sn{(>*3;kk=F}>}Uc+!uvx<=H~L1HX7PfgoGAL4@9inD3^s zhZN~H6NhiTp*b}-hZ3Ohzr?R50AzvY!V-u}2ug3ue8;DA0uvG(5evxBm8?V(n@*?| zlpbzR1Q5soCF5+ndA}Qfv8k2XcU?deCQ*m7EJxiM*@h2~!@SL#f%+TeymNUTk%vGe zSa1S5?+@NUSH92$pR$wms4^By<3hv1XPU+P!{ zjf&Au(UWg`#)YOh3A7aeh_u8pcnW7OY!Fq#)IpK5pve8_fQ9NrXtQCTlPMrn_;I=d*G=*fBpx; z(tiav4pktW8M8~?aha1iH1yisM4ydwJPt z{@H}x|6$KKZQOtBb+z5L>P^MU)8iMx0PM%Y2@D9#V<|A`z@tFL>Y>chQ0;(V{Ai5o zG2EZ(skkw$M}XAgaf=G7ALN(w>t?9miK+8PTfv)|GJV#bfw&|RVpUsK%sS|z@jwR_F0PBF5lDpN&)7Y6%!H(R!EQXe@|<>6`l3nm@*f+& z`ku*GO59HtueaKbB`=b}z7}QUzot!*9QTE}sU3CD#lZlH5-kOStuo}XkXEtVrDEQK zQej85#2?~yxmZkTF|+`TN{=^Zn|Av_<=f^|;e-t%vwt>!<=qxybC!cF&%WZ|TrNse z6CuKw5@QwEvl6{oSRNQznKKkZsqk`zmH4X$%@hr` z*!;)~4cIRXe%^VP zj;Tn7qLh5yJVf5~FOJr4>;e9u3;vkz8$_UwpI1B%dR} z8u~Pu;BM-2wOOKPp~(-JOWV^#`Ia&BqYEX(0Tb~N6w%8gLPKRe2{f%Be)0ES$%4o) z2Z>`Dw>>=7SM3jw`sgCM#w*3y$=ch=*(m3Md$?G|PB-{wxD&66F zUnl@mwlZHsEo}tWocJ(5lN|)=#J9CXv6Zn2JOm%kK+D8$omSJPRAE!6##+{TmjA|n zP$W?2FmDV+Lys96YB*U}=@DG5Ud%Sqx#U8s8xthwmgtTIZ{pztwzs*&UM@}oC!em( z@3P_hr~p3G`z9)Y14va4{K9Q-I3_aV(daW{0e!8j^0R(vI$u>! z7-Zdukwg%ityhcUed6kovPwAqhyeyS9J4>>uHP4XInPjNAXOvRni~J>Ec5^7s=>@3 zR_Co{Z*P0i2H#b-8IHBzSHsn-!tgnzHSf*+bY7Tb{a2bvx8QlRnKn{4Ys68c`t{4h z-Bs3}*R$-H|E@;v7qy_z*xUUWD+ny~+>om1IyhZ>f zL`qJ0*OY)&vx9}YYJxF*uHYUTp{FjV3fzM7AEFP1eoo>e*DfXxZ#hO*hh+INX4X+j z0WW%|6J$hF&_JB(l$fm)G&F+X;)loqH}EHqx-j)0laueF7)j#HP=49V>N47E+{3Le zfR`6!X5MV08@1>&5vTyaJ^hYlfVVIXVK351X26ilE#C+3wZJ<7F5cRjlU3%rlq5X5 zxCx^qU3)$kLIo`hy^4IJ$fEZ|(S1yD1};QU0@FRG;_rn%uVjNx9+PCtSM|dj3#Wby z=hZ#qOqeX%aQkc{76Qw|jNTnRp@5S_T-1U=faMJ_<8_Se@g__T4!0Qmqn|fvBvxS@7jhPyP_~Hi975+LrMF2C@;FvYB8cYbpo`_xD2tLF`_{|RE4N1j zwoZa0_QU9P-!m7p6n+1?xbfncgbG~0%$JL0*EJ7%8RjEbiYLxIGa%8b*`Kmp{VjH@ z4hS~(5r`Aq$c>w85bM@*Fj4rGlfudNI`%*PI=@nD9l19Zr^P)+QIt3>JPuex)B%5g z)0_`2jA{LgL&viyO5~wP4XXGd(XjzukVY<3Txm3Q)=nX?W+LnYVhS%<{<&HZt3In@ z7F#n@NRcc}X{Ca2g}UWWw^FH0q-yV%G`T*Xsht$Ptc$VaDEf%d*|t7(*pEcU<}toc zaf3g~hvYHt15rR_(p0Fwz>z4t;6?L5wn-h$?Q=G1;gCmv+OSEhOO#QQKZ@=Hwe7-{ zQ&zcp2MxCj#>1yi84(?uXOSt+Kcz^wI7So)d8w^0>(2tExu$nDIvqndHvm!v@6K#^ z)#`bK##7>CWh~da6{BVU9KSs8d5o(LS>oPfM_O4qb@T87S-(MOkBuJ(DKBSC*J9=~ z(zD{^-9A_7Y8h<=-p)N{)0F&&-uYjhzu5tpV0qX&CVJoBc{bPUGz4(bd~|@2!FJN7q(yu0R;MK9GEo%&2Yd8K*A#`u{383H$OUjEL{yNae_*L9zH2Np(LRxAA zuiMa*AzYs#a_uvo?rJoCj7!M(d!6yhK4c=zb^Ch+nvFK9`d42^Ykd}!=j;&R0Ad8@MqqQVaGGyCF!YM6J~-`&`h!)@IVQRqq=MTIrO9Kr!(G4OOf zdPtw@?*mt!;*?Aa!&cFaOMtrKY>2@4u_5+(7)>=@8h1oDUbfYl6}ydF+C;% zdSlD7*{vLB>^Vm7rtV+D7_3RQ_v?bp|J>0<_;WYD=4l_NX>cPpxe+V(mZ)dTimHx( ze0-RN%z)@aG5FV(IJa7k|6ZmaqG*-5{r&CLS<>2{!YkA^+#;V<@gGUq^RPK%Kma1l zhL=vLng;HZvZq(Hw+YIss>55OS(eBjDyQow$kX3RYM%+fp$$OabJCy_QrGjHcjRPb zyp<%Z3xSvW^KQRy7iNsdJh*`Ja^lYql=sb2NwlBUCHBg~F2i6%KzE0RvBQ!qzJ1uiafePwAnEb`DlC!+)M>{Gt*Cjh$ zoPcDW8UECKv}0A5BAz1O1DTYZ(e+-xUKRee66}v6Uq8RRxJOgALJ@N~nbEFnAWM)@kmp(LPyDn4nx76~rmiw=IQnXV2_zPx{cq)X9V1si0U4?kJK4qy{2nj`J4`&@in&XrPT1f;8PoNMQ{T zqD(t@3VcZ~ItF-7J}9$jB)M9wz9d(QQ9_?6IN8AbVoLInKz%o}W{Vk;W)JH8(XQY* z)XR&Sc58>+Gof%~x4v03c=T=B{`D1O8S^7B0VOMY-J{u3!>=N&4G7beb~PRM?bK=| zlIajmTQl>>9bwdVY6Yto#4!D4n|I%0GDDx5y8gZ|`G=>j) z9adpls5k0a4pOg2XfUeYJPITXSY1$EpBt!*n9tT{iSL z4IVjMzwHGwB`^54_&;?2|Nq2SrTEKLz0~%0=zNuV1lU2E(ZCw>I0kQTb|i|J713nE z`^tW%G*O2$JP21j_99Z_H^Hm1_b5^^udmqjQ(TuG}$aL+aEPfs~y2V8Awe#q`!D!VulPRz@VG?iR8oOh6^!@7*6I z8b<`6CZD6~e4|0uL*;d`bt?KRsXmp&*4{bowFju8RJ52U*bOiAOKFJR(&8C7{vg+$ z(`?AuoQ65w1ajvxL@BU>-6fw6s%6K(Oa_p!d0&BhzhtskPGNsQqn@OX|6^Y7F36P> z#U0hMzV6odJ;*}d3{F9QjVtUca*u%34`HAv$K=^&zV@BpMt;lLG2u%H_`mLBW%Il zTYWiM|0&w^f0D12$=F~E*Zpgkn-fDX1$+Av;NN2d3^?tckaH@B*TI*c4m55=s2d@a zTv2;viSkGsrtL}jn(u^AfiyNooTpJenbNf(VDZ{&vy1~i9AjxNbxKDlCJz^f!n`6k z0kb}0FBX$>_?w}Dki&hS2!Rxql1ZtbrgoacQl-?T!~;J`Me1c*xeiproJI^dSPi2y zlBQ1WR`jR&;w=WuRoQm@5!WYV2!SH4!yO=YCjTPdZ zw*MCK5*euyNl*V!cYKIy;eB1depSbL9l5#lPghh4JU4`)cRrPb`(UpbTab!Fjl_OL z_p%iBu|wca`zRLmtr?BV)rA87k%C6H z`B*lghz}8nd5=rwNE>ad5N7Dyn%zx3iti!H=wuGQkpIN#pO{>bEH#LGar>^ z#+vNV-9Eps+nbm)v_Pb2yoj09nT)Y#xc~1so)xY@A+wAdFwbJEuF8Lvf`eav zhYNIA@uu~@Cx>AG84;`6bm_*W_cZ6nZ9R!kn@DWCtma?;4}$;4z*n%!v7{ESk-MWN zxdlBvivZ(X+w_&~B!YnRg5Q(NM%DRPowSF6JM>?q6pf5alMINdva*vSu8v4CX5kC$ z>+CX4j_?Dp)^7^jVHW^;IFM53Wvn9lEGEVfPi37%<6wkBC!S}=`Ip*Gf^wa@)Rf=a zk~1g`jRs%(7KXXuKUBL`SZt2EL_!#;=6F(E9zLQ&e^iEFXM|!{5(O?k6w>Y=(D}O- z(Du7Hd%a?M{HSvYN)?FOPMS*{ZVco=G5#}mL`m@_;_^^nf?@<^cP}K@pkg@C3-o(4 zbd2@w+wYVv5`^(16fpJF1+s_=K;Q}3jLf1$7ou$37}z{|Ktixi2g)U&XL+x)w-kaj z?S8vDPR$J=)dfZtdJ9251U4P04prpBAX?e-tv z3$fngbq?^J<1q$epkr8KUfm?V&IAEb>~-y8k;OsdBRonR{UpfQUDN(b(ke<>abXuO z%%FjReq|>UT-Hev?KSdx$Er~ZH{?XxV>l#r|FJr7D-wLZ=>uxf0>&lFQmS?x(f4wj zoBfQ50XSh@pAg;NwybZD)kB=XTC!kHem>A|W zGN;nHI!^B&pQ*=i8$exuYK3gPY&w6RA&rlChtvDj-93`-@uj=_^7-j!TY1AgMhupN zIQ0nNAed(Ar7rV72XvlK3QVc*m^4}|l`VNCLHwcLGrMwdcJ_J@FKn$XKYjZ%4c!VB z*5ISb<=1EUn#@=r$D9+_)3J+{Fi!l|T!`P+XbVtT%rO^Eiu61Yex?s%RxOwDByP&L zdHuTM{kd85K&VJCH-MMulHPc3|3(CLA`z#ODaQ-wS^GZb@v^oyOTi0o-RzAV0iCc2 zxmsR)C82WiFyKQnb2@gyH(aBMk8N}89zCc=ba4a(nLO+TLyfKc{BTjS_`bsAo0vQ0 zl{3x4oeaH^RVByHwZ0K17Sj$jZVk^$bJxGbIwC_+U8#354 z$JTwGb(*8QLUA~WkC)`GXgik905z_6x{YH=aVo$wVQ(_y#WZv406aacs)I)X4|~6H zg)#GA&^z#h%*u@$RF~Z*WnBUG`d($mJQ#7*NkxFSkcK0FTONc;}-L{*op+pZ@`NKrHLqIOP8ikyu0^WC7O^;a)% zTm^~5)xQN4rgz`GI5fm&RA$Ei+Ky*@^th{Ch-Dtf`x2DFiBqr=dZ&s!1=1cVtEPCgOj1X+vL4f>~~|-Bf%}ma@7r zH!O6%WJ@<>bnD*{D%>n-ZY;08BWNFT!)`VetnI^xnc=F=xgL2*bF}LH4OvZ z0vFOr2E|`_Eo_~q@X6YNhI@xz!mNWeZ%>FEsK7#59qXLi^1AR`z)vypfZ0P?X#+YsEcSnqdpvOY(zSt6-=77}N1m>6Y&OAIC5O(N8r zXT+DS0sg8^==nn2yn;6Ti^uHpZ=z@C2XR0bzmjMu7J(l~L)xf8m@0iW%MefkwwdBg zgw6dIbmEv+zMC`}(L<5i!8v7u%OpjSEyVZcc8$EO=cL0u`2d1^pjNa@8F+YQ#PB65 znF*1m_DfbrJ;1VZ94ptZ_Dq+9UXJ_Rxbt69jyetO@fvr}Mg_w(u8O1U`M$X|*zTZy*}=&LbueTv#iNXC3#Zm2 zfcc2LMCx1@GYbVd9!si?Lfdomu~Q6Vr}oR@ul8qtw6jDFIM$YJJ<1dFTbDdLJ-G%6 zK@5b^s$}@juAj+k53(+`e4XAd)6V_8VD=wrtNR}z?L)AvHaz;M>Xk77VFS$DkN}jH zvXz!?h+36@VzWejxkOMr6sjgpj|F48q>^Aa?^;Ea>2O3woaI)rCVyI`L1D;fDmhIo zi{YOMBFYQ~F`>K~M5W_xgC{SctE+Pi7rLlyGmUl7=Jkc<~*^&-m|dUe%I^REV5!qwXHa=u#hFd3FY4uH^aTUDSzr%6n<2 z$*8ZqOf%+|yzArH`1|+oDLrO~fxwknCM6|NQ8}U? z6p~#42f5*nFaBwa4t$x79*&ek(%bYtW}?pZOs?>>0aBN6b448G=bxKM4Ad1n%>aNl6`yD%e%1%Cr|egw3t!N%!r-Zbjq zn*WWu*2h`#^l%>(-N1e}k$}b&aPYM2aEFu+sO9i?roURCpe0Wvod}1V$Hw0>$Wg)7 z{)D@hQFZx>ST%Z?wz;TS`Q=<$R~|lau4-C|!wM9p8qiOC+19VjdLgkTYledw+J?SA z9RRQ$+y!@zTAHpv)b@inO9K<=JaiBqfjP|#=Ypxe;0z&U5y%1?xx3?R3gM<$gC%pHIAtz~49Wg!Q+sF5>$Dtf- zHeN&rlJFB)WpWimPzGalV^JzZ=s}#o0ZJR1%gU?zdysetIlv6}ri-){>o;r!TO0MB z;vFXn#@z{(8FJ{tJ{m>n1mLzyVCQNaBZb%Zm}A~plLujue$(S#oa6nJdMy=@kfP!(@f}wel`ex9$g{pKQTp6-tnp)^$AB8 z#Jr9n@Q>>bGM`Gb`okLZZ7jDwaGi__Wgr-8p`L~l(4J|I52+dx>?oHuYI*KMK=D*! z&|0bXsVS9x%K5bH2ibBxcEL4Y#WZi!>5vYvLP(L0p^fPcP-R)2rBw+6f`0xbF=)m@ zGV75Mq(3MJ<|#7Hr9=t{q%rkIYD3i#7A)_kzCw~5U zMxIDnHijYGNdGF+{j;RO7o>NK>>H5WtoReOB%c2J@jZ7X`^vt3zc*ihliLx;k8qhf zPwcxDbL=tgU=ESo`utT@K4c;fnZh=~XZ5x7Z_g~iq9gCey2bgG--f^87eaE}{@!}M zXzTB!mV))`_4qqWaSUl5qWzB!@87N`Z81NS0m~~j?q%+dGqE+2WRb*1uJ@{G-V>?Q zllWL5yFQ+=zlmVDmQyd?IygYdL{;E*UIC{ufi-6=R$Vj?9kfE(?8{PWda|JMJ*2iG z$N}UyrbrRX`0RX^uOjkc$Wy<+=UYpulG|mBY4g6NG6RV|N}#Q5OE*ng>A=XqFE{~! zUkIk!eufU{6}($2zt@pbZpx-3Ug$rkN<0ty?;bl2`Ctc<4ytHo1eF*cdD_}gSd2;Z zSsLl!)hL`RJQQdf8$P-mMOFOc|3RAj%=kBfbpE^o^n@L@s0BVFkF<{4xdA5WV^~)s zcgh4U$Z5a-A~gWsD~{=n5Y8hFxc>?^e@e6p7B_0f%`cR}6_!}h$}9T2a0>m$Q&DKqq?7b(@yG~D;G{R{ z{nF|p$Q0Gg{8nQNYUae2-8J%xl zXd64y1RaSjo6f*!(ONf-N!#iCfVRFTy;wI>4eiXJ4&|ly#!9p!LD12&I0N6tez#(MlnX!Z#)WdA@T&g0dRU#B~ZaNSoml5ylxD=SjFd1Qj3q9SB z7!N;L;TA0YYrY0R-CAQ%JlEeEwi8*N363=8_z3}; zFS^}+Q7kGuI^I^tXiP-H^1=NZDrC+_!5yVaC23s)jAatUe>B}%=}5m8?8wkQ?gtxXeDmRliJJ&r&HMg!+1;( zw!KK$L%^u^NV+kF0q&9XTSJ?7z8PuW;VA2)Qa8cl!U0=K} zc{`Q4cRGlhm&2((5}(dnP6)mKw&Yp*ugDQaIP#Ke>+@sogED@7{csO}=IhP!)pv3q z`-ReMtzzd}agPd%nTOVR{WUid3K|*7t>YVMgj+?+CW#N;>Hc&&t!T-H;udB|tn2X= zZ!LAN|2WW`)ELZ~WYNlcj$3L;J)~$+IXm`R}}e zWsrVXOd+#)or#opHrHje5AyBDS3x`&$E}r)+4h759LtsA=`&%1g7nL=TQTGu?b`k* zbwCaUpgm%A#JZ@5jXo&HB6HmF26Z3`OzvQ0Ieujt;_3?LCiJgqH;-ldqd=|_GxC5z zi$b-9+fUuzyXw0<>+g8EF=g`*_N_7NFM8Z>;=?cc4MvQFJaAw;JPaVr&>J~H26BBx z7?t>zeIF|&|KtNyz-$=>cgLR}CB)Samc!LbM`v{k3CkWt*Qd2}5I1%b@~RMc5Xn${ z_Im-6tFUb3Gh%F*IzU?0EdlG&4chf~v(Y)8-~MPtgjCZLp<%wF6LS2^Edk)JidSIz zif+8tE`3Fk!h2<2g%dN$#gbD59v7K!Y9>u6sHN(P9wo>LqB$;4kNFm0K35!SDXzFl z1sB(~KE3-EU&FHih0rKO7#?_moHi2ogd7qm1)UPWabi8dlV$)?x>9wZ=3qX>-{yjR zvD3U{Wlrn=R=27_Cl-ovIijIFPqrfN_c8k-f=oqntaya!F%k_UC|_I~_B%;VeU2?# zM1B03_wxS>@&B(Ivj1mg;o~wJTp(Pf-Xol&KEMG3K=s$AQw}ix5x~!jmfnX2H}(Zo z&<%!8BI0Zx^+i-LqOWqgz|-YC~_mm^ftTl3%`4Zju{VBB$DEAH;URkJ7d zJ&dL?H!vWxW*|<17{*`^2*v`#)xDi00F+tI%?j=3^$iLWLS8DWP18}_fJi5d7ymdS z@S|`ZFHlUnF6s<8eD}|7qX^~Ub-!p}&I^^{0zhiaw$iMLZh8T1Mo;zYdiMIfBa{690dlNO3 zSNzy{pJ2{HbYy=4Wy;d}JapuB@VMVLPgvr)sJI0w06d%Fi%L}SPwHD}LMxm>k9QqB z+M2+|IghpG38ST;z8@;CyU*MUUJ!mB!OtVqd+0OP4jBcSs0!s#gt4Dwyy}vEiHHic z*K5)8ect7Y2kGPFP2M>GAZ=bMTy^LrWSv z&9>rK9uBb!5p6GIo|bW8BLn~gto%5Qu*%Mg7qve+YypOu;0h^NppG&2V?E08Z`=d+ zd0&{PV7VUi)3$cU7q-%(LjaiNJ)F^!7oQu}@knWNPaC-HwFUUjp0f7_*ID`@EY4>l zzK4vq#~ThW(I9ifnwkzfMTuOaJ1lexLvO-F`DKDy3l8}cPc@AS)}SJzd@V+PCzR9EJpffR zfy)+5H^$VC_p^)tXY;rO+TM?p{nLbdBV ziYGKUuySYQgVGE>7)x2a;jS<=_of&r1wu`TMa8PDs66CPcF**Bh`%oYoNPb z|C~fvIvkS^U2=R~7%kvyam!0}zTNR9m^$g17W2rr(NI7zUVg_?V*~YLxJd5W&5JQ- z>3|Ll_|lPS&e;dsmbM%LGUvto6|`48SQ2j`|A)4>3W_t@*0md_ad&qJ?yf-s1P|`+ z9^BpCoe%;fcyQNl++Bi8@W!2=wbxp;_kZqA?RBbVRm(;9%^dR^;~npKCSRhYR6-`y zfHMiliMYS&Kr6ymi!C?A*EU4jU&eXF5lH@Xup+A*mO$B&&86`BQ>lr+;&DPqIls$0 z9v>tPq%CCG7yg9!y_|I3jr112YW(=QTmB84c_%v%0RSw=iCR-VW11!JsQlb*+*@b3 zaV%w05x}0G{%M1e=x@FVc{W`?V(Qp1chiY}l1%B__NSW(T1~{aVGH8W0nDWY9gTsy z#$GkLJ?Hung3#|IYK*@9iTdbo0`&5~H{Fzi*0+?L-xz@N4bfFpMnk4R?xvX5&*D$1 zNb&+~$4I)78_WA~@%Rcd1}|$CuCW(MxG*kp$tYvN%1lN*y@Y+k3p5y_xdei-#TB zr*p1f{;6c(DM8seQZPF)XY{ZcsNK)Rhy=+-yW=%DM7HF;o8n0*OnhlJuVNN=em)~l zhPx>%sQsrrqyIxm$*O_YPg1r9O5iUc2UF;eb*Z5u^S9FN;}qc)K1{ypygt^v>9#@D zv>>ZwuR3)b_&|A6@Q3D-@=5@vz5pQ4?{kUj{Ae&f&ahJv2;^SkU3a^wDFdyC`{S3r z#7=3vJ@{DK&w(PFtn(DuVMfmv1-`o<-Y(g;;rzCC0a_Qm7@jyi=1CE6)h zgwS+My|iBbFhK%usO-tkvXMbk#$?LSZI`7^eo_GvawrQEhCm9?YIV2a1fa+j#+c0T z)&*{d>Qbpk_tE1dDf8|u-ShSAd_)LP!f~v$b=@j{1&}6yFU%DSPNA z=Pe?24^f2Xh2)bzi+4SZ8s)UK-*3n6l{oqT>OfJ!HqlrGs8(2OBMQL+KyOd|M_F%E@()yXf=E#<)ww9w%{7_qlwd#QCN&F!8=B*8d%uzo(98R7ZduNx1H3>OXqmG6eR{+l#oXgAIEw^KVO3jpYmFY(al^*Fn}Sv z)$sP;4XK}xknXPvRV+8)@CgFlE*{t^nBPcmNM)EkJ08X_frknzlMLdNivT%w%m6rg zMEN#i@!Xo?amt1(^w$gYJy-Gmmb085Ov!;iab6XRi2lpafRRGzrTUx8(a$JuiWq)3 zo<>hO!r{WZvZ6kG&+G6lQ;0=oS}+}ZAH-uv<`=`fyiD#KUA|3HGn|K#zqPD|1$^(G zyJIf;$Y)Zy>hcLT??SMV&8njb&g@M24+L#_D1cSC|2FWYeIq@xAkeUH>In7XPOZm1 zB?=ehMuWwu^(Z-#chyR4)OB%JJAkx};Ho}k;17 zL(In3gKl4ib|pbvl=7(;nZ`dy`7MtcSl`u&7rxFyq}p)=UQ-KSDnDMJfb~%p`z}0%8h$Q@ zOl`Ah8PG05xk}aIxDmMxgd(5~HFsa)3WSij0LA5;21OhjzzFfYPz35#8zhIB=RHOf zP<#NI+pc$hosIMZ3Aq`8Tfo3Jns~;~ak0Tum*Q7Ds2E*j@;3H!?qcDLhq0~xOP0eY z;r*Ye1gYme9Wx16alOb%3W!2K&0TiG1HG?RAILzbOk+;nH_3@ZH~#+c;$Ml}^zm}^ zL+jMhccX52N?wFGJl^g%UiEB3H}H0M0Tg;05u%CD&j&NXUj7G98*Kgr$Ruua&A4vv zv}WWlyA@@-6KsJxIT#4t(U&#B-C;}87xp--x@ofIlwgXTFn^Ol9V8dN1YaAG;D7qO{{MOL z|LvzzKoJkL^(VBcFjxvi3Zf_gmT9nC<*Mc!*+n$4M|c8oI}3*hy(Q)!M6mXLE9s>k zAmIA$j`%))v8g)Mj@`GYSE%+gu`z-ZJk3ESAS4g!!Wf@|^9@xc(Xvmv<(_;}gR4(Y zJRoU3$eN@Vatu}5I)En12+fJnBzceC3xs9R;3W6+!G4^S>XGS1BpL?9xm*`V?$U@e z2O;5Y)F9~-34I6H@=};OAD+jy!H}gfDWgX(xE{ep zQp`O<(9@zC{(lqm%}d`x8EA!(B#Xi{t-Or z5%1oOvRIK;f$?^ z(Sv$`25Je_L^jMcoeN>HfO?{3nI+-g4hj&z`GJl5ag5Y+C_L&|_htN>!5jcno1^!!jjc`Y7UtTOK;ZHefZ)H6>V%P` zZ#$FOg(6<_E6Mj3%5WCAUJYu+Q`mtAldMWd4bo0ssKp^8Gf@M;_R!{Ma04SR2}rORMPkKvA!~P(+!XPhg0z9 z3;3QAQ8aO_EVFi*K-r?dWNY0($PzM3wYZ3XMmKXAR7uyk^;6@aFQ~7fi{Th4sG8&g z5(t3(%Juxh(4+WEpl0sSiRiTy@S|js?A{xdyEWY`n#2CVpltFw(@vjFHlg#~U2+QF z5Iofg1k^TdKSpkzdrV|nfZ|?s+)%udk#`)}o`n+v)__JE@!Am#za1@2s*TgdsNf1wFLq2nI{0EsIwRonI+BU`;YDP!O9syWl_L_h|M$*4CO5Dt~m ze97E)0=q1mVMz>ut^TeS8$RCS`z$l7GjstR%q!i8bLv_wclGx4;!q^zi`R`0CC~O>vL&7;chbY}9!|C7#nXzHEO`a1i)<5ZHb(XdC_Sum3k{0J8#|Xft!CV5Slj z0j2gu_v6znYd05!t0}|ye#*}7w66o`kXf)_$M)7 z6K3X9`DfDCHdXjyi7+<@sB2RMancNrbibeO@ffKR*CH>pS;J)1`hgv|JLVX*v3K3a z2HMKR6&iDScKUYh@MaU}fkFU;Rw$xLPZ7KqQaC?GG}ONzcEFtYqIVLrp=_Nr%}@g_ zIwp#9KRHJ25D>p3xZp_nb-pa<(Z;!5aXbn^1tISAoP8KIfBp(1&ROeOqYryO@0VR?olN@;q z9dSj~6TMi7!Lrl&)DCj|Z~|o6!vwooj9o60W$ry&oE1$d-4F84Ahw$XR>Sqg2%Pyx zZGE{BH@%2MaG8RMml{Gf@b`D+;a%W(@9vnPU^7V>mF+-(<%q17@qYnub>4KIr=J3h zv+t`^&G65TgSyrUeu-_N3d(p0-ibpq$n1+2fNsp6+~j7=7zwyAeichbY}fBtD;V)jv>@>NpV8^sUgML} ziA2G%ffNzlz+Zyi+)KLm&EjkxM_Ow8A=*D+9ve(LWSl2GdVW>+eV?wRhI+Zoo6)Lo{cJD3C%MU2%6lglVJ6^-Xj9+KBUu5d>DFV4{GI^mIQ;9jOWWsVD83+ev<`M|p4`WiyJN`q2jfSQ3wWh_lSFj! zU(An#4x1ujqTiGKTIpL586@q0Kh0exXpfD>=g*S2Lz)ad}le~d)Uaa zQiOVx`VSy={zt|7Uwj_phYvmB_x=5@Ts`OA7`cjo|mA9sbkb{4z6gpRXZ2d#u&3(Pb>$TPgNTL zR_wvUj?jun4X^+*tGbs(^Z<5r+Mm4#wqG!+u|nAN?R4$+$KAJ@94=h|)T|##7VH=Y zE(lhhlM@3ppr?kajXEuK?q-!oH%tqGz7#EgGZa{pKLGVBW|zc5quLDs_xf=y7tB3g zC5f<(Q}T@)@%P>=+vj|a?Nv%nbrUEY!mvdO=kFCaTwFyH+-2qk223F17G|-45J16O z1Ymz-Neyj{IPl5%qyuipm}@~ui>uud&p7YTZG)a%#{w00RQ&3&OYEzOF(A_u77(; zXQ%F0x9T!>cusAx*NMe0P01k%*a1ohIZ1qrg#?dbpjAKP&atY;FV92JO4?QDv+l2m3Z-HhFh3S2dm5 z`%&|NC%EGi=n1n)> z&~J8lw`J0)l`-uY>C*r<+&x{K;PbYW2$|O2fS!WCkMa%@#<0|;hA#tE{@OFt-@aIV zAw#*-kKH6)B41WwM4SOdbJ6%s$U<7#@nGTRxqW*OzGMS!2ye3Zax8xLmw*A%iA6!D zO9fx}(`F}DaW)^-i4{P322>$zCo9B9KWhMZ`fn4VHW102qplS2K#VYF{Z^-bITx(8 zJE--zcde}m4-}HOpg9JVuAHWQalmZ-UZcgTKg%K^o;dfvrC>h20Bmn)V-~4bKn#06)*X(R`g1FAPnH_f`|-VKb?Hfw0kHf8BkFEiN_>9zD=yKa zVZcx78DsoXY_cIYLH50iX;vbL`T~DE@~uj_<02#v(D5y2y37@1XOo5-+I^jFjPd9| zxWz2{^t9J?P=NhS_VO*P{c9sgWMs5xeNyzPvIE6fk>}Sg8>P%#lIV<R zV!}wx?J3t&tE$<$PQYY6VdCBMiB&y%5=!-=!(2HzU&bc}bV?HDRY$^mKY}{pkSgF# zv7wn$9Xk2DZ5z8^>MN+WQ}jqS{+(w>R~qyI_QMT~k_SoKle2Osh(nnl2t~tIR0wZc z=M$R+Kdb$Ub%M<{Gta~g6f^p0(EaiCTIwzPu<5M4!z#hK_kb&E-AMEzC=V7E8Tj*3 zN?NOeKK_-HEUr8Hd$iG!;%DZauabrV2@uY>Hlk<~_oC?Eo$p0}iMWxrrND3Q-L5p3 z4%%dTL~Sz^w_IF&uQQbGEiJY#2D2gAQe*Yfk;cLjQNpyq!wZw;Nbe#)5Hug)wN_;B zd5_0&Ztijst>2`Rev9p34meQoJ6KpT5P>65S{!q69D&g@Nt~_KblNC31@&9p#sFLN}+3BI=;{nbvHU$i=fHdYYD*(&c!I%^Nht;t6wK8^-3O&x-2F^XaBDvSi2JaGWZ1k-jvOli-Hev zi1kAyrrUac9}!^)qBSfX2}0bCQ`hC&C@cUrObtUroC1ZCVxQn{HU0o`fbxPKK1c#- zGvWy_RK6HR?qXWCclPqMSMqj&?uxWGZ@1;V1Ry`0MFbGp+{>#-Gw!SutpiA3=I^@M z?w~#9($6-0>kdy)O%jJ!RYt)vMB80ADoK2O;_GHa?{%Un%^5X*!!X81fk&l? z;2?=)tKh5~UTeX3es{<$2Btp&eh3&?+H1NN0R^`CLDL%nH@_}L;@~v&Z#_UX#V#a9 zgCMs!BggAZ!OVIyz>FW{KrFMJ%=;tS>UQT`XX%6hMtA?zF8TW{<`0*d-ORW?GjWCd zmxdK2qkcVhgY0$Nf(RH=Vq(tXXCYnSDe{{f;zuR%Sn_q>nzg52M(L-cwtJkiDtdOT zyD#=yE~{Cdfe8T}*cXlcCzFEluXNMX08IbRj6=U;-5 zU#>#YM*{9g11iA$`)U`NL=C&oOg>rl-~6pTm7xn4p&fo5bz|TRM!3avPu|}IBx2ljKePD9zay-8J zS9Kg)1n7=S)}1hdj{~Q2vg4(4mAt!f|ErGt4bMX*DDl~`; z7@^J7H{FyCBgMel?pufs#94C`-dI?$+=LSq#zwH-`2{O6Zv*SufoO0JJw^{FrmLrW z#B8$f@wgjNC~=PsgtcVFA+4)23)1sD9j2#E^kHf%9s$!V5cuN;Wz7aPxqEnOb*x@i z%za+qL0_0{g6dP7$eBhD4T|(bFwXtG=lIjPfTEC`OpG-WfM-(!-BIhu^o67b^Kw8W z-nV;$ZQ9!X(c{<~;c+Xo`?c}J4uB<t=)O+%_z#0Tl=G`S0^XTedP;LlV2CCO%WDoZWGrudRs5b9k3%8um>lxf}C2%H_WDrdub6;>DEeK;K=GQIs8!OV${L z&r}oT2@|0T7eum%m_Q{f3?Ntuur{cP?>~?QB>KWn&KgCsz{if7va&87TxV_y>}x+N zbjuSi4uIJ;3;J5Tp`EjRSfUXMVEhiq#yrUYi9uH%>`vSquiKZH1OK|wUQs!j7avQ# z&pOl~z%#AuUg{zRRUu$@C+720l3AbjuT7UvYc+xE0s9Fm4BTb@VP+y1JuvmeS2F7n zB#`@2wo$1dbj*_j*$1~EI37HCqhEhVzh%vm1=qX}8kN3N9?Ftt$p&Qzj9K2H`3Z<7 zrU8FXPt#*r+lF>^9~C|WW$pT0WUZ`35hhC}ZPRT3I!d*>5`?NRVaF|7Z?NX~>&`y> z6yF>3?P^+CVBJhe>M*dhgFY!I*puv06-1^$x%J@Mq<#XD2th^sMQr+HRV%#`s(RIW zi1*@^fV(-WJhYRd*)2;qOK3x81CK&=u2HcVLb6@5wwBtzh>8yommud&R2Qy(&fIjH z|JcL=Ek2kdr{Y&_xh%xVg#CBB1lCrCPT1IPZG4GgoM;8UV~-|LVXIg5+BYZPaEk}HJLTb>z`?D6$@Qt zTLXU19n3XnaAbzk>D+%d%3dVm5CuOT{+fUF8Ljwagk$SHL}0IBl-j+lnSk(=RX+Py z_u3*kPV5L{V)s$S^y_;_5X26*$^toTxs zN=&DwPlPTDb5tWH_tJ}qzw@3v=s0*Y_K14GEbT~BO&CLO&t-m?J-_alc^q{|g+BefY|DYu6i>Bfp|k0wSR2xwV$Y>TY%LpARxsM2?>MY2<7Qd><3 zSG=EM|J6!5(1i*ZKX}eiw1N^E85-W=Say4EKv5ppyT1rS0pIgDfuMul98Tlpo$Ta% zphS?o)`s35UpY&X$o^CGy8o7dYoT!|#(qFgS(Y|LZH6K@JEV$vU*)16TD!YzfWTl2 zFE4FghZXZ4L~tT`=GWte`8gT{ZW|}Ne#y~?O@qrX7T7=mkE66oC~jk-T9s6M{q~VB zdFBi_HPHD6fOB~qag^URb8n0YnOU7i?n$4Z?kE8J~s>94GVLEwwe?dgm zm{D#G5laTXoX20kJtrq)Qi>jMH{mqNY{6giYh4gW;#PUZO&jSpW^MXM(=2SxYb(>z zV+~=_KRrnU?5JUX>8=l2%zxuJ|MZP)HgOPc?uzi07Ai%^|FPlwQ~-UEO6(Tf6Ky!b z1lG@)9{xJM=sH-%Sim_w57p8Sa<+uTzsR&`h@Ls<)(O&_vs|($B`+kMS>Z>Vqeh|{ zES_LYbjv>s1AYd$xa(s+cBF2%vMhnW9!9KEqMBi$q_Rq6FtK;|@f-0qCpn(0ESTAw zLVJs{7ZCxw+B^ZqlUJ~Dn9hTq;eJ0V!O<3eY$iVM>UH~Biug``=solLaItdYCr) z<@!3Lx^Iog>ce{YXMP8V(O>=OycIat2BsgcS<#k2jK{Mkv-4spYUuF zBWQ?Vzhfqqc)vOtd&iU*{^vJw5mKcbT)j4O+j%(tE`+{-{WVgO62`mrxVk-Tsze=t zDss2xmIBY+51p-HXB}|?tzBYA#}XuEYASh4F3i9Y6r~*~Vkv?9Q>4F52Jp2W?}hsv z3pi;B!HbY3-vU}yin!g7Jh8cM@h$~(NZ=;`zRFrT48zZ>Flgx zxYpiGxs>=t^yRbZYCJyy6hnz&33=oFsOwH@>Sf>6Byr#YHac_cjvdK+!DP?&Qe`n# z3YhdpGt0UtLsm(yc^$bl!~L4WU)gK)h)d63%Fg;gVxrJ!J?0ArrbrT^5a9Ej=n#~4*MCu;p-Q6Ay*Xmc zPh&xB1pv=Q2@o*#XIa2N!O5wn^w~0Hg?E_8JAiCnoWaM(Cu}N2o;N(a*yY{r zAqzhhg+qbn7=&`fAt`QcD4yBmv>L%9#OT6LvR$7pC5I>`1jJ=93A5+!MW|WS+ddkr zuw0w{?bE0;B`=N*h2~|wA3>CWm_y;*2lVR4ZTBDyTz<9vx*AJo9xAHEbtJ9=JA}yz z7l>M3Dqo0`Y4eEq=XUOsUJLj3=5_Zs9s>5d5N=9uT{s<2p{4>!7 zr82Txz1@@83s;M2((p#V6>(wkzEtKq->hlLYn(_uEbW5u7Un4oG)a=$p*g;G_=dJm zJm8AZo4O|yfLuqvciSsU5nENq(LY>)By9e1c6hLD*3wO zN6Kskt3i>vcK%Zym1irUg zJt7D^h(%dRaH|m)@&3E!+fG1cd}1L{HS9zZ``Oa&J5$1rA{yKAa@umCvcNA)k&GR# zlT-~foF3*Vza_VCwgdNR%NN2%n=KIOdwn81`jQU{g)LiO3iYb1wO+IFvhaPa({@M0 zY&OPtME)H}L~xbagU?hy*e4Y!m)%~sWhZRLUZm<;P!a|$jQ!M<5*3G{w>Su44~OdM z#^4My)pP0+?>lF3Q9t<((US&|J#;!k+K!*XE5B5q{mW?ipH;MjrPYHj2!arWwX>9o z2?>)seeXtwQ|VD@cGu4XnuCjkug17$Y(gp1ujmml`tI*rpdfLkVo)uzc9^?GYrlmj zc|=Rh%=Yoc2AJ-0Fms$?Z9>Peq?o)M zpD@q?)cK^O@RpoqDNOW;Nk8F}nOH-NGk*gZH+#1gaK*5-C0-CKvU>Ht_?a(AOEOuL zTEDaOpusk}GK#L|CTO+*3u)Dki4d$nDQ6Pt>v@&RT`@vj(oYQXY7g17FI zP6TK3MgRRLS(x}djvixIDuI6fF{HFX9$NL3MotU8Io;vDbYy50j^MFt1zDk*acI4xJ%L^98 zxJZ9(Ml!LT;K>Hju~eF@OB?C%9P(ns11xYY{qfO07uL&OsqOZjkCx5&)yTFL{yu`V zEYxoA>@slexqNYE6JM&s&*R!S{_vx>eu?d;yh44kmWVrnUogz(VPKg2R`ik}PXMym}RG^E#Ti1SKPNz42vgs5pesFh3$$MrjMeNDMspH|jT>;U=D!p4D-)2_S(}ljJ|L6by-D zOh%uN7sz*Dw~6Q^41y{@}g>o)Z_TAYn-v;DatAk!?9 zbZy=6pm=*j}gOQT!=NULYH;kTqF49NvVLU6>* z@%oQfJiogSQbo_kvl%SaMD*Ih+EAA1t+tE}MR7L$5vXnln%l^py=t)Az{2OWPZHA< zG+2ZK9*-wFTyoNy)T(J}O517`0VDPcC5h!3;tgF`cdKeXQWbKIDX5xLL4GHzn>i zY_)XPqo8bd~uuA!12_UA5;}?p%PCXfhBB-~NDIvI`x8 z$)@Vc32dE|k2h(q5$G0ME)=B4$AlAv!ElA8I4JrUC5${M73W#{;KK}kxVjI``{zNv z@N?8}^m>YfQWSm=2N^Q#!S!e+hx6%=hIlISk>B6=@qUJSX+7Ws-^W*^Xj@A-4h*}Dz1qsWxmI1I zG9(;Dh_ghsE{3#D={G2OLA*jp#Vj)07RLqVB<9g^g9FmV(wJ@}9p^$Cv&<+z2`EWy zKaL!buQp#l2gL%q zkuJtq22xKLqF>b5s&1O4EAeh@*^{A8k{~IZ=nVV*aPdpheIP06YcNfe87=hm^u0X} zXHndZ=e{{k0Qvo>1M7~Q@d@YxnlOgm9_2JQ3dAfiJslF|##8#s-ibLo;t+AW8dfpM zt2O=5x>cm~nTi6MYBLe=7OIXjNvK;^R$Hw+%@lhRVDAb7(fxo-VE(Q-7qX0`w`4~C zt7?lEXl{I}YY<&F5CPrAYERht;O#_lvtleJ$PsazOS7~lzN+@dA4^$&dPLyy!i$O z3+vNc?ZZk#LHagPp>z}%dVd3G?!wjX5-W zK+2tI)+!%3YLb4k^1;!N9;zd;{rp@R`_v3gpz!kYGHw7SeO&+8LjUPCAdEmvOY7&nD>5vjMnKU!NH>s1(3kUPPR{<#{ zvCpi1et7|xsf5@T>S;+F9Arp8+b*h|hiRIw(zPlHFMlw9mqpcAzM2eG_z`bAltY>1 z%T%51ti`I*K1`Zze6j>q2zb9ZT zSyD`WrN3X~Is;P|+Mfgz%aO?6FCTb(trRc}ll}zmkQ_0}3pk3Gx@8yP z+5yeX?SAi$x%5=8?)9qp#MJ1rp)CABH5$O*i?=;iq-+<q!5phG);@BWWx$IPDBV$9{&i*q+|Z+ zMF*i=h_ageQGlkmv1&qEC9yiSVb>2MvamR9yLi50PwXpXf`%sVtYNTt$oh{|=zqVo zb75;2!?t4-sESDq*4LX{c4QVwkbnjLw>qPeT}kV8vz9JRvysdt!D`=ejiuV`g4s*4 z8Bb6xwyPIm?|ICWPo#6F_$oAP=le>8%Sx)op$Vi&aeVF-aZG3~A+Ex6zE&=PKBkdQ z23QEWgTzkK#^n7Te@;-X^?Pd5b&HR{zR}j3uFp_fjPdhFn3t-{yq`dXWN{KUs_Le? zgKpjHPL76`25}EuOCnV!4Gj-#Fc+KviP0}6;mheW6w{K6SewDeUy?6X?uf=HE+mbc zLg0qNf!5T0qTm)STEj}4xK!vKO<3KlJSjsl$mOzPE5V)|4whza3w(1!QyXL<;r*EX z5%wTMsFyWE6SpN31^W5~e1!zRsD4RgolB zYf4eTFv3d9))a_Zm^ILW6bPjl>n`tPEszM6CKOkfFXFy#2Y0u2Pddgq4vgmN)B@3~ zEkquF+31{+#Uv<6NOI#vuWSw5_&WH&?+BnC8{eFotg4f=++WY23=r1PZZ8lj=zXI^ z%vM8Opjit?aI^Yg=zJeiMe|>e@LGH5PtVCdCu=RA$HGq6?koNOMouo-(SsrEKZ_d4(Ai&7$gq$x0(do z?ShqXDb&?};#-tI{bS$%2i7JQwRrKnHB=`Geg*@9AdG>R>-P`h#4{A8et*3;tIyl3e)B75R_Z&#FEO>(9oNmSpPhw4gmZbw#I0+ z(g?jJ2Yd^k&F-@|vIG-Htz*8Ej%;Im9=6OJffJT~Sx@>(`t+A2u)Ga$*_rvPhr7n= zSnCr5M|K#1Azqu_Im3lbmYGw_xs@%BPmD~^c2k`{qJF7Rc<{!=xJci@?O?e^N=m8~ z!tdGC#IfB{QOR2VmO0}^oQ<#UM$ZBTUwV2+TQkF zj(X&-=~(7z*CIPzOSg-U&&vI9op30}bi@H-V%v9UJmdk+FPa&<{5`r#l(XEID&87p zatBmYs}utQX`~Ohq^e!m;Tu7ai0NB~$8sOkDSgD(E@Kq8>bim)bE*dyoM@SR{-G*N zg}5qB;Z*OrnKFA4!sa058(q$Q-7JRE?Uv7G1{0>jd|w!aWRT9w{g%-&e3Yc@S)uqhBaj6#9066AV^kMVZCID&B3gBg{<6r`I|w~%S`{L zd*YSWcEm?I3v5+knmUXh^)`q}rseH~&>=E*NOPA&O$;RY+9BdZ{-g>tECuo_=FGNc zNy_m%!8x1#6%0<0^KYX{fV4eq*WP#?0w(WGxOS)))afb0jt=RyP&Q*!mhrRVqZiet z@-d6N%}~yfNa__%-1y~I_5s~;F<2X|5DrzpWM#h}m+QqB%SQ%RqU((h%xBz_b$MP) zcFE==6XP;dN*y$tdtJzEMB_>3Dp?W=RVn{f|B0W%w)|cQL|bMj;??+p28rR}q~iezJaChO^MBosJB`pNZk21A(+EWg{X$Pc%cPjx@jdD(R;`>14^2-YeLJGn zHK_)8I$qRSrd-&xiL2GJbWpvcKs{1v!FCejrK*h6ksk%`FA1fB1EKQ+5%;_p9By!r z2!-Ajk`vYy{4s1cT8tIw>0A*VwfKYb5%0v4P1V@tdI)p%ZRA6SwDJTlD+g+svSkIB^WK6)nLnQn~fzi16Pxw_6Ikcgs~;SSJ~^lMXNi7p^E#lH;TfW7zw&+i^kUvu$KwOO57%e0WKXR{Q)BuagLv< zjcUzJpKGWVsI?avIAeE&7xzHVUp>`J1Nk%G2L(7}67oVFCm{J$g#`3qr!7IP`}Ovk z`&0<0OoA3$KEF#}0vW%t%NP%vVK)hXb$wK{OM#>}7*p?^2%nno($NA5YD!bUDRKFO z*A&draPeR`b>{l;)e!b$j~G;-viRGc5w`$V5=p1ee$qIoPs#OqE*i!|l*CmsnEyMp zBB3xm*Mz0I;7JJ2?`u>zD=_u!?T*x>K*jXqgkf&Denna1dW0{$^R*D8MDOXNE&?>= zP@ti(3l3FLxrm$PK!JeoM4y++=Z_TmBc0T&dhMbW-!bajcEYJ~R;OLm z^d}EjJG^t#j^xX}=>}cZ_<`*34n@Cw2cL3NO3D%oYU{Ffgouze!Bb>qZ>WxMx5 zEjH0tlh1zyxs6X*B#6&W8zc}DbRpzuf~$JY4Q+n$DJ0$+H;n(8+B=gj*shu*OPV=; za<@0sGSk5F_T;ynmU~zy_u3mjG6!h>o$Hi_SsB`4!w7_?MUqV*Z^oyfGL<(u-#c8& za><+!kRxW`=65;C@`u4HpP+(@9#y$cTy>1rZbC<2T~-+~K;5~THM$Rp-w0^GxxPCv z?GurZ!~KJJ7MiB`C7a;fd*BYy96gQ51)F(NmFQYTu3*R*i8GOH=ZS8JI75E7|2eH% zF=X8)iX3Yx^YNi3U_QsGb3TI4X(C$s5<2Rb!gN{UlV*Cfg}U+8#jhG7ZjM$jOs?<` z8=dE(^wB_N<<-T&OYC;EnZgubZR8^=qd&7DFDgR34)rz-LP&%lPYMd#2(P_IVkh^f z8o)9z!9!yAD-YO1;#*wkPKo|E=7TR$1%~}wyo4pFs&cXcaRkbRf)-Ut_G_W%bzNPw zJ1mvdXw{KZd^qmHQLeA=e5xkB>b8*;{%Q;->Xim4$e*_N>uH;4yVc=cQT956LigA$ zW2_25egWQZ0pJ%XxkO&km+QPV^9o7Eo0TXRZ!&+F)u^54?sw=_JFaU(z`)^AZJaY18aNU{tB}C1f3wnBznyuR&=od(K6Mz8W!;LZ@`LY=g zL{cmWZwL=bQ+0lQyz8=}pOy_J=9?IH5u}K3Me1%gCSgk-N*|8BW0bRBBLI0P^zLZm zca3wz1(3pRIEmdC88pu2nLSO5%BwAWbzg$LZFD2Q=iVRk47h+f?tNZ$eb{q@sQI`N zKAPO!o}!etgN~P?BhSb6jY9edNIsjc}1kJ354U}<$WbeSL z+>dMbCSu;(z+*7Mq-N3-j^<*FfM`&iV0=d!nn-X*;O)563d`XeS)M248@Y!WX)6i> z9G{~8mG=eTQ1le3v;|b+hGsVJ@EzK7)vzU^E zJhAhIs3&$$n2pz_^_GB_HMh{2E`z8*^aM-t%MTOrQr2%!1G(E-;vJZkX6UD@R!=IE zC@UBI)m6S{0(KJQTJnaK`qWLP&x%QGmxcV^GhHuL-{}nb;n>CY1H!R7LTAy) zgF%?X61;0YE#<_oCTI0EtorB4Yml!BL7WmE@dc;8CWvobiM(v>1X`VhvbG?0~)SGfg6_}`BY zA5=r}TSZ4P<-S9(1W4;$gcX%{t_D!Zepal-5*K{mt4|kE9#(BrTy*iv4|zwHJ6lC| z9$!{92_*lvyOe03iN;frPf$`;T8>s3FwD z4&U0FPHIFTc5svZefrnY4K%PzGFeZ181m1=3m2Aw4{0~CmDcYJ8R>$I_TC;uE=M~4 zd0}?JeigpW!7Z@)#-nldi=K%`#B({ZDfLKvj&tEZv$p@eaNlzr1=vGj>oo8EP}9JQ zC?rF%8N6(A3f=PxqFA{uxa$B{haW~ob0(LnVfBTbODsX25=CSbQYU?i6=|yGwCxi(8NuhoHsXf_t$7#ai4Q3L!X@7KdWNio46n_y1?_anAMr z#&|DswXU+(ob#EF81IGu-0}BWGc$(2!bPepWD!ioe7Zg7N}5qiJ30EB$f3Y_Wo6zZcA~jNX^%;6Bu9JFKSW_JnQKLpi$utMoG;%L^1fV~*9l79twdb3v%jF-@K#L z)utxQN4<0=r0&5Jo9M>R;bO*Gm$rwlBme^Dxm(G%HE=$-VpsK?K3-fa#ptlvjMAHr z+P54o0$+B?g6o_1Vw|^sTyF?q)?+S@-kq+eX)g`^+%>vXLSkZcA{eqnciBRga8&0DpI4?bh-qxy^MU!G z!YZQmQK=<4$OH2IUkimxLG?2tDAL##xt8p^nHW$xgUdZ|e8g_WA_z*L;*#*i?QdDW z#1ZM61kqJQ%TEZBGOzA*7;O~6;VUA*$*1Ga)wg<{kcNdC7KllG`dNLy~x znyvGdGkq5F{g+pOMC-|?tE3>CLZB4MPTqH0C1zmV+5HO7= z+slx~xlQ%NGgE-c2f=l6loLwN9kW<=FS=edh64Yf!e%7B0^2dVgaWE`v)k)o(tP(FYjkk1Gr$xLkZsFjjujyB6C_ zIW4?8B(`eP4+alAZjOGpV+%wmg|Ih6Yb7}IBD_Y{?x0A zXpd znYPo(_s|c;bCzDptahx|6enVD?sQr8J_~$RNm_6JA>0mPdl3oVu|Mp!)I5N7%E|?l zs`HAD1##_-g>gFGa2nd)b=hI{<(<4D?qrYcb09L@|6|(>Gt!|W%dz3uAf5GONl+qP zYp<}}*Wnt7{85bu>U<%y8CtAjrngp=7bMn%9*$qOO+W`kt&anWZX>Zom{o!ZFAUPG z@sIOz^TW(|TvTH|l$}vHIfYF(VBj@iJ)mu>#pZw8sH40&#miV^QbtFGBAX8?Ju3#^A3I4_%J7I#JNvPn@UFdg>Y zRwXE=W?~jJ_9S}SlOJOU&#ttD>3qM9%c2;T4NDLk;Ebf>PPk=6-!(S*d{&(H08D(b zlKl^QG>7;KGqGdoZ0OZ9Z^r1ttb~ZMiV5fQ>45kg=~i%Q_;8|()hTp(e$lR5w1Z8Y za=-P*vG)Pw>8M)HaE$7YcnpaLx1bpy?*Cp8{&PZ=;Hx)+4ftwI^vVEq2{uHdG4}ZG z9N*oKVyyI%i&2j_mYo#*u@VgIf02P|f^2_tBHcEhRp^?@tyk*(TX7UTJ!p%gP%vzD zDcvy}vZUtC9Rr7{2E`6(8}RQd@NCiOpJQYf>R^LS8S6xVErEX5+n;={wNnFMoyw7^z9PO{v#*+dU9~SbI()7K%m9kF_x6 zgZMD46zLTCkM3GL8hKF2o$-&{)((*&97u3g@1MAyqH#uWcXvA1SsFO^$9F;?riNV| zUK>#$+?ZGiGps};bV^9V+fc#=oA|rViYGh+${&+3RrvBFTvvsMwOOhWUL3FgVb^Ln z_&Vgh$QA=}cw6^=1>+>rw&F?md;9y}QLf8;F(HOM;UO%BgrYjy zS?Lb!g~>&93oicSYoc)8 zuQQoD{cOJFI_Q%L!17K~up^8XETyrXM$0C#3(1CD7^3iNj9z)bY=7~LfT3B|PwzcHA zY||{*+o^5;o6?yFS}_aobLMl6~uL(JXn56`3_;7n*Dnz_9gP(IXZ8+Y$|ysI%evVL&S_Z~@St z&6UN*n;SA*89jyGl=h4Ecvx%2JJ-uY3gSB1o@V(Vs3oIagvR~>M z0}Oh~D^Rk-w+kY<>+jG6S-7(a>MGeK7FEaW*srby}mPNfkiN5Dsb5Zdl4r{i02CNFKKTys! zsSdB8(kmQ5ZaK{vS1w+`lAT27i>BdOsL1EPd;7e2u%;~$oR`7@T^LVd@h2Lpr&dAN znw*b-`;{xO6SLRVpf{k^v+aHmt`!*aMU!!RJ z#is51>xWCmmrhdo2~)o0J)Cwxukup-B4#csO?aEH!TU5MIwXe~m0zHvFyfH*7#p?FN!sy6vZ92^K%-qCMPzxt6$;y!)+6m=QoOi6@rr< z6uf%A+y}to4Sdw`c|Xeyc~z7w`ZmFs9S=^$51e-Cu#;)enCq7?%nEhhe*0$}F;M!_ zUOC-@R}CVBLhhTKDGrC|8vKwrwwz5}B^W#o`Z}O5^uLx6-OUA7Sx?QU=deG%o;;&{ zo*wo}IMg{g6Mbf-}Iig^|wC{lqF$kAyD)W}NE{i;4IZ z)32xs{fLfY9&l&-fPbCy%wZ$_KmbGlJa0iT{NdO@3z98e$oQu7?Q^BY9Z74nAlR_I zJUv#PFfMVa` zM{I#ra$Gg-C7pSug*uC8-qV9nZ14)Zym&a^IjG4>=9nTHyemLHps57RzHlJE(hCDI z+UUJtTBox9gqo+{FfIAhAPZ(Ol>J_RemDv4eG-J?p>P1kP2%jbd&#^~dF@C^s`-c8@#rv01^sVis)p#d{SrYm4*SgupyS>ZcF9MtYYS za65TN*}N5tNf6`uWpGIkulzZGV$YNCW?&OUl2+-Z_w<*#_x$pj%gJKr{8GvbeRfju zBduE}25_S^_@1?s7WN)%hsQxNYx1_XlrqM1ksfC zeIo*dZAuo*(GL#S5}9{ZK%Y&Ip|*_(=14UfDp2x}ffm2MVl*$9IxR zK_TKi(KCBffZdkYT9W|GC{YV`G<6Ud)@Zs(Dd(q$dREWdmQ^s-#kl_+}Y7MS+ro1 zLAc}ir<=M&Fwr8Hsia^2{5zIg9LV3n9B$n^*ER+<7SNnN-VR{Q-~J5#*a1 zAE3p)3mNJe)-WMy2fjxKT6oe?q7n?Bi}_TA@wo?mT`3*UAtsYQnPiqnTx~hFl0pJ+ zT6eJt+%}eJLhr*0dcIXtLxyAY0o$u8+? zI3Es>@FXow2!8Xdyl`y>A{WPt$Z`p3E}|~2ggb)UJ1w=HShuJ&h+nueKH(>2v3Xc8 ziHYvzd%zguI$Ddz-D5;p=$qSFc`r^~ika+ac0TOp`z&$QMDn>bk`GMLuMRQniJ}4~ zy_Q=|kd~HlDc*?OgPpoMI=k=BfzzC=Gxn_7J41b+Vm@ShlfIE=lT|C}t$~oQCiyZN ziX3#J0#K`dxRAcaG^0@79!rcs`au;6i z+V>}fM#HlSlQ(tBghKdzfEv;fXA+>Tm_JFrWQmlGSC%ukEv-h>foH^Dxh9g24;2D# zq%V_g@nOgd&>y*qpLBwFhxmqSr+nGb_8}c(Gw`14N%n!=g5kSM-Wt-KDdT3gr1yAG zgi!HRF6Z&iqYQagUEKnf;n+#o3|nY+0X!^ay^Z=w0Yjf?u9GLvzAIg0V$fte??Bc> zB5uA9aRt2o&gFFW!!!}4RF>YLV z-uU%2`g*TK9ONf|I~pMWL;4oNNhRtC~FI-UqjOUu=C#Ppq%%uow{}c1@W%a2CMj1!Ger(Mm0%f!u;=A(lVf zkd^KJ?-u3TLF1jl-$wX_2RP3>>thezA@eM6+}UKQLYYqF_`E^0oREicfwdTN@1ndc zzFk^03+Qa9bX+Q6UI0u6T`}8kyNcVjx9VEG6NZAr`@b^XyWu-)I2$oA4H)7^G)in-A!dLFYUU5C8PbMV(S&B7nm76I+(=&Uj2?KetX_8 zB$=;jf{7->`kI0KHzBDul!4>3cX7#^*LG>sM(VO*#Oh@$ubi>L{(l>a89$$Sy#CrX z%(^DYBax9+ux(+F;)#~=J?0*fQoG1%MCI*3G#re~a?pV1geFs$3bYT={t@C#*@=I3 z8aOqKC;AwVH#Vy;|X?`i?jIOJ$V`4v%htj-PLi$mru}K z2jQCrQ9MeY_uOQRYxU%P4-{Fkq`7?-h`A}pcO?ft#=~>@uKC=+mNC4ta$paXq8Zqs9) z2}*=j(KTcU?u?;=LxmrM9<-m*pR#1`h{F4A+~u8CaGowKN6*}dt_6cn%}yG~Z>14( zezLwipHyQZ=6vVF%iH?kjxi=qggkGK9>z9D0Wl^Bk+l2mHNSXbmEemNl%+ls=`7#1 z((=>;$39XGk+h4!tn{}ILy~O)H!cS}nIsvURZ$nj%{XxE<|y08%uwa!>f|x;4-Pv% zv&LX7(D%lf#KKzYPy`*?9%p|yIa?Cu&!H&N2j{2($#nxIBP+(rrwD$dGV-~O- z$0=wd|D?&{>2|0Z>7v_oUxCX2=nU;Rhnl#!BNp?@+*i;R~^|ZWN}$S`LpcY-lXfeUtEuG_E|)HsgkgL2UHg zE9~V&`Zm6n%$AUcnclL9c(CCD@AZzML(ZfuLb`idF~2RZ`%-+BX+U~oUO~Px^@TgP z?pE;_#a7f926CpuL~#{}Rr1rLhArjvPP_WpeJX0Fr;zOi?L2OaRqVqb+s8De#cdbc z$5_w1d5azOFZmhPobSE4Wyw_$fw4(7X&Y_%v3f4ee5D*s<)>OL&ZG?`w#>pjye;3_ zsWB7jH{IBIB{1dIFAqhBK<)>b6_G?a`6;|Ev7Ng-`j;CvbfUk}LkaLEzp}_$f5^h~ zTtstSa5#`yt|~8?aOrT$ZI%oA`XA~h8RM%O`=jcM;4p7EU&)vhbYRZ&DK?P@YHpzM z@9^8*2ng1pSD1)l@oc~1irlm(u7AjN;>gF0)$`sc4;$#=&w-N?7O_6Sav9|AZ~fOC zEyBNS(hj2^M;z`=1s}~H{!XTO@?Dc|Z0#ES%s~3Lw$YL?9`2(*nGbqF+C@qRJ`!(M z+qK$~83&VKe92#?Pgy{Zg^=Gn2U7giQ8JX~@tC?sRs^h6{lS%P4F?R$+7fL7i{C)w zeaIW)$MAOv@=S&%CcQLV=)~_uk;N1^BiLO-_XY-amGV3N@HPwOdb*RptRxxE!`55o z9PTUPI7rtJYcPguq0k|kMv>y@@8{TLYk4why*+6%XHrq_Zdhukk#8&>QUPR$ke~MT|3bwu+r&iPFKA?BDQ(HS0YzLsV ztK(_1HY<|+Xo(;Y;$M)(Q4UpRrdQ4B&l@Z5p{*itrKYX^qZ3A_APIRnpUU)h4t%;6yQ!` zs6T1|c0boZzo6m7a8y+KBV;aIh_c!4FvkLhBN|*w7(bpH#x&*Ar`U{^X z!@_XPVx(O^uL?c2Wb+{|_&v7gw2~_UkbU(=Nu>QI$K!w$RQ4y{?Jn!4)cWgbw0u$N zac+E7e*#$G@4fZ$F>`M^XX5TizDm14Cf3a{x8(cdPEMl8cltbIY&}W6i*p`NdNr$& zyNf)T1|26LuStuN;n>?6}g7&JK0cf61TS21Fx3fYcC6Ox|P71W|e=JwiD9J~Tc7;icqz z7GlE1S~uvP_}?Jp|3m2you_&=DqIkB|MB5!Dsb|7imdlTmICSwx>3J4y5sTl&uA{% zq-AwDVF4-mc)kRXSd9UwVE3Biu*#H#2Gj$m{D|wQ2D;HMVbf{NmsC! z67Z%QzY{Y~$7@HV@R?`Jv+fE{=5YSgFo-LCmCn6d+39)fR8HoK*7JVpM@HB%BX+$W z-d9#3W=x@<(f&1U{kWSF-aYqP;Hk*el4DKxTu*M6 z>>VyS#fqqW7cq?&FCa>cWuaCxTcY_Z5BTX%_QmxuBizz_a+(56E1|ACoV4TG;f<_#Hh&Y!sRg_x^%+ocSo60OS7F~(ViZ$5(%ntj16MTDm*%j z=BkK1)6%pG_V=TcZ|7ejSC+1c%mZc2DNc&jIBpqKnr-iI-tmBg6Jtxz@H%?FdAe3Q zn!aCIN(d^Oss1&*)ff#7n@Ugy7aIRUm24H3UApFn(iq)og0q0xl@w?|o-EO|;cUHH zU74$C?TM&D*I|4&-Lgld%6!#|Ui49|24)+>>d5wKDTm-N{Dk)%G|4vcY zoSMX)`d-z^o;wg$p7^$#%rR_(VyPWe?jIZ{*J6vW(%;ei&8mW*fId{s(a8+MU2iDu zY$Zi)!Lg*=Ezh&KB;^#Wl!{MnHN7rxz^;28K7XCs%C}3nXx8It=N^=4A`Re4pD-CU z=*zwxzqZB_+*3KDZ&p@Nl^|`(U>B!vV^BsMr77o7F2cS{U+?y~?{#@;B0Lo{dSo~drjFPRk9zVYTQZjKZh8c1r?6h;*t z9<`Kfw==i!!tBoEO>^tgPAKj2${P2gE`j*dzjnd?dr?E<6A`Yllxwj1VY#D7y zeweS5o}YtQL)pBvg?97Mk@cbkkr^?lotx2h@zqJsv7ty8Y9kI5Cvcg68rm#}xb+XM znDB;Q3)q^<+qdc1#p_H;_(frBgBDU4Q+F4;j-)gsnIpamAA(5d3Gw&pv{Cuwg7FF7EJNw&m^j$I*HO zJThLWTXn2FZK74Cjti>JsOSCV$7PIHShkYQEYQ(*XgIaQM+sQM=6W6{>*hM8=Hm3v zpE@Jb6~aM@=%aD{4c{OL7*fCRmEEm+sQ87wWSZMB_|2(x77~Sz^0fmE`Ks*zhiui+&SO(!(ew$!c09 zn~tTtfM{S^)6M1&}%*6C=FmS6iub=-e|4yH6-t{4eSLBtJbxk6-@;-u!9tIWd3u{c`uw|GBdK zXn^h(!Ib0Z7+v<$#R4#C@uv4BFy0zT<`8{hDYx0qlC`|=j!nAo(7f_Ua+@E>rND= z*di~|`V>%%z4d+Pk4?+V6?NW4XZWCuGB*63V-_}O;u0-*=k4XiZQ=oWs)Dm~t%l<9 z!F9nB41dpa$$3XI(x~gZNZs0wI}UEW7TF`)@QN%HlEK(l*Y~`5ckHZ{g5_O+jo#Bi zu`hcK`uLMz*{ueeh6ZCjEF13dgSmF8;nH(`7K889Wd?qE5@~5^sBcPnvZS&i45Ru# z+f@-cn3gmeW z+5R}pOycUZKYZIiwZ3a}f4aXSsd*P1>j=Rvpkn3QWnnO+f-b>C>alnBtCHQBhZGR6 zsE6*|aEB(16;(d)&iA`WGODX4E?_4fts2i2zDD&s3W322opi0TerZo)(Ps0iy>=@? zH^rYOu$cLcPZ3E3$c^hmAj4Yrl*INop>7f5aV<@2&GvoYy|!BJ({l@|JQ%!z)zWHc z7;2kAF^N1!!Z^3Mzcsb7oruVEpC}n|JdY2WyT!jxp6X{?8ByX}BPHEH)<+rSy>Tq9 z8#M#%j+u?CXyTH%uoHM|aYe2UHQx!7tqyZiVBK=H)VAU1eqCmC|r|Lwo3wSPr> z{@+8~QV2r~f!0prJ?9y<3&X=PN8KB!{^#qC*K@7i6VlITNhYZL@dMF#%jyp|%Vs`* zY=h6pf;X;7``#bte>KRQioJNfjQxB-BkpBK=ly<@w&jIBB;UMNotr3&5J zJpB86tg8F|(0$m7P0S(65cUnuDJ?TbrkZ`@Ug;a`D0nEo z(*?iimuqFLD)#E}VU4Pm|0WIPtDu1uVS#FX*mt2QRgcaiM`)P-Uiw*>dp5pTD;Lqi z5lZ@2UTlPZE;^`is=e6yQXei^@Y1rJRZ_{(nA^lpP)x({-?$|3-g2l~Zg@?W#D{vqM}=Q_Djk2S=a%yLye5c2t^@X-gkbVT!_Ii?qVH-CeD~`eFVr1f^NFX zvTCTBt(#A=)6RFd{8kc+of8Anqw#e3$}H}pzN%D@GAFf0Cf=VvtMN1cNblzdLu*VC zp4sO(K;!GWitKMVWp()cr->-LSiz=W*Y3_2=WJ%m60FVcrhkCueq%=40sHQkbE|5* zXIrWcS`#yO;+tM!s{b2$Mfk4ff4@G0zJedb5WvkJpF)YSWQ=ax8yElM_T8%5+NnwT zh^7}fJ?f@&)i(HPKG^v;ewb;6V!JYs@rrY{9Q6=D8|L)E7p9!+cfGhTPy>O7aAv}3 zyd4W2&be|xy&J_Gk_S(?e9g$+6WrL^{*$jLcpqk>nI$_dui}* z4p*8TXCWHtwfRx#alkCVMO*go+nIDt_~XEN--rd!k82?%bf#B@d^To0OZ_`2MK~v4 z%c)FY=!f{7N4%Jt4d=T$VXzK3y8H+-BSwW4o#{kT*iMW&yXkm_X}`LEUP5b-?LYb6 zxWi-q8+)rqcNOovH1FJYKm!-+WTolH*|$1>6sHY@*oU}!*LNGYmflH=jMXq3WU904 za{G-b4K%P-zwUKdHvPtxsqbuBHAZBc!SVeY+_d%GTPqZi3_=cxTn=bm<=lt`oFVn5+oKMH zD_}!3x2E+9q3U;4&CuQL66#76c>9xEJ}>J432^*qq&0QxXoK&lC}N}2T-NWdbK5<4 zo;fqg(Cqc;xRYfuQ9wLuP06dY|oai}NfD8zjaVWR;o6WWP~fcti9ab-#SPVkQOadkB(N+c}8L zbmegrw8~B<7)(aXCc`Soab;AWQ$yVY(RVQLz5QrkNlA|PR^;R5;Nz>zl5Qa#8FdEKe1~LYTJgI_TR)*ML9&%5i}Hq&A>FPc&5K# zgMX&?fAI@d2lsi1SekE%Hhi#PBW{?S)RJ&p4|#$~-7LI?Tb0s2w0VuM;>g~oLYp}CLDXp|k@hO(``)|sAMSnCeeTrX`NJ4!i+n@AWq(FNj>!dp z0;-gYvnz?vwmF+wuF0Oz$ow~b*Yg-Hrl#BgL*u@%Y!G-}VxPh_0(87k|M~kH>nBYs z8kXhRY|yTXN`i{k%DRjbbi`e~CC~Xg04^EYh40>l9FOZJ`MhgJuCxS2`F2Jgbx-c+ z4DSBZZYLu<_~)7^LsAsS6B7#S|9)6t>1R+c1C5oX9U9>GxP5a2uxI&7<>R&umaRyY zPF{G$`hi|P`RG7lnp#|$Is0SV-Gj04rpdF5FuwLe3E$C}QLVSV6Yz-%Ph=}=Z zA~zXDsZ{zEpOA3fkVm{f3zoDJO5684Vf(W@_Kw5R)8|Uhgqu?U$rP6hE0!5Y?R%9< z?Hx@!k3fCjKO@nY+QfnOJq85|)1^u>pqtl|n4$05(m9j7-WshHBXH!qZS&C9Vl~W^ ztfG+2+@YbdGpXpT853&$5ut1tQ5+S%@?6-aigIep4et5(7VrP%iS;qdA|SqsvuwB< zP_=reD%!Ag3AbE4{HFyk{n@iy7`!TdnUeHR(-L?sP*`8nBfShdYHpz`P9WYQX-sy; z_VlXOirGVQalTArGtT*3(4woxn=BJ?5+yt%<=!=uOwL>Sx_m0n-9LmqrNVwwdW8v@ zN%xI;SZIiA515-IX?Yqp#2xvla+>R(m9=0s<|M=#7u0WQ;8?u!krEctd0OP-v6*pg zjP;%0LYViRnt@+%`?Bd_W20Sn_qK~s$^~__3!R9XiB@pg&toI#vgY9L!QA4QGvXan zOkg-L{%Q8-nSAmNB;J zkS?md>y%yw53D0?IaC+vb|$rr1zMsDyQNWir7yZK9(HjtQ9V=<@2Fq>M4@sBfM_l1 zBF$}mVyeM2jTa?_Ye(lxQkxA~=CLu6{E(-^Ew>Vz7f1)Y$}nc^cizkPD=`$Pb%f*T zmGy6Dt*O%t-kjZxGNH%lFfdDBpsDXPyd48pc^Z^18Ti(C)|5`|Sld5d4E<`yJoyq* zd9Lg0!@Y*JY_#t$WJ}uOdh9Pmk<}KRRK6JwsImDR-})s9bE?|L?0K~R*1Mquv+xxRr)A_rf0^6Y4|o4T5dYOTD6((;%i?yH$v}Zr=4!|6VI1f9JJpDKN^}zw zla0C$bvRVQ3(ITI-iNlTazVe13vN#u|QV#0tX^7BP`g6kcIB@0={}U=fs$ z07TSx2R?WUTz(`x=jde*@vC#O>{C@*N~T!WI>;O@C;FAgS=;sN$a&(ZthQPlx(F^= zl}EsovtyWISY#A^BvLNxH`o>1Rdu$m*d^XKO92?}W=lyHgbY5I9od7_? ziK5w!-}=l`OE|U2W>{rR{g25$wS@p^ir$?2Y4q>8?sb@fsq$ayordRTi2dYEhNv5m&1X(%dUSZ;MK z47`N<8*2w_617;tlqCpb+i(grlbtW+Lh30;j)34HZg58~JNJ1?hg&ci6AMnVIkqfr zgE4z}cP7Jdk+ANUO~&SyW+RK>-n3B9+u`>I)x;!1p*WF}zXb&BDwee!BC=y)Od*=R z-vN{j>7|y3?n$29^7yQFqZdc=6jzxwHa~vNS?%5@5tmygiue0ZZmRTAF{*XN%EgW49TBQnuuN!#CE)3E@**9O1^(!Sd#DPfHTwD;JZ& zuV%NuAOKXS2{sd6W8npBx9{&8>HBQ7JGZV_1IEXQ6(fy$=(IGlrS3l*gEWPdf7E!v zjUPKnK00#c)HN1e2vg*==m=sj>dyUIl%*ii{L3MbgDPqI&Ch6famC{}+XFQx4?9|% zPR+H;0|~!GaQ!sRSL8EnlznoymT5~lN^n#4;>?UeVD9`Ip=&s-)JAtusm*_yRpaZ* zLfx&GU|R37%jnBMz#^d+ah64P`KiQ-deI8;eXFSU*-3xEc8|b5(~w%^baR_6mO7Bm zz{CetL_F7~nS%6P#zCG2&GXE<=~*J2oG%bfYGaryvoOvw>HG*F*IXFKHorM-5s@Zp z{_BR#oA>I#!Bt3x_q!ueL^0{V_~5=GX#0v`sUV{v+k#chXlQmAyIVNKGX3d*d0)MW zYBN^kk9)N9YS*GFI5jzz?Q}9{%q6936dtRDXLZKo>WXm2N9!`o}!l|pP2_Qo@JOQj| z#NsOIIFsWo>(>lDnQGvl=E>ERSW3C=&ul0#`XoiTkHLf%o@y93RJTmy)-#~ zGXh?+T8ab)SkPk@1LUK(6R}kcTNPr#LKN&_#rRbijwmQT&nj+0%~kdOqDg0o3*OIN z%sz*8d%v||uM$~B=a~NENBUeCHU{QHBGQt~ulvC93PTgqQOAYA_*oBv0nsDX{#rWU zKIk_p)To!&wL`Ogo+V{r>h|0k-+gNwEB~zxrCxVQKhQ+opmB>Gs>`0qT)TnV(*7$j zKHRc18)&uc8x{PzdU&kveL!TN=?X~=Z=yfRR5~$Dwe=HO*SD30Hv``3TBY168dMW0 zk}Hk#2Wwcg<%s|0_yGS?hEiha9RFPWc+-0tcICXd*)wnWODQGc*B8f{o+W9xu67Ti zOgyXO>$x>d;D4WEe;66~a2Oo4ukSr?=CddrP>wu;k(hjP`S|-Ps)GpzONPSJkFS?HEqtHlW#}?n=mbn zRa;zF*P{Bz&c&>R`8x$Dajg!XzN?j5kI~ru8(=WsE;R}Z@h{UuLLw+tbU*^Igq^&p z#^qb^oN}?@_+TeCg-c{;ooYNRi4S$vx5RSch{XQeq`qv^-|{4;QC~fO5eB!-nK|vInKry#|_PoEBck-e*f;1E*Z1e z!UeT0Rd6Em-QCEUtoODa^E1egW2;ttp}k)%!0K+$t4%pQsZ)_X>yh2q$sXvQ3s$V| zrU=Gwfy+cf*L7=A8NPLe+2bi>`s}` zZ3)vH9g)T>S5xtqTRfjeADvE@e0aSS<9RV5(mC}J-F z`AZ$Hnss(pU}f{%=C!rLq-C;K)jMOY@o}nZ(3b@A-{D9|E${{~H>_`Tq{?Ayz*nxd zrt%f6hURsyl>hYtsDix#yhP5cT)V7b-q~XN7lA)HbbNB09C*@qBorUcXYn40t#3^j zt7w{+$Nr->BN$)K>jGy>H0#f{V|_1XCt$ax>s)Oa?{7X3#{00s1DX_r=0bI~35LoNsGNV7X?kBT z+9zm#oIAJz^t^-bZQWQe<{wn20AxcKt*?MZI9GH0yIp{>J9U7SR2mW8>(z1o)lm2w zS>RsduxJzNQ-)qp&Q84ucV?PeN12|FEU~$ zp_&;6%tDCs!E*yW3&0yuMT*X@>jIgDhKL$EkKD;na3gC}!^*~Kq z#AHHludLn!E}qC>wTy#uj?q*O=AL9O#~i!6N$A_kOj~o1*UW{GYtES&)1ts4cw#*% zQT0(bd9r2c(<9UZnM~CaQ{n%EZT>IF`G5G~Krj1aAd!YN?{h<<*MZX|1f$WdEh>yB zk!wXDU~d8Na093NnFYfVu6u5}r%<35R@7N${zr(h*i$O?S$>$#((cE3whY6n@|1$% z36E5DmA&TdA)kchjejIeE=HlU{;F&OW)M=ioJJWBj=a9jeXybkCY4W*jm1z171iI3 zFf`&-63?)aTnSXIM1k3^IOP(7=w*EDwKgj39b~1R0s|AzM7PKp)6z&6>x!H*%)6Y( zdedC3y3%eZyx;FLnwr0Jh!(Ven9RS%ww6gs{HP_VW#05uZ8?y1)_sXCv8gCFf*e32LHq*XJfcUTSbp z`8lKw%Z|#C>O1|IT)ifbk=!KkZ>j+>{FVquNj>Wxo|W5xr=~uA^^PI%KU?_#&CC7K z=tX$;3Gmj$g8Izv=c+o3Zn5uPa&wr<`3!sfxrnrtLzm6xil{0Y#P5QQxBP?l5-*{P z`23`pAU?F@6&dLm_rDXW2_8uargNi8fTR}#YKmb0=)zwdLz$d2^=vhDHq3X|WL?t! z0KY=!#yd%)w`>`simwK3+iunJY7MY!w+%G*F2aP#cC6Ydx|E6M-}`FMu65sfWRux| zc=Ax}dHRx=Z8Rc5n}~|7E#J06&JvqR+KWm4)dmqibP!p&i0#KT@`eJ|S4!{8y-okQ zpA>Py(4Pfp(4nIgxb(ZW>z?Bp#jcuUGc5SVq}MiFcaMgRGxT(zbOmY~FBb(O_6S1_ z5LTGvGgKK#i53VaXA}FZ*tNFMOSfEE9|~w~|0FHFGJf=3VXqL!%&Y~Ezl?KQ`zg7l z&J6a!9zmX%Rr4IPW}X$O5Em(bO#@jrVKHC*jj=i}pLYex5op2LjPb53b+RQs)7RBC z7lW*Drdh`#n_@R+Di-#jPfrWl>S!DWLnj#vm*|h$aS>C>rwW>14fC{wTwzC0mSb&B zG_Q`;pBH|Fh~X@1V_wlp1upfRosYGvsX>+_KqmC~MQ+<%TXZ&X>iM6L1*()_gxv%7 zm^0%OC|?j5oG>wDVvUXFmS`#xdZ12zlBIw@lLSb8<-?+u7InZT=8^HGS3tCZJlY;W zDjM~N+_K9C+oenjIUM`txrA>&?&^2%D6FWQfliFv)8cYD;pZDXNGF(10QhVa#F zZUD=tA8DW?+fy3EgFl7?Ec7_Oa^sJof3om ziDX=p@QTmjtTM6Hou9tgJ$lFnnPTniB#0DT5I7C`et;N?A+gVsj<@H>$V6q|nVuk@ zxIETmZN)H%y3_A(cKH)JLUt|u23!1r*&=-2(8Iv$LP&B+V0@&J%$i zW)M>shZUO+Rt{yr)(Lx>$bu-%MU)!Z+}VX z->PoloOkF)`uw6CT@&;Fz%no|R>gqNDYS06DaNa^VJ{wB+lldVN?9td1>MT`ENpKe z%lo#8HechJiRF5i`~R?ZR$XoO!P;-B;O;!vF64#nN2SRoWC z5ZsD86bSC_u-SXP?>BhXnzNkb;9fKHpSk9Du^6)q_t5^#-ddFK2N9n?I2>o-zgo*T zR3qLr7y7JalD*OMZ%~@@p%TPpn(mvCwSAbZH8s7m8<7*m5^%;0jcJ`5B19kzHra`? zK1JCeo2|Vw75#ga{+hk=+Y|BqfXLPuk?)XNb$=AbC)fUn9!0La7T>O8n zm?INTzosCP*=V}jk~;c_Xk$MZ==6~y#yXrb6mWZ!LH+P&R4ShCS z4k$|t{z``zn<0f}?tPWi^T)Sf$yg8_ru<^YcBstm?Y)UkAox%4bk5?68i2DCrfx8ry^_v7jTbp?c)ol=aE(TjA4cn$9u_jhF1b@*83x(^@MvphbW+Tf zSYXO6=k~O7Yoe=Wl$9%?;rP+x@o?~htGT9-IAYI|BNv=`PxEww*JJFk^m{gtWHI(& z@e}pakDS^>oUa$0s!>ke9!#l3Q-(*y%wqz%PmBvsSq#}f88igmDQ|Z+z0T>5BlRpp zy*_+tZL9lEu}Qj*TMzkvTlZmQ^tAFQWMMehz6db5`nV*>HB>nzI9lsieAz#<+~eMU z0vt78!?q8g9S=(Tf6}txg3yBF(4X?^AGOm2V-{%iJ-hj4=e!hx?8F6Mkz_}K3%A*&5b40j35M&dB z0T_3SFDg-}>zspG<}p0eVmSL?&1<*}Q$IB)pz;%o`6||m#S4lt>Nd59te?x2=~Sq@ z?jZ)brj6Ab>D-EIN4HSUqSmsjOcS%@;i=;iOvEzyH*kIF|IfVVh*8 zn>U;1bp+8M+(`dZ5xulN6w|Dj$*F{bOnDtD4T9tMKS%-96Rseuu_&4dv3CLR4-b>BNXD-$#V~nh|^UxtVqF zWtp;^dDG_w=O!|q9n){fp-Ga~p98!mvQ4~`Ian6rqGe>|We&d^tXKjf{9jQeU+B-OZSYD^>DHHu6| z6<(2qRKm+*oK=Ii9s7k*?5H4?+Rd!<4U~1Ku_2yUmE1-{qy05dkI=s)TGPU8r68_s z3hlOqy`EHKQ@*&m)yZhPVrvT%I7-TgMiYX>oq>-e;5G**{{avIgCgG zf$x$|0NJ8ChZ1E8g97c>YE$=5lFtr2Vjj6N-C}C3G9hGh3*su$kV468pqi zr6c(DVw|VK@L!Jwn>F|94soMg{i9@*9Vdvz69W55@+h@8zIdleUNdDfg%!$;i~z8J z=03+I*{I_sO(*n}HWozQNu$(3xMTSTeCQ!7QjlKWBo33TnpDm=ujQKbaX9QMQ~O`T zG%uH6Yhrl&OO6AeH5*h5`{((wE(YmVCVI@v&@Bxm|kpv#4&Q0$a))~0)|81p2F2QXi$;zIOB@*>Bp745m% ziY9%{=HjOuib=KoEC9_ojw0<1yKt%iD(^I>DCnQ}KpXz7#BN-AygDX?)B2xX03jVXKM@u}l3}`XN8%R}?D)lxfsm74#P9 zM*3P+z_Y^RH!s+b?>QVoWIM9#GsL!rDAVe$0oEIISgYLh_lXm|GoDug)a+^d!i|l+ zo(GCm)^hJ0a68<{?kz79jm7q|#&|>(S?wu@txX*D_bY5wp}8ZaYr3nxFoAZBhvpO-61yH$SiD z4;Q?T#zpIAO;|g1H1%B?)9HZrC*|4)hY?L+pZn>n(F2N6xM7)a<)pZAlb$!+esg31 zod~GXYqY7V0gf=je&uWTs{d9O+?#ZrPDbXk8lNc{0Ec4lXCER2FD33WPMDIW<{ zo>E1p+7_OmGxcZ`Jgv~KEqhBmto>!FoqKb=N^Nbs!amuC)v3YyCFl-uC^f>e|E#mw ziEaQEGjEo$6Q}coIdg0UKY6=liwTPG$9(cH$%z*ocv2QK_D)OVJ3?#ADKPTLxeA8} zyT=}NVn(dlC9KuPfTgi;(^4&Oduh9vPkzWoCyLp#o7^A#@AAJ}Gyu62( zHuea3VE$oOD~p$Vv+Y!K1ti3Fztg^>Qt%)Z95?q>&Uay+o|h;(X~bu1xAU;}k<(m;%4yrDGwNSMDmm+QM$iNn4afeftSwpeKC}>@P`kr-DfY&`E-O%Kw*Z@7-cb#VoG%^M zI2HIL~Sf`Hb6K_&g_Ml2eeffL;VNiTR!XwmHBy#1aB_EJ@S_>ub(uQK= z^!lt`mVaI^YSr+4^+=oyG)!qjv+T9X<$6 zOY-y%G>FodBn#vprk6qxQN}6iDL$0wI6GjU2X#{O+xUrOJR8x1Z`TPm3R=7|k9ao2 z@xj|o$-kRe^>KdW(7qlLg*0v{=(}iZWWA0K@~KS0C^4Z;)Z_n(a?J?VePM7GP(@Tv z@SXD>@l0Q-fye;W3&WY9sDT_=6d6;BPe=EJ=bRQ(-hWBr3pmAtAv~ZOY1&JXl1x08 zy|1YDpYJbxPA5ud$R96k#4`wneDSU^Y}%jKZB5Y|5u7#3Sd*&BGxNFCR&6xZv|A)K z)f<%G=0kjF+U3%R$c)dE&Z68Ptzm@66q|i+cx4ZpJ;Y&v=xrZVix~)BH;Jp+H?0Ek zYo%ds$f@|lFi)PAbaKa}--Ki)fw^u}IE-E0+g)jEy1Knz@5P1L((FwHK##TCK-QY) zPr43!A)FW$efFBEhCDe)Y5JI2(bcW??Ebq62a7}MzP^k64xUK=gIVm3p2!;miF>~4 zpoQPhl& zUg?(xXT;Q&U{s8j4Ti)TJIQ%;z)iF8KD5bjjr{dqq0oK8`pMs@cC~xQ9DRFCRI8%5-vNvBii(gDxZq6lklt)a33}#P40+t;xcG(*`57XY`Th>9k3B&LvkUv?US=XD$$`3<^9W zdu1hLB5c&p&l8-H%_d$rhS%Mn2G$B0{o_k?DkNsqYZk0VoI3L09+%l8sT=5UhjQnS zRa;+6wrVt^a6$mAdmo>P6P4gkL3;v*f+XQe77=o%Wos9oM)bM|lh-^^aReB#K9s~5 zrM7qZtNeKz^EzOIUAVlg5>0DwQiAy&*-H6fAA4a>J~ScR9&dT19~zHsL#ldbYkf{4 zTr_w{pRPN8*EwC9*)Qo-ECzI4t|X?L+_EEE_) z8_3iA!4gKICLfV_F?9cNYhjN4I-B+l#lF$1x>Zz-I{ugT&-WpFn2bjObGPv@HX@}7 ztcOTry&VeQPP*T~;kwx9yWz|30)NI>;jz?A{#ap&nSeAk#1t-8t>V#j?ZWBp_*-T^ z2RZ&^yi|7?<{bniaT!>o()R%=<4Tq?HLpK~|k*yp#HQH)l|QQzX;3^PSnt znqrN?eT8&|J$@AY)a{Sri^qtu!}sBgQc=-7z8;hY+iKa*H_DfBMlD1o^!k4Bdcg13 z;|@4)clj7ARVn5yyxJk|m6?;ge6S>v5R%)Ll25#GTt#Kl@K$XYH5L;pVT$ib&>9{j zIWB^xr>ynij1znoCOja{ID)rLbI+uW1D;a)&IM$WN!;^SpRG3iNwahvX&TICI~)2w z`aXAkcfteLqVi^B6@zE$+wXNja3HDqrWB$ZPxh<-<@8Ve{3s2%Z7;Z08v@Up%9r;- z;qFwoXAyMU&kHfqB=fHT;%adR<}#xySN}fk)liAL%lEJa=9Q|mMkh!=g!YPPor<#I zPLmDrhu0#*f?wFj330rPz35X;7KFro%4kWj{N?J;lhR50sx#;nT_s5?3CeNZT3C!0n%}5B8O33b!P7NSxa{ z@qa#EBOF=dNtku?QLtDjNz;n(Uja*yvBx8Jtpn11bsb83GkhY}@}l5Og;mM=1( zzW1!twU}p|pEMaT8r5t~>vyFE%GGL@`Z^=A6Dy=&9w$vM z&Q_wvD)jdl@s}Qowb(1r*388EiyHZ?c&;%SM_%kD^+Z}sM(yL&F&g(>LID2P5beef zr{c`LI_aq(fmI52T`@RsBFL~TS$2;VRmtOwT59ZNKmaKx_S2Kl8C(OA9Uni;IE2_= zo__cEn!p(4vopy!K(4!E$Yvr zkZ05`noBkM_F=C0cCPvcrvMZi>&`-bRlZ_0;8W*9A~p1Wvr}w=?)~%%5@e2jBE8ro za^^!a9OBZjI;@qE#9!4N*%*UHRI9=?Hqb&;RZ~GY_TBk5`BM%ihv=znW(gqLw`095 zAl|bA(BA3g%b;D!qj|STXEvj}IjMlv$K&h+;cQSjuiu?9lqrcZuJ&@MgQNeXFvRwF~!kjgb~VnD%k0kxeUph_rvRdGuj0 zpl1+YML8}1%9D%3GjhF3H>Z*iA*iRQDNx!{!RJ3_qeg<4VdAut^bdJ_oEzGaQaTp2 zzEIh`^*0vnUM977sxWh4bWLV`g$Xi))yDr>WvZNQW*~F;L2u8c;A$#ynjV*b=iGS! zn&9z)9G+tQg*z&3KC-coYN~DHb~_ur0$3*fDp?bQGJ)yx^J5n1{g7+TVvR=_FEx5Y z&A3S&ct`2;@B*E_Ll|!gF`vK~lgU@K?b0W_X#70G#H+rR>oyKnz1D-QCxX7<5ThuT-9-h5R=1HrZxelura-*sD;o6(j3nHvI}66oCmJ$7>ND zcVF)uoH2fB4{49I7b3>`1Kyh|z47!?G>>pD*Jw%;eNi|o?rl*}owID@cGL}VQF*UC zL2X5AH|>UzEfjada3or8aCNneN%t<+kw*o&|46>nIOYE|V%`ME4mwuDIYg<$Pj)k@J@1GJ*dg?=7f<&PgRFX4W#8c5|J^9*s6p zBI#w#gO>y*SXJ|T*x)o=J&yacu9wIVMnrkPZ(D=O0u20|%Da)oT810j>Ric2HdOhX2o)y00eiNmW z>cs}ulFVc_FlUb$IYT@k`8h>i(~1pJQWU|;Xi$j#e9heZp2t;!bH4KX+v|1#jJ>-r z5CxB#LAor-tppTf=S7)6iAlCVc(Xx%LUh6>A9S10ExV4hwetv=u8>R*+m1cA+hP6*QRRFUV}-|>tMz@(*|MT6 zykozUhgOqht!kQ8wGLL}{%%=qj`(ExhmB@|Vice_J3x@4=>@0?28juERNrWqkxl}G z25mIRpHJ-^&^vs0i!>Ir&&k&1ah&T&o`OtJ9;0IU^u)?R$+=mM(zvGWpFtHY6?Ab6g};6@Z}zop-#P%{g`-Kl|M5k=Q!5Yt3Db`zocM7E)G6Qvdc8D@@(l z?#jE?qkhadkFUqJ&C=BUb2}DJ$y@Ix@pEMlRUr}M>&Tbk(0y`u<+zYR4g_GW$Zxt% zIVC9W{`|P+pjRDrJr!#^_Q1ADKwE0**Swwd__f{n)~9D6lFvPL-BZDi|8opA{+M?X z`L^QOg=s_BC@#;S{;4x&2X=dv7*gj95^D65qpHs`bROD#`VEBa~ zRW@Y_H>Uu31(mEekO=pZD~4GU&{m3 zy6s3lPI{BxK@9Sk&uveE;&)ZO8;o2^nCU@KVdm+c6Q1k%?DK(#)WrBqw5x-W^OWmm zoW09*l#e~`7rS-v<|t+!Fnyly*Ys9zLv=<##tMW|CTCy>Tw`~l9QHc7Q+&91_ z!~AHn`9nuvIn9KS#qHV69^sfFsQPYgTY@^hQB^g$HM)()UE-tK5Q7kHalh7A{fflK zFxrrzl-1UmW}6%eP?*`>NhC)owZbqj>x>eCL(&WI<)AB5z-q?#%1N9jNaqW_m_~)U ziko|wB5ESzCPJ=K{ofer!fy|aBcpoy%GE}eg9$%gB|PBU&j&^G?@VsfYFFcCTW1-! zh&H9GW*kXmT$7gha|X;_aPaLE;veb?ByJE47L9g;P`33})w3MW!DO3-V_Q(?AX~_~ z9FlI8o}%6GUoqDh;P?27JJrE>wSoBYV~d`l^n1(!G>56jRwd69Z1*KxD!->&bwF>o zc@mqT;)`+galcT{&?5jOk1(vYO%!%K&@fF*5*aZVg1W|?J4q0UAPgBYcN7l7Jh;@W zu5*3Hzi&8@V!_h>oYFcj$$>BV8qGQz=JTpbL=Fx`D1Ny$+5#@DqXpPrt@8&VTRSp7 zYDHkya1*9RJpnXuO+O@``4v9l9PZrZtNv(hj1@0!W5dAED{mX$cJ7E3&v+(R!T2J$ zi%Zx}FT}%}Nw(Wm7pM`OP!6dYT_>-$jnE+>NG5)4(> z`hc7Ai!aQ@`d8==Hq13(+n()Y%1Gs^uC+B1{m1__POJgBVY0Y54NXnp`SFAK`fdxUZKK6mrD*LY0m4qQPJ)p>YuW>0o--spBhee&$6ai-AcBkWUU4 z?gtFAg$H6$iIT+WH88J4aQ7Lh`oqbKKweF=_6!`w8e{Q+-~^M?yG&P^1GwXEws zIT%)~A?zvH-wZtNI+0~21=r=4>eNn|{|Q>dNj8aqqFGs4-~rdOUj?=W&58^|C6ODp zj0cMy5?h>SEQpVrL<=+}I57ZhX6?A?Kks%GqS+0KDY6Z$v96UYCz;y2y-M0F#R&Fz zR!^ly#?1yq`$v4Z%MOGQvhSSeRK_coUh2X!-tmR)a#6URPeorm{yZ1q{cwx51IpHGJgENZdJ`B;Jd%x(appv+)ehno&(_;3le0^E1Z>y!SvV@~NA!9yWz_!e3ue zr9Ah{k@^xPJv;uyN?9fomi?ufAOG$LpVFEB>@wv~*g|T9ulVHj9r0Ndq-T)mvn_UO z)UaI3KH+(#XtJ5)lj_2%nAR&aqj_JF<;y94uEewvr%?pUV(aB2UFq42x~2$>rh;%?C2FnXTX58KElB2fd&%T$ z38ld{`!TvK4gL;_7t!F=H!RRP@5h|C;(WXGZxX5%rwR< zws4WG(C<-ez4JS%b?oR(9@YfS9^g=hO4}Y#qVH0Ka8AAAg-al0rbv_KNpB@vq4#uK zdOz%v@Hy^reQ=3X@G@q&Z*e|RPtf*cT^K4hD@@MSH#;?FSJ9c`^D^ zPpDe@EG5}wmQm>4QFg~GG#17v2cATfS)7xi8txF@IC&-9igziIwx5Kp9;F zMLFuBSeT6W@!D{4>dHIk)JJuBj6?^CfBJXD{A6O!1VeV8E(pQxr$Owy8~x*SIcJyN zh_AJ3cWVSJ)UfGd3*j@dGRnSq7)VbW@f>DJp*5Nt+C#ss{*`;RHopBL;1p{&U;4$v zO>~1wyQfpo6dW7>WbxalpD84UA=OEo2~O$XZb_}Iy60Q@tBzg8e;6^V(KjTX%hl&k ziJLZdX^ zeJA=yJecNvS@>Hbe3S#g7$rB&6wU{8pVdty!e*dBe!2~ zbZ)Lb1OXWED8Ddr7t?&>B)f;7o)M`t=3PyabAWb%YcbUcxS^S1(n{Baw3-jjdH0@w zuir~1Hg!?F##kpV#EzQlP5xH`i zBJ_T^zzrDrOm3#|Ywk3!Ld2b_bsia;$Aw0>Sq3O{_YBSg#0&lg^Ql{#vGJy+T^kt= zk!cwzB;WNzhwscV;PEw4@QSynu>TFv)o(n zxvW*=q5zp?h$jvC0s9*LMv|IlN3opU*z1Q6aUGzo@0sfwPfx=Y6lU)qK}G6Mplwg^ zFWstJ3iaWi>`gS2WxB0!mCWQ1kEshpc5zxoaKkFG=>4#y?#h%>QN~8Pbqh71$>zKB zsT!ZZz+}*6q=ha<5y6oLXEjbv_g;;jZ{7m)FR*1!5X)KVT+GTocV*umd3FO2_})M3 zj2c@?bKT&t3D1de^>Sg&#vQwEUI877W@%hM)7Qmfxx!2;uqxGT^YT0@BsbIdKJ8U$ zSvl5ZIzvcGz?0)d;Xq!&Z#v$6lFg5%YOT<%#4E?4e;#WIxK{*i#g2A<0sqS()m5ZtLTbP}nz%KJDMt1w3xQ!lBsOIlgdxpQNNj9u ztnn1c2xy||kh=N{^o02M@OE>9grp6j&gqP2{RxafUjpImOz=NWi#yjSYz^^%G_y+S z%H`!{K)g7>H*IR7YjVhMk>Vt$l48Zn1I!c2BfA@&|cX zkz!XQQv!r5(xyoJlqfu`OQeYXpc#=XM7} zxJAxfu29N&B15a=@-76M}g@&p3?ZddziDmulij0n+l_lv1N98ln zwW#gaqgGF+!wZGd@v2Khx~)nJOGbs_I`j>2N{D(WUmsu93oxrK@li`LstKpBb{&Ll z%|y*R_s3-biV@=bor~6ZkPYsouUSJ>Ri74ZF8$oEM~_>xz*IyK0sHH;5PS?gEz>kj zPIy1Pc``i9VN3SZpF@IgQHZ(lWtv1Wo&py?!}N zkl<5Y;WwQM-O5i#Vai31C`H>Dsk{RZmfx8 zKt(tL3t$@kvRlDQCn`<$#$6sEIq%ymD-U%+uquF07Kc*9 zezeQZBqmuXY$mbJ>o8n>+LCD{*$98D<+*N--Y?BxjdA=ZnAUbikXPVeb%_3W_fb#{9XQfwqNiX%sXb}BKmN)EBo7`flyDN? zrM)&{TJ1xtsQl%|g_RwiHinj4dG`)UmFI7)ZPx6VX5;NbZ>FnE=F+pX7A;f)cGTQX zoJc|_;%*f5;CArUm3}`*KCgwl$X8xsYX4H^cb@LOs#|GA^@Idx#B=GLTj4fW#(yfr zQ2vO7_j*7Pr`X8LrgWu4B3Q^pTK_kHa7+wTgi-8ci}&@>$^4ifKbqsqk*d%|Kb#>Wbg-O6rhMiBOX%953~Nh?;1E3f`$~VvCV`18%xRWFB=Sc zKowFRLjkr7q5XEG~*h!YLg}-l5Mrw6M1D7|_#sxxu8M;Gqk1i5eWn#K7mmLZU9zf&UR&STmxV zsF9YN#kKv)LN~_fYLmAivxnTCPrgA_bw^^1E``j6>z*XN>)Mq{5-t%TC$C3-+soH4 zxWn=CvyjdN@*d_VOR9#+qFch;d^f1WYP+x5-c(ru0^qn(;~VM`S=E$=K3Jv`@tC`p zJDfk_W6p&HwV1j^oO9;r#5VpdYUI_$!Y6)#K_4{AiT@!sQ_joGbyzR@t9rF`B4!G8 zOK>Ttj_g(PU#=8_Yu=fZs^@rkju{(PdM*qw=;yatikC%Zbo;OQ(ngo{UJIP}}U zKjG+1{}PNOWs~7b4+G8kW>_1H!1X-LJM*tm8OJ?9;TBhI=p~Qc#SX?P5x!3x`V!C1 zn;6tZOV(C=hdh$-WZ~9=owc@ueDQxvbh^U~=en$6iN0wMBP-~5s3f*nYg+Bnl>>Jx zxqeOizx`mcqdi-|nIT?<%A_WktoR4cE(iGyPA z82uj0LV(gvz(RtFeH5~)poHnA{usTGe_>@r-Y8s{m8TIM9h2W*=3%zPvVk3t>4moi z&wyfK?|17TMpb7$8%F7zr2-mNI)eHXE1H)%Kz$Ha)GU$#|pY6 zwGWo7S2h+_AxSV>NW2>*w4K>D5edkIS5#M`B<_Fd+C0Co$ggG36mR3>6_}D8*BHz% zm>peY`wxXt|GOafL^;8^Uuj#Tg?#ZMW<#^h_G0cYJl}#kWX7ND{43X~$bXBVJoW$+ z;Q#MyAM$s%B&Qm196gb5hAQw)Y4AJA?$<&!p?7)mHKTev0dr)*7^JXw>xI%Fz0vPe zLEMb52VVDl-wC&X&4LaAMv_#rHebF(97Ctx3cW=N|4ORVN^>68r{m4@2ndvv<<^zr zj%Q0(fYT|+VbOFj(+W$k*D9U8S(jB0xCzi-1SZky#*CX(M}eTw+86~cSDbil7-%#e zK^ArKha`CyI{>xjg~9o6cl1vyO#~}t&itjqTWbL!GKThD!-Z+2D zZD!aj_ZX{fqi-Ty47?1jdW^FJlv_oOjePfY@ne}A>A*f()4hGPo1aIKo1B=q94-lz z_^=USxzEym#Dl1N^mQ~qOO#N&wPA%gA!-u;t`H~993$zSZqe>m(;ORyoFyi1%~pgw zxBVQwCj^TakFv*Otw8)U^6rd&h*%g*SrJjhuV0fjsB*^+6b__wWO}S z>u8-c>?4=TA4_hj3c+a0bolKTdR6y&$y?A`(Djgy@28s8=5}6_<|*6b&r^4!$!J@@ z;+Mrch<|;Z$17ILp<1|Mqp?3Jh_${d!-u%SSDtS+@)SF;Z!z&fX$y;PT7z5I}Xb{2w5vn-wCk}v13EUt=PQ}eUbUM{lWiJ+oQQMq_TM*u>1{0Z-! zgy*KL)rx5|g^fA^^5(asOW#Us{8M$^BY*VS|880P+Be+ z<5C|ESD)ntJ7FKR|}IUvUB?WlX#M3GXrj-D~$Otmq&iQny}gfB)lFv zuilfmJ<0^h!bTVj@d^hl3yc4vT^cQnO1jQ9U=k;SNMxZIlYAe@iRAQV7N2MA10C|3 zNXWI(_zP#05)T`5f58t5#G+LmRB$pc!h5304bMkw4ESSS8R&!D`Gy<67an;BAA^~n z(xyu$6~^St=DlHxM&NEH`9Z-r7LxA!&D zzeT&G$`Z%rslr0|`%!75x%S)Q45Du3%;B~(l^?)vA;WKblYCD1KJKK%neT6n(3uw% zkdbakQt&v_5#CJO`1LWvL)2ND9DPpLdthN;Uoh+c0%?TNgYKdfK3U_|&Xo?{1v(ZQ zdP-C-(V8GEEeL^}Fj{I$Da7^?%q3D6>{IVPmYvppLFq!v!yw0Et(p)yJpO&5YzR&s zB5ELWGRWXyW)vQUSBt9x+E4LOK!9(Zk)YUhOm~r|F*5oS9PC+@LYu_S^egCu=2j9x zT;}8}B|9dG;r8LFVstii?rIiT`m14$IW(pPn9kg*D<2p`3o)<2M(=uj-Zcz)(W&Zp z{_xB--HLEA!tbkg+U^~4I(w~whs1J3K2^}BiGGiJ+5Ai+%R(FsSG2_l_@0Q6}8y7|=4XP3_C$0FoQa5YlEOy!@YMME~cevnw{RNxe z-@8H88y>OBRYY{Q_Hz%%o#Ipc!^kZCHO3jgh`gn%T9py0iGG{#=el#9jI_RwbhR2q zGoKZ2bvoN5Zx8;jg%$W}1t2Z!8Y~`(UNlxRmPuRqOYlWAIj^9J;c1TK?|ZM(4vr_B z&2)qgR;iCSZr{2S8EXN}5(Mld8=nxv#74(l57Q7UStND)j8K9c?&WJ%Z;;u4kMC5# zE|36jD8Ee4^$rYM4zIRM7~1NxjLFcS|AY&o~f<<&e5$INL~`+E3gq0++HeI{q1aNo z-_{m9lx<@(`$sDd_R)OltK~Pvy;W#c^Exa?h|9q_^S&VO_nwjc;hDKv1v8oJ!9q@S z{X$k4r`qjLW=pJ|8Z|QuSer9u5R)(ZeV%Bu^mWCuf8bUJJQ^3lBLANS03S=IV@P<6 zv8~@mlQL>tP++p}4Q8yUdmFF%jS>Dg|CU_c(3`L19@J-}Vc3J_d#Z?bt|s+4=qnFn8DEJ#0J^qOw+AbPg0KM^|ao zS!?)^2$GVn)GZQY;Bj{_f*;NQ$BXe8u>hTlz)F!k`~8`}+`e9Ozx~AM!z@bj2<)ED}+phwj^%tg~rN_f*U-xL1NFPB2P%W7LcoXB@ct87Pz}L;6!Aug*Jse%{ zsPEJbNOD8HfGtweTyA?)@z&?4#Bo(L=esYnp8c6B^m8C*{-M!0Zhk04fqII%j*iNP zt%>GTGKstNt|E#0QO^kX3n+w!eNYN25a&m87ap?l;p|Pdg>rOx&>zH)PuZy3+1~b| zp|0<0QR`65i=qYJ?^UdLtRLdbSW1M)m}q~6n7cThAG2s{{d5#*DgPi2Y0g~qeAPG}5S1dGg<*tAi`zrTg}Mc>XJ zE_N4;iIZ;``(C1~%I0&^hG_Uqk^W`D{ek09(ilS9El_yHNkJCn6!++ zY)W7^AJTr!XhM~CtV{KD)_&g=BCt$=^OrLW!ReeJYmG0WK3w1|?Iyx={?pjP`YX!E zf5O}xI-&O=buSX}>yLB=&+k*WZ~x zHZqTerxHg&IR?yPpL_IDjE`n-itx>2skhr}QE|lOGVX>ob}y*Tq^eRhf?eI+`?zYq4M24d>sw2~_M9f-bk{c1EnjDR zYGb+Ghh@0ki{PVoM-z8PTCHk!b2!;4jz_$ZTYZPpqu>8zDU9#&RaHA4p61-rNU3s?a`Qj7d+x2esD={3!wZV%pk=Q>#{DqIq^^ z;;Q|g0X`I=0#p8{po;oNPTjll|)=F`ym1p@H$J?1HWD#b6 z32MryQSm#VLualX@==MRD8PKH5!IN9w@+C1$J4yfPCnztI&J$VmXKYL$g1^_F@{lu znc+P>YzoR=Vr*(C93Z%QKv+jII~}}x$!GRd*z4H2WMigiVO%}!7wii+0New>F3G90t=}K;As5>af~m6F&2%t!NKND!2mwW3 z+eR-ZIDtMpvh`*?5)9$Nv6)h;{EkCwlPHc8__u@=(}xX4Ggwwu6>SmYjCBbO4kV_H zi;l2b>k8qj{Oq>Q>XTSN^> zy%jW30TZIJ*J|uA_E-y{lcrygItbN&PfE0k`+TwI-PntB&D)k3TSR1DHgeECm8Sx? zZh*8NK#aP{ws9}23|x#O%<5)v?m1vE$UTauu%7o@pMl6iwlh>B1nPOeNs#F0#zGTH z1M&wXk+d*8)&gxJ%8LDuWYX!l-*xPe5yRo;HBdz6+0irZ3 zUwYIimIu%E_^@?asA3$|oYQJGC9VqYmPG!E6t?V7uM%bD;DL1)sIS7Cx8MaDmH9sv z?LZ-Xqb+pU)Dz-E4|MB+)YtFZ&qp&I*__&PAMG|L)xyMk3eXdaAMBCn9WhWTJ{0x+ z9G{&akRVInpOA38cfHmZw^iMlkQZY#)Oh|Uxdc?S%gIn9xWXukiGHO(oB7&41%&dw z`HM$$gP#qzuWuP0xi6&~GQr|MF0$?1g*|ezoSpEN5HyJ$ulq|2sSKY7rU46d2AYYlHZ#7h4I7$4R?7Tfu*?>C$a_=YM_m&ru zoV=^&>t-crp=g_CWJtNC`~?k@?+#i0;nWr0;`M;!qV}I}%5eVyo-2_bS92LnQtfeZ zzb5LN-Iwc_P2ah#VS_Yo{=Op)PRf?EkNf$GNiHvN=VM7Bakp1>gN!B?5U7Bw$QF)k ztr*q$rj$u6QCP^uop?I5>SOQSQ+1n8b zoN}5e$kg7f4K^|C6W6kJopZkwcwH0VobVo(pYlK7qt`2}?FI(6jxCJW7_^vo`mG*L1bBz3OQkPI z@zmmXp9N{GpJ$OJNci_3GhIee>*4Opp_pr_9S@t~X-v4$z$jeo&U_P$eo{-0$!Q1J zJJf#OXi}!h|6%Q|!{SV~ec=fq0Rjmg++BjZd(%Mh;1b+|TjL>U<23HU-JKu_*0=_D zcXz)%=X_)L?%ChI=gvRwRCKuWh z{?s_~Sp~C@p7cAzYUrtD-Ni-W{8&O128VJ%vUiV>h z$)Op?;`hA8I$C^=@Fk2_M@w0>;Y&?`z~;?`nwLD-5etLWrOR(1L`ZYZifaDm-nu>@ zg}I4^F{zDof8?>|(@d2j^GTn~poh#u%s7}b(51&~F$wuvPKo3LEDmn#b&>hO-QXU`*VxBw9R@pXgGR1xFza@qEYlSEXn?@ovm8QzTiIiJzuw;vb?Cw z&k|Pl%U;WTP1YYVcZgflM@g=maeIfJr@a+`6a7X{&GqL`z4+r=U5{Tczg2Tas89(Q z9@4QGXUH8A>?d?;XIFl;rB~pjp@VeKl-!HEbhZQuegQFX*bGs5&P+Ar&zB1xyg0zL z6+Eb6(e$cbOo>x~d3Cr;^oVMb+e6NVLQi&#jAaK{0BlpF-S2nHl^>kJUIW;*DwYO9 zXxLqxSwfDokf~1Zs!KJE=qY4arnc+h^MU8kDVXPQ%|p)37rtV?Hg>MQ4Hf{zqE=j# z*J?;Ja>;8d;!73qa+!4~AeagWjqe^7e7McDtDu-w>fe>S8y(eF)_fPHlWLP+(POsW zZtn>yW$nH#uZ@%i9wx~sWCjKudwn%w?Q*EL`eW0@4RawFjn zfaOc{sz?y2>$;g>IT_0eqA`)Gij>)9u5%C&>~^SvRkSE8L~unP+#vR<>CS5AaU9Q+ zq?DsRF>2MAOMLu+St4y-&{2GE&i>A-1ks_)`)+QH9}cDS4VGa@7747l!K)3>{8D4ky=GBJgUOr>T%y8=g4>vx1DqJgHNY?@$f`J#co_?Ky^g))G$n9AX98g3UlGuB z3*zbtXsupdwq;2R03G{Of}0`$X|NlY3i*P zRk2g2ZTs4)29<(PfVOfO=^fu#gRb0iIOTC3CQ+rqq_j(HY@U`4I~n0*UKan40uugS zPH*8l_&{``*EuzGkz1D^c;4ECyz3CJBEJm42bj z;ndA97ODxG%5 zXp5(7EL387RChFFrQ}sz1}tMh9urecCqQF5Sb~z$rO3eDbM+&{svB)Sy<)4ulV?V4ms*;CGLi|y7JzUk*r@y({n*Riu?%Z0$Xm!-J++~4` z9(E_9jkXWMm(XQKhlIk-n2nT4dd$03&bJ*H-7$oQPRP2Xg}#5j-~NyhEVykIvDzdL zA?+hOSz?Z`OJ)F%upx!lSrI2@nCW@*_E`ld9MS9uuwnV@&ehw5D|}8UUj`zBur#z# zvb^`s-Rf6E$f?01m&INVSH>H(I%rP1*{KCT2}#sS1^@}GLLUrccp;1Xl(s*I9IdAE zHaJ5Pw!D&<*MZUzQGulGWQ)7@Eb`anjH`I7g2_fXRGlc=*Wc~x9lpuix0-C0j7UV# zE?w=+>TS@S=2~Dt&uJC-Vgbce0(&aD5@O(Blg!imirwZWFAw9$l3d9~jzzIIu2%19 zP9T_I{{T?$hiP3#wXo1s8=NPi5M*!bUH;t419gJC%Om84G+kCTLsMG=Ilo)E2-bM| z@U$Cz1z-F5@y?J`m5uN3TB^$nJJDbGdTrW=S1zxW#aHm z;HNEG;cwGhPR+VdZkWR)_j~he-oN=UUSycMZ$Vf*^$?P}J;9lF+X{ekGcY-%dKQd&!XoGu04uic z;#LjE4S+1wgy9gUesC}v9N8Dch038G1YBAcRY{8^>h(N~*BstBbE7mN4SOLgzgt$YBJapf#H$Bh?e!pN{D zWBRy?E#579o+|;zeWA?Vo+b)B2B8kti3tu;n0%+&JN`uF2$y+OEUo%Fw%_d$~)fiGw*hUQgi5j(mm<*1w}odHQKt= z#_1;Yca#sTX0s&6${*AS@0z_FG3}iG>3g4*#OJLrDs{vZ?tl?{mY$}pAA5=ZTtUex z?N5)hQ|)QP!sTW%2x0-oF9zMYZl3PWV3@rT4-nFxGPDf=X|yQuu=;bE$>X#mZ*IBx z8aRXhib$t}R>5{dyjv3JoewY=B@;;;9XnBwCV8j_i5ExnaUX+03p|(48IBKn(ZrLD zpw%~R)`ufzPdzbQL3joOX_+cSf6}Mx$S2%cs?Q*o33@>RO}waPQhd64(i~jnl3?Ir z>smyG6vium>?5~fk9K4Xe!1xHh@#!YK96V9kF`^J1bm$bJFsA!LeWv2f&iY-L!mJ8 z1%~%IcVLZ0P>fY?`qI4p;&g zbb-*x5+q&2z}Vex0$Y?hG>w8ISc};p0I?gTOr#AgAP;(QM~Xkh@yVe~Xx(_XQiRNm za@Tpp-*)=}E7^0cSpR)LKNcoil(4!y>FUjiuB#;aYfqPAn?(Nl5|A6Uhhn9&PwnOr zd&Zqk!PHr=tj{UF;Lawo3U`G_aF>P3kZqZ*QjT@-@csd5So}_0**Z0-nB(u_&6Q47_`ER>ObC2 ziKC8ThZpNr>iRrftmLKGgna5Gy&AUwiSb-ZSwg9%(jt>GT%_N@ zJOjf(ySl!7-GRt5A#x~cKr_rxgpmpwmNiS)U0?TDJ4&b_WDnkMnSkI4uWT*ajf zBMU<3ewfL4NUDqVGr+czf6=ShXce)Qjv1|5ZwOM{g9oBmt%op_1v_Muh3AX%J}?Y& zLd#okcSrJ@^@<4}bIX>BdE0)4?Kq1KooG4)U+i^wUCm?aO@iPxxk`r`UJBjxDg>IA z_R|pi=;(dUOjN&Eo2TeOysY_<{4^|ZERx8WG}?uuPZ+=zZ1t8|k5EnaZMT^N0p0W@ zEWBC2=;f-zonV#0ukW^)Yk#k7U1QnWb{3Q2Z%|8DEH_Ufe4dFKkh^-{a2ldhs7%~W z4JLBR#d0v@sotC(evE|G4nL&(Jl@!slJXfUm=as02;v!xp6y#SagS_KHC@VtAJGxb zoe!ji=aVsjPYDpG&t^6pM`|xz8e`xH3OumO=DFgxPAa6aq5KmN3{#byfpyX)obV?wm=5yTx3#=X10^ zxYGpXOMgE96%9+Lzzw9~tfwU00(rUf1}~O1GnF5KDUvMQUc<3LNvHMfz&0rVBCVl; zyHs7MiiV6=?2~J}p?FiRQbvZGg)_+DLe?N;XsLj3Q|NBLJKW$beZk^3bv#(h_;o-GZvQ_#9Q3 zu(j;oIMV3oO)bV_aKa~*SzP`vVRA{63KiUgg7@Z_Zw1mmc3jvk z&cn+rNiHqhA3txdjXvl#A;-iewhZeQwZYFvLEQlie@v{mR@YF}rr9fD3~CDfw9CUt zVQ>pLWhK~)^2XnlAE(V6-KeGs+8Ea|MlV6?#~F$ntx{^kV-Smz<87k%o>Wf&i;2X< z$*G?TDT%qJ{=<^^Bb*6_xh?9-BSM7gYNjIit+6nYAS6M6#zH~4h$`oLueEiA;be$~ z{JG$g%nI++39MO3u-qHq>2biYj}SbVMvDs2po@Xqi4XI(#Z4Lc#3KHhUm!z@_DX;$ z>HD(@$)1xgW>2z`I7UN73^Zf(VHiwVfude~&Z+{eIk#9o{99DA&ru@&TQtx!6qCpt zj9{W$><(8-aI`&*3?H%kcII)&EVYX}vdpr(5n;^hw#K z9}Uscs=*Y7Q8}c3H$U@*uua%eNt4{?=EO?jiSuRnRBUz`aHdQZ*6CZ`0a-`{?0!yLWA)~v>sFd;H|Pz$0tuu? zLSHOp_wme3m_SdJvB!0lr+QU#-GBWR-o&%ovjT?}CAj!%Y^%n+&(BH|n7Y6vR*{?6 zR!_I(WWm_v#PAH#hOq1pLp=dl)tS<)bD6(lkn;nBVc4;GL^@6RRI+wCp@{z%W3!gc zY=t{9WiIPkEGqUOr-zvJOP(p6dG*eqv9gOh_KlU{&S#oG9R>+>=vc(7+I5y(=By1A zRT?X+8A?<<$73@diab~x59Bwn*CeW9uuj1jzwG5>+a4vE1-@G6Uz?t~tsR=HUHo?O z`1#Tofs$Pu(eZXCA0Udl`t=1&>C~=HWj2y7;+NhW^ntgi!jn~12rjK!k4Ee-OWuc+ zswv}@DZI*vrmVFr(}Q7?)~XLrajxT!DNe99lbTR%6(1fl)9R zD-v{}A;0sX^@2W6?}NL@-o`U<4*pMJ`%2gL*!$0@84A1`vA9n!yS}MiSnk&72Ol~1 zWhc~7Cown}lt=vd(w^R(e3!oNVRilpGfJ7t*lPhCPzISNaUnwGwh@3qcSYNpge z5$wr~vq(<;GdaIwmke=r*~#o?nDIlkifDjR%&igE>Fq_-!qB6#qbcTHZE^Y$>MhbJ>QtVR@AqW^ zKE%*u{Dto++bNUJJhc1U16DpCiZ{{q9@Chld!v$4IC={DGcBRlU1aYtK?F z?bfoS^wnz!N#j3$#f81FxfhX?Au7ylfPCl60P;>hB`WY0elS0YkHABm3uR5Fv^v&h z!VQX58|AB%sLtc&>h#FCH1Zx1%x%scBX#n3V~y4jzE3fVWbtzPL6jNS0TMXcRK>V- znkNn=fO39f55|SaPK@&a&jOWl3d{KD*%!j3HyRY^FS0N+Nybi!%6)UZEFI(_I7uRg zZNkG~9PfG{8^_nWS*jS=OIR_F%G161yk52LT4_w7O1CP#G4jVwiFP8@Bh`~Y!I(Wa zpT7dapx+Z*4&{7eaVb{P5%t_VcWvNV+>aES(;)i$KaoWhls{e<_>)zlmCt6P#N#nL z^I@GGhBb@7EX1|VI6bxpszIuZHu}y1tgV2tsOWZ2`h;}lX6umWH>1yhN-ol95F%#B zW5QD+y}FLq5w4s))8_are3UdPZ4c+IDqFw_o4SEW)sKI z(bK+}fi|S0CZQ{#wpMhDOL`siE*h5f9#KCog_o_|v7S0$&9YUB%|Deh!m$@wfYhLImHFTmeP6 zl~sdKK*n<}?-fjV3Tj34x*;6piV~va~^HK)OZmjX)Hc z%2Mx(+GH=Vy36Rz2g6>5lwP&c-n7~0{G6B5Z=B6T6JG7Pm0k+!Ri?UVnWJg1%arh5 z-YX-oW<4YW)Un0+{y*-H`y7~tBX5Z;tBbcURmjQ^mDF0_)j_o9oG6G zF1@PcRq8&lZ>B>^6=B$W-#aB5F8Z~K96PU$BVZ-we668ecpra6*vb9n+Uw(u%b}6Q z{&zL0St-E#+T?rbsAXyHL=`Q9_SN`qmX<;x#x%iq11Yl@Mf55VqFmeHjq_!ze;j2A zmRqT31}ESdxxE&~9x>>59jr|G0uSSLnze-k0va(_~jTO8k!}U3ru7? zP~Uc&D#TFqT;DD3Sc0KD8(oEb7X1P?K(gbbq`AiFVi6 zNHXga@h8u(86#EdM<{Qi7ZScl?z&rVa_(XvuT;DXqT0METvsmckJWOb$2k-~eWu?x zmb)`A?L%;8+d?VZb`oFj?^>#X-g*o}>Ep*RP|Zv}o+wr)hj?(-iJNR5lXcxVQj)H- zz!d}_13G~LO#?#mZxj-+*8LK6-#$W1>t7mcNg`XxLlV6=j;k>SV!v&^DO&U^Ru6h+ zEVJIRKO_0gW00oT0A72wTKhD~Hnf~Wj4Gj{=qh${?pdb@qD0hCY~!Y>d1RB8n@{;< zJ9Un}5%#*ep`%ENcOId4WtiC(0@j-4#?b<*aB4(CU0+ze)=h)cVsnL@*w^v}*Cmb7 zJSsquqoT*GAnXD;i}`G9nloF(I{S3{?rJeb&n!5nXJvB}!!n<_5VF4^wxANVI-e~F zC#pKyPG~7~RjBW8^9{37ZBzyzPtN2aca@UZQ4(}>)*q4(Kcrj7$YD|5piou9)aw`W z7G64eN<8Fd1qK%-lH?%~)Tw?Y<1jIpyhbcwH5vT1z`RY9CLzt;GLbBEe9h9#j9j9h z&*vwAm3X?ISs+vA8gi&PQSt*rwj4BH>~X8toBidG%wV>LmY$)~{iHvNqDnp99+iG^ zIc2$I+GZTobdDd$Ze+Cdt16WHo|V0ZGQSW`9VN3vVuC?b%gO1V{`hQ$3ZZ>P+{-}y zYUQ{{&m=U$sSTy0sTb8sJpAc1(WGz|JteQ@D|P17w|Rvb~rTGlDW!NFr4~- z5)b~r%DH(A5T)l8f3U}6wvci)?v+*LqDcn5Tj{KTr{1fxdF^wVc7)Z!aRijW#t4xB z_b#@WAi*U@lTnHUv(;Jm&)q8_M59Unl9}GFFZg(^ln)gUX%5E6K$1uj^D_YZxKpw2 zi0`Y)3`mPp)@?`Gt+p+Ao+YjjIX^ogTNbVI9mqlPMY4V^>*S>2kSN-#cT0r}OT}6B zI&2)7n8AD8h}Z5*9*&*{<5j+fQ0CB@un@;LuScC`>Rx!rf)kwIoeUfFN_$`DG6#^r zf=(0$vG=~Iq$C>peWebo8?$7+kl;o!D_Ws`K{e=Zz5=g(n_*kqJYgV}5%m)qg2lY= zwf-<1PU*=(--=IEaDEA-Q}zu*{;Hl*o`992GwN_6dSIO`swmr6R%8$V$$qB6ejK6u zmDA0bZZKZmI{b}dpfPnfwS`hf_q2G6@)hC%FgU68&Z7;dmElBDGXRuCF-fRQbEy&$ zrx7@zPr^oc8Uli15JhkGebem=vL*GWcN8-EbpFFjyadi6kIk{cwl8+1xWzE>*I)e* z^>U_%L2+#`2a$Lmc~C)mn^4j_ktx7~l*T=Lyq8e#-uT-%C~Htser3pEzgJ(IzB%(_ zmvwy{XGW#Ps!61XlYeRf%8dHxNTLT1CHc239EHy@$4YM=WyZ=x7qqj*qH2XF@e_X$ zcMQgi{I2xvvZAk(Ado@`9r64PN?;s;{)81^nyz=$b?Orm0pB?)dY@8KGH+r^sghkz zXtf03^+cgv2VHghh5LK!BGj#PHs-!K!*7p9|Dx=K=8f;d?Nb!%S|?rv!0=!E;6J>q zN+PWb8EBlZ>W9W4;_mKsP#D~XLYu!9pE3Res4;!=7` zc(VIc#)kqvkqGAPW{B>o@aG)MlnZ7XbpVNp48CH^y_dXUK|f8X82tt9Ok!p#n0tmI z_-Rm&+PL`(pVDPD_uV~7^)=e3cN%D>X`T+-F)YQpaQULZ$S>=km55yi`1r{1`GDC` z)6V%;)qESZhqFx>0zqH;8|} zARMNTvvf7pmgO<}kvcM|NRVvI_)n+&!MNNPGvs@-8`(fQ(aU@}q##gyRp~o_05MW# z+mk>3rUc1=M6@quDot_;c{jhWgfgohFoIe+$(&apdK!ZPQU+EHb|K$@KOu)C)0&8N z^D8Ys@^$g%d>agWov8)M76nGozajqFo~Ch?uAjfdHwq0A>+XVwH7ljGM0sC3VE`+n zPn?`bgH>c$e9+JIdDiu-Xj=DKW|TV$N~nLI}}q$^U4LFU;VV zbAmHVMHjQS#ueB~9nse%YPZM_7#U$11#DdZ+3tvV;agOMb{!r(-vOIFDI8a8v*_}| z!6^LnE0w|!#Scj#y=-t6?r{6{=*5I z|KIK{e?%M>z$|h-M0vkA6;$DDg%}q{^Ak-F_pb`U7c48%^bXd|BnB<&qEt#OtD6t$ z%if)Mk(yXm@(LOn0T~T`A3D~KYNfJv+$%?X%Z~NiWR~1Yse?&>K42vMrv!$;!L5I| zF6BEsHN7vLO1qtr(YCG48_^>JP*@Nv%`Oj7{a^DSzWY;r93Ayfslw!5E?|fF)5f_; zk|?cmi8){e0CFQUZefT&ib*nUXoQ*$s(ixw7XNcO@~_1Wi!WkLeURO(MW#O4)6@O} zQlhSz*VfHbqc#kPa1ip&?T1!aW#tSR8PX0~{4a0F$Qa4Kk7Kf>nV6mmi06+d$+PV^ z<(u`4E0`q#`H*(rWM=Z`JPY#AoPk5)hoAcx#tp1vl$~siQ=MBFy7#u-nVvE!RCV5) zEIRTn_Bi4_I`t7g@)(M9-n+NjzulwQy$B9mswDgT3mhWpZy%w|B3ap88PCZZ5BzN{%cT@4-ANb?Z z|Lc)jjz}%O{a&dO2~l|UlrDGDdO?;pxb1cVn^)&$!0#kt5r0P0cAl*hL7O(b#@bPY zCH^%5Hp$&wYU@GZcZ*;LDhkW`xt-{Gr|3@^3U*G97FToBO0b?S>qOzkHc9?EZX|NNctMc+p7%F1*RA)!_5 zGVS=DozNRD__we-E~3{M6`TU59VFX@KN6janoo$0m_~{wYjpR$7`eVa6n~IMkc-$P z_i}dr@clOh0(k!4{`2o!{69GSzFinR9$c&G9$7vgNy~5vLRErL0sC|H8lxl3f6Q7L zefubqnVA1AG;J=O`2#A6WG%H|@{^qemd&7f&~ ze1<{vj)iAIP?uD_yFQ*NBwUR_J}eBnh`F`8z6}cFoQnZQq*fH9=m5&Hn=Gk@!W24v z$IVoP*IqN#DP+93{9S1NKd^8JTEX_^ii4XZN`UAe?;BA1Xh^>5i(qK?i4osjkc$uB z{vPC?@ux|@e^nDVZ{EBZX38I#Z3Y-$+n1oY%peA@oVbT^X^r;9Wo?5g0lKDqeWyJi zoO5PEjIu9!WHzQ9_nls4DKmBDeefIAe+K|Qs4{Gnozk)9|IgR(JCpuZ0xlh8dKl_TS0q8MMwR6(UoAH;!YWap>XJ}$5q!Pr(b1J`CH~W`wu#` zF0__14mB$ z!WWwXrs=WyYZZtz_=mGcKLwm3OSX)LxfkPEw^*e6T!UIBChhZIBxel1Q=s*WzT@Fm ziu9uiS}TFzAMiVKQE}tT+SigR^oHv+L4iR(%d{d@*1|cyvxZ;I0py`dRNDBv#a*@8 zm`ctso7|SzE@C8eVS{4Rn2hOzz-6MsLl1Nt7!QM`Oul>Bm35iVOG64#1jb)W%)GC^SP=_CM? z=L+Qt3LI;4GEP4ujJCR!F|ux6)sNahS4O46=toC`F^Gr=iNmFeAATODMo9y`H_iH$ z*{Eo=WN4$iG;jPNNE6t@YE-!RB}@`o*}m@VM5yNk?@V>>cHRT#;pRdINOiBtA}DmufTdC=_LQi8+GFIfZrtFhmt~qRMxav( zIVbI-yC>Qu2pNrN}Y3POdhJ zeCNLx3GuC;Taiv|C3`Mjw{z$xGd|esl%ZQb-oICzTJp7A+(S0uhHA`()HW(sj-mel zQ}jCqu`;SJI70fj0jkzeG>Pq^4l+fG?-s#y;|?CWiv~MfA_ilT2m(OCml@n z(%r~U+MP`kez%35OX@%Vo%!jA-BS;ZyM^9N?bsK?8YONG-Y#|yYo9mE-#M7@@fB{Z zx%K0XbSKnq z>W#hsP}(2KFgf?FNS5mFH|94x%{Pw0?jF>c_ul?`AW37~e0%C)`|2SqvV8u8jqUfx zePxkjHX)R9LZ#1;@IoBxZOX zaVf0j9`UcobfmG8r)Z0P?Sh9tQ-6O}nU3b&soI$1jD?G7MWeiu?aMA^jn0R6KL(XJ zH~H!`BdtOt^C*>XjL8dCjN*8l8CXhx!vb({QJp!St<*cK*F2k2FYOf3=j@XS?)-OT zuEy-K4c5I)gDY1zOqyZ<4qR>D6h1BMdFry=>Zx@Lg2}NkTFfS>KTk}9o11As* z;q9qkK+kNOg}BOeCpvt`vHqSD8MH~4GL6|Z@5_kGL54YwH!`H5oR(Y8JC*EV<@akgg3PKrKSCX zBGqpAkHisguHTRUZ#(pd8PHH8;%!|L+8R5(we`W>yA`v4Rjc;lD4Vb?`Y6mN`XEBM z(aAVeMGPrJuQ1)m+1@>0{olOpkN0XQK3f_%MEJ9keXIB-yN0*C8>6q36%WftPaf`G zz3)}hfmAiNvtV}|;?_P$a7d2BuwgMw?OQ4OTX1;D7B<^>p} z>H!psaR;Ft)wafumg`epA8wnr+qUf=wRdm!LgUf@SjgXxJ|ZD*FOD%T=r_R|lEME< z72g+_$1Pj6TJL6WQI4}GEZ=D?RUeoyG&$SPS=V=UhZ7iidJ1saE)sThblAg^f}!bx z9;S2i%?agd#eHNNZtXQC9uFx^M@vKA)_b|D2Ou?A|Ds=Oxz8^yy1Zb06wQWGfl}d8 z6dSZXX98WqM|MsX9Pk`RS}00WH+~N8uJ7xPYHWXq^NE47jmxE6A{pe zjF1O_LU#oQp_j{%fnY?ZCd_hHn|hHi_9feddvGX_TM^s@_jFk}3UUGo)Rhni52}}` zvlW92cA0UeKIxE%d)1n7bHGXc$rAi4)jtZoi2by^_4AQrr}9`o%J^iqpv(1C_hfQE z^LpPi!ZFW!>y}7h6o*9hhQUlL$l(u8_&1{pxfikiWa($A<`-Ac1{>o@SWYJBd^9*4 zkg)T4lY9R)0avH2{_Pm;PP#lzK4?7}u)64Rl(rrT4G3NBQ7p}vWnBjGg)$Sgch2Zm>A4|)U48Pzf%gJVQxI>CNSC>N>fmr+=F2w zJ>HEsfeg1W+*T;5wPD%)WO3+RE;}xg3lEzB{h&7MDjv zM@QGV2%mrzawG)OOmOyUr+&o2fMK~8oK#ZzU72)!^skzxawPz*LM0zgu`^sVp6<8S zY@aS|*L)F(5%mE&(5Z;Z%F3=+f_1h_#KPBp!ihutG$yCcQ&Yw?rl%flm$TQq>TSu3 z%vxV}r>As$>RPrXnL}`zmtXY4x(a=l@x@`V^Gap-MG9VOR9!v>%ubf; zXOz{O4X1|(5xWQb%OXE3cVxUg3{QT1jItVH*QFR+LInVDvRrRPmg!(FI`>!5Q_nTj z_UIFLLVic4q3xUHq-c<8*Y%A@jDw zXl-=sQ{*k0!N2h|`qI3JUEfZKTikX{pRcAZ=aM4!$=1+IJBVOrlz~r6I}FyJn)4ZJ z44wKn$LbFOULp1(RdI7O#YhbNT%OJ%wCdfqo+K5v<`=L@-q7cm49}x0Z(AAaljulK z%2ZG{5=+P+l3DA`pzT}R4kUIM@*Je^eogq%hzHyu$2B!qXRY0Qzrn2F)w27cTm~qT z%G1+JoQjn*YM$edFaOI)T)C$S_27_I63koNbx^;Qj?vW&JC|}sS1nyM3h80|hYb`| z6LwXIG_P*fX@q&pD+hAyX@cAitn>+fZJ~01jQV6JGqCRN@^G5aM))f{n=-~*8qS-2 zSRNn(Dsd{X`b^FA<44l2yFl({vQltXwrO<|hCZ)7cq%+x_@YoD7yg}OQWwa@u*^(g z4e#X8wT<8A+d*9{PaoKN{~HW1wC1I!P@0ez9~G3)|gM1PbB;;F}?!Tkni@5W+#ZGNir(cvf3Dz}Y0(sS-JCsht-j~%z zSBDF9zEPM&GdCwt5{0eRY?bY90zI-!N;nPxXfnSl+i zmIa6YcP9@^PY*ke(7ka~8tzjq9=m0ckfl6%rgbmk4CuP!=w5ek(0$|OMY)e4)s)BM zSq4ea8zLE`)YSPxoRsqC@=RN22Oh0k9?Ik#9!<8;&9lL?1FN3F+izbo(rB%p9v@&S zvEHn@!l^aAm3L3FZcnx(T7ma*(Ogj;x>K?y6G71s0F9w|8QBHxuN#v5MPRzg{iRIG2sNUkl1d za<4AWoWyRMgR=0fy}l|urW*=Yzq5TdYy$KV9jE=(bLf{3Fsx7u-z!`9Gjda49Hsb! zAO1QzS0-J;ZY#We9M-Fwan{yEDL90l5v&GP1+DdFRO~hVIHcd4TMIh(8nty&Ptp3% zIBp-_vKHp0HTS&wHmV92I9*K>dt;!9($R~ecM_tWV~is2zHE$m#*k<{ z?8HL4Ac{s3DK#E8OwFAk89(EL%-66O%bT@?=w}p0D zXf&hO17<=o5HFq|KN<9I`eNtX!6E|bUNQq~4LFY4wU!_5w<90TWhz#kHwVG$TsHH# z%pNoShA@ReM;45!&kL(Wg?OGDrV6RU1abNhHVs0P9?3#iPht-7R(Ym2teygdwc8k07Y@7GPZEVA) zBdp?sZL!u$y?NuEEfAPT?0vlg8gfj>Y>nr$h$?rJ9~s{p1cFn483cknbu02;FFf`1 zNDG{gh|}Fflq1Pou2G8VvCDg}`zs4St_i27r;YSa9b{%^)=VzMm(%FU%0t#TmqH}~ zQ#y|CWr$4(Y$dB0XtYl|rru?E2u%q+-3;en+XeI^Yfa_VZ~* zmM;+xr@?xr%CAlpU#x-jo^Ge|op(E3TQ6s4fZ6l)Yc67BK6yGG2elSyJiwS?VV_4g z;s_Gq^vS5XQyreh=oo<;&ttQ!se7F=-*j%8iCa-B3`YmiHdhEQ4ZFiwc0%iUZf^_w z=&0+3D?U^{E1Nhi?$#rK+Us;Qo7&=~@60QhkyK|WTi{uo1_iaCo5ihfKN@wM%m5<6hc=8nE`XcmA-z#7|q+p;)@>U7Vx&XGjTBBJzKGyhzyBn#iZVP^2929?b9ZdXJ zo9Iu*k}okLEZ@1-($s>I*WE#&_+t1jLm4g)#}u`zL*Y;_QC-F%Cqp9ywSe1a^!vZN z2mZli34Wh#b=1Fv#;&)6nL?m!xZh$#d45D=it&KIV5&DiJsc@S^K1HJGCA2SZgnCa zc^!GEWQ7eGjknZ=V{$jczRLo+QsKM7#HmhQK$_I^ZXijB!+32i8k8^yb8@=f=yAxk z74z5XHJQV8e@c1kbx;ehl3em#0OF@)q12Mq=Oo9Gr4lmaCh9aZb`Gy;Dvzyf_^U)9w9*c196h2n)R1oF`$gw@Hk@8wP{CpWTgF%P{W*J@Otdqz)tT{rF zJ`%QJrhte*Ej-aZhPDy?R^PXZW1J3_+JpnvJ6R(Y!X5#&?4=ye&S&xd|4UUh0}K3)u~h>D}2{n z6&FLsiCI6)+JCXOS2*Xq%ARt4_ET!u zbCW$Lq1+&1!Rki_NxD@zQe-c%im*C{s4*22jW;@(M4sau$L9oR$DMu3>Z_oq?ghT* z@ec$Qwz9q0sL`#YNM5EnkLm;?1_*O*+C9u2%OJLFk!0sorI5F+jozU><7d9pVPvdB z((Ueft?jYavEO6Is5x426pm=ACem)JQg z8=Z>JQsSFdL~~K$2XDeUY|>>n)vD~k^vevQP&wW_K-_vCID$HMyFiCtQW6}+Mk8VP z_ZIpx8-^lW=9EQ)t^P~##}-dVPkMd~iZddsR)$vnHvX0R>vZ$hTnm!FQsaMH(tm&T zrK0`1E_Jf(r$me&a+<{cYxY7ae?9zjD#|}QAsPr@z?>yvW`gQ4Yxf)WU_6O+%TRW1 zkT)pJTJn{7t9H6RRl}GggY8~4!--OQUMdHG!C?&VZ=FNmo!~U@yPbl}JQ*X~riAN! zsAMXc&xem>Fr2b?7fZIZ&pj8y<{CAAFqVNiPs(^O+I%X>Tc$Jgi3m6&o{Ad!Tg)T5 z{91n@qt#;#^VCv2X%)bZ z>M*zP$gepY<|o9LTa?_{7gAx{!Yl->!4;*Sp7}_D($fZtWu=R=+|#q z$i_$e(tV_Y{w~~cjOBYD2+DN19({<1F43}%v<+Q$>f%^YE}@rCwf%U?B-UnDGY!03 zDsecA- zoDG0}qnYmvqG~aE{UUz2Rhd%ytBnF&JTQ+t$LdNDMK{!J9K!@Xv0B7p=-tToETo!Q zYbw4Xn5uTB`rg|cUuW)E`H_gfSE-n&aq}DOh_A`JguaKZ93m z_w-E zryvO7L$_Q%!_27NrQ&_oWBB7!vPD{cT*|%77EMN78v_3+(TO0;3AS|cl`i>rG5*_* z{HvwRCrf}}*6}^P zn)d{V1In<-bTz!TOjo}q-K|wE?nt&)S=6yP-TR?tC`9tZ)3V~YFweE-(-_N<;MlX@ zh4%lkT3M;D`oM@P+-;V$tLA6Lz*dex&JOnbK(XZj1y3!$oVzzms_C8ue9+=~C~ zkZv&AUE4K*1*hKcBV4$zZjT1LKRCQK*#E=sdaI}hv1`wkqM+&yb4c<}ED4iDUq(pB z31|VNnQHRPDDg4?faSf;;}laSBVqY-j(SWcJ2OW!e^1PYPw-VB3w5JGib(fn*{70p zR~6woOw60h>m=GPoQoDY?kB#s(iHFfQg+-YO=x*a9SQ>acC<(<#jVq&PT}VLG}gx1 zaP(!y&(>@{_6SMw;n#vB!72;swt}ycOq2IU&Vu-Ms<<65eC9m~pjcN-O!U@N)@OKi!e~S24sJ=*@H#an7 zd$yS=9@85!l$PSDSHy}r6@m@(_OqpHZ8U%_bFnxD`%Fya8HkNrG`p+a!6W^xW`+)B z?1L~Hhjk%=WsT+UHv78_7RWxq?^f*6e4FOFX{oB^WWy6?O4J@FGifz8h4SH)X7P9f z5%hgV;Rr=OM!?an43>d>A@j{zNMU-Vn|e9rMdwzjOcgg)C5FYj0VLm6?G_^xiVtaw zD1~AKiJ_t7XD1~R#_IHV!?T+8f=SK!oO|vn^y_nmB6Pl{86zcF)>O)K{JD+Dt%K!} zdz=W9X*ZX4`{U=^G#{8+H@+DbN3?23lEkmb4{AQC$lz4BQY>P7tO^Tm;M)HE*8exF zecV9|3zOJZA|?!zX(6^hULFI7OaJlETflc<1hFTJ3=D99s?CLbzz9k%1;C*pc5f;9 zFWr~lrbFMg``Bu}OA~hY(lUByg^JCNO@Ou_vV8K07X)}*Xi)*-W62* zB>&c1R#<87+dEx?KA9hwmF|vv5ez5%7_J&=BP*&1{LW=5g9>1dM64ZLMS2x2oM;q4k#^3 zuZhxIh;#^$=paOD=%Ggl5FjKmKnNrRzTzq)RWuG+6dHGd|c&*F{1IpUMZL3*iw`MIO^pl25Cm^tls*4`eBBydKORPM9WM`cIN;u6eOHc z7TSQ~`pSQ>@NmuQCYo`jICVXtjD|$82~GfZlxG<0vdBHavRTToUAxMNuIO(WU$9L? zjt=>;qE##*BIl=5L34;+n4@Fk8^70Ai_) z(L!J^w}K%PsWicYR!BLgzr}taZFFcrHH#6gI!W9JazBAX(lHkukh%>i(q^l@Befs_ zRsohS8&FU3fj zK5E&liZ^!}Az~i|T zPt#Wax0MR-xPDvGaeUUAsvs&xub`WiRFknb`6r+iTiW(0C8O3pR{mK%aMI0L`N7wB zP2%`G1V&ae-mo|6XVNyYfRq5tqbB$v6>Y8OB`5d&M-t}`0zA*2kmD)4hCc3MkQa^WuM*V7g*8D^w$^+Nld=3~Y!;G1!Eppju>YGN}-F$brCv#>7pa)f}P)o8;_qg3hkI zKU!EGbC(+(#|wy{sYR?Xl9D}NAj!BK1(kAIOI72phT`o9n4Ay8(aUrK6La$p#kF>9 zq+o2-veb>pT-Uf>J6kVjzd2s-FI?LZZ0|J&?nOt3PNaxL)ro+8j5w)d>}H64D}Hm7 zJ8o=3@@(kp*0i7GL1j1(G*XzsTEfV&59*NCdA4qtu9#>Bs3DFk$B~^YDFl@ovj?G* z0xRz?tE0V03c)zC>@>sPO810TgR!?Rw3ZynWzAjCMe2%aT9yXa+O1Lqo9er=;n`V# zK-^=>$QR^5b^b%R)Do_|lU!!gy?j*+mL2?~?nbvl5RSX1NysAm3dOZSngF5&RW^0h zBe<*~8$2td(HpAtxxen*XFjOI9?>rz)gB>s#=N+$6u|bt`YZ2o+HT#$oL%~1lgaf3nMNpkre91 zwCro2;Af-jeYv_~y08>TgRX;Cg9Dp_Dg?cquZSbq^&&d_*K9hQI*t>cbuY_N*M2Zd zSpk6Nu2H+|SD4ePpkcL$KSmVPj;HuE>cSW+bL6;Q{HA@(1m3{Z)J7yfb3=MT@`U(qN?j6}aQ8v8tgTAf zviBgly0TEGx8v7Sq~p}2wYh*xGXaYV+oYdeePTHqM*y{R40dd-WCXEZ((xp?H!|Hj z_Fy^#PEG$1uge$l&0kK!mw&ye-GzMvVN_vJjBGctzZa>0!R1*?L@f>2K zQ*eDwDF@PW%w))rZYX}O7@?Wvg+&fGs&LjA@Lr0#ggc+6AP@6x=rzxzq#yCM)3p#W z=WS=WF1cOi3^8^S1)*ja;d>?m^nAx^?k`^F7B9wVFrdBcEXFn3Oq*c+R79cVn;SQj zNLGo~F6Oh+`qH;7`D5bgVImD{qw`_wQ-ZjKd_hxtNDDcGDTLV{mb7MU4};tU8h)-7GdXo#T57jzdCATGAJJmnTi4%$Lwez|`I|%gDy;+EQb|Zgzkc>ZL zb%HzAw?Bfjwv;A|t`|zgQO;E7m1b*ooW0lkF;ZNz zM@Bj>zJ2tK%ftHQ?uO)J&N?gfF5jU7s3;NBRb9iaF7p^Noro7MzTj0z>q#|uSn{s+ zycOFe<0j04O^Ysf)sVT+Ww1@3Fky3&tZv8+=IA+3j}YSGhaM~8y@)l7HL$q*h>k_) zn=T>P)glxVT=q1+R2}a~b_O=?$54t$K9_2{WSt4>E#6?a1iKt;;RRE@EX}AO0GFx7 zLRV|Xvh!KJJsUO_V!%0DP3BgvF~cr>yC%W(e&eGkg0C47LrZYcW!BTu@w2`Qy?P0T z(&+W?E-?*@oD`cy|5jW&#pm2H6b%gSg!-l4GyvS7~W87lh>1L+|s_llL7t4KJ z69;N|u!+hNnoO}7QP3d0IkE8?Y<;sBjN+cW<@4~chVlI+O=3xnRimSxc-8?rx@=hg zf)}vGFv&<8O3>)D7EYP2!W~HpEYpxbf{k#qcd1SowTy8@JF-Rfnkk45YBlHKROV|!Eq-p zMIJ<+p`f=tyU^&pZgc{A-&ml1eW&{(3EWSu08uOQ_FObnNzn+X@Nh?rE|%n~v=5dM zz0%dHXTflyvjdnwd|WX{fWT;_s&7(8-QDCapzpMp^i_%-v~fk)#rB@t629U4vVLv! z1~Nr8a?@tO97eDzQ$?r|>bbwpTHsLiD?wdHqq{`B4P0OcnW`Vs+b$i#->b}@{-7yQ zUzEA+VKfUd+Ne}&DJc(fSRWl560`?kLtfbue&;{}U!eeXHc02K5SHTE5w}U+2$fn) zHlV~(!JP;RB3nJ!=$xNd9ZGZ1yI6#coO5&rZ&d2x5rt?K1D2vD5-jdOq}m#!wa$Y7 zK~WjBBBizV_?Ir?k%kCdJlgj%Q$+?0(&L>VL(}5^3cjIJ z&Q+yw9Gkadm?w>iQZ%;WJMyw((}J(*>}EZ+ddVlZ-WSS9i6obUm;1m37-_O;Aw41f zd#UST=hkiC`(EnGa$2qKfsIUtSusz3fV8dH_LJZtUGEwl2mA+#hmuwx0}2}qn`22# z=w0NugJ^JR9G>z!WiTvqMX`hUZeVMpepQ89o_qUmywjo$Cp1S9b|NhMztZ|rTggq;3&7t z)=Wu;H>7lF64~p#l^_iHL-mf8lx89$hSYy`5FO`~;T^uosnd*@?!d%7o4JoI|93%V zpg!kAEJvUJFlN8j#4uWDHfuFIJ9pR1Yy1}C(vs9UZWRBqM98C1L#0-=D<*Sij~8c1 zz0tN{7g;97oH48TM^w9N{WXiWUBzB{Pj?mT-@aw(6j2dBV4m36awDc4V?x@0YZ}n< z#a^XosVi4+D2+FS8s7Le^LAlw#;Oda9GAb0eTmDR;WHY)WlAy{G6i~^;?4bq^zBXj zFYLpYUZ5A`UK26$e_yV=5ZjT@ydM)+TPi4{PoJtQz9313%-t2x|LOf%APao1XFcnF z%hOBtxaqe)>c`)**e>!;Dw15#F}!h5Utjc==^syuos9QqT)Hly?X#&U-uNISuEi&~ zu?*>CKD|rgr?#W$u?H2A6*r|P8P|@UY#JtviqIN`h*w%+wL^sId>WgP0pDF9gAI z3`j{$yOH`7lsT-p(#$(8(*^W)&2MTR0^*NrO7rPT2g)SSXmr(nDE^B zffFCWOq!vXU!Ih8t=ZRA2z7#pu5aY{T*&s5Q`vYzd`ShDif`mmV@4&RbeQP0&iO3tkQG=T{R&*%omny zcv#?lg0`BHJ>yGfX)7=1)~jlG&}p(4Kwn3gLt&v8rnL?RC(MeJ7>0;^Pqf+WTKl1$=7<# zHI4Y3@|J2%3l_=W;}zs-Akm}0@>22HVz4JBEbHO|rfk_FwwKkkWompsr6IC+ZA~f%RZ4r^}#WxHVUlvte6N$f2N6m{G8->YNH2iqJ$Z z6{sRyB@7LS=0a}gN8b`-s<2JinIz4WV`ySL8nPt}`ElVSgY^=+Qr%jkNPy2>a7dsr z6c_3PWZltqUh6?*a5muz$gU4Mv(iVMoSjWAvvKbr-bTBDcK2y^<)N=EFfKcyi^;i$ zSUHaG7}CVZab6Ko7B0si$m8i71JI?ru}1B))Nn1mam%RQa_V@|qOcM1Op}o>gHufL z9caToY&mJmHp+b)@!IM8^~^hVt-HFd7Y{7oLh)0-gB-T%&UkZ}_xojDCuZMVv_Vab z-mmisyEq3@`R!0*g{^ZIymHH@sLUD3{_)D4WA+bh_Rr||_I7E(Yp1pOvdWe)sL1L2 zwUDG|bM+^=VW}>>F!WiyCWGZm9o(?AMKgX_tFSKs=#BP$^3ySfY)l*W<=MS2h1hnO@-TCV zUDTPDLd}OXUmWFVa0g=|a=P8`QCNpUv6r1^m0#n_8oN=_s$i1jsU$0&eH))WuE>94 zGPO0OL90p33`&BI-GYjFkLr+pw!I|m@#KE%XwI49F@GV|p}z8)3W-(dBIOG$!~Pj^ z=)kMI`m6}*d^HK#U!LrFETw~(bXR*MH=D-HGFI)8Z7+eFPkJs?dkcF>4MlJa$z~gu z_(qW>q#9>a4<0B>JbRh{PqZQHkwZ|ok;#RCdWk$07u^dX?LXEwnZ&pWH-dp~-9PxeVEc^0H zH0dMooFeD6RyShJkf9DlW9V=SQ2`A%CzXvdt{udZ*7jQsvVsm)JJbci&RJy?YZ2Xw zLUk09S4Vv(S8XkW9mO>D?1}p|gt?E&KG3v#6+Ne8l8JSTalvu}p(c}5S*sYwu{HL| zvIcAi7)R;U+L{3ZAT{jz8Q+1G)J3%uzY`mHcjwlVvYj3pmJs$gvC}J?C}&qSlZaGv z$F-tH5_qeBUBj}PQBN?}%sR5z?Ccd(HsGjQU@n(sR^tanK8h+R@>O-vGMC6|b|2#f zX9^TEeBY8!l>bg~1h-SX`>BH~Zc4E&6dl{_#coNyR?uC4yi?*W_-{IDmk1sib7d8hfiEqr>OSI5URicBg1}n7c8Q)Gc%m^bU z;ivC2pGv%H<|3hfPDH@z(o%_F6k9Z`%xClu;%y>Z)tHjrA)^TwPf7_V989T&11{Qj8XCoxsIGMRJutsx5rNoFgrWW?U$OEU4EAvFB>w$Teoc zngm!EI2dbAB#xVitO##3vV#B}BiPMO;jGr@)>p#JJabn%zVsUFb&zL=fW!J(ysgGO+9r0M1Ril_GR-Gpf%e5nO=oiwSR8hIA(iGa zaBEW>zsPpKh|+B`Cd;(TT!y1(?`kYFt(RArKs-^SrT79u2tNk_b_og_jZDEYES4JB z%urhlmZLpur;e)LHlQdYP1ebsv=QcvZ5MrLR6$%hK&tv6r++>5iz1a-s%j}?sAUd8>p2cIo zILyv_=oqjNG^ZGZ<=vd^SG?t@ncQvAv^HLV(<_9V)aLorpRZ*Q4rFkrtRo@nEYz09 zmO^X`cA;?%3b4_ksGnmEXL;=JDd%qZP=OnKZj6fx?TSA2p(?51NGnBP>;nIXFuxG? z>+)6Qi;i$(tq@7gl@C*b;B{wXGyBd8{@GXO&xHH?NH5xK2mB)^AdJ!FLrsSCf>3W! zM6WoA4zJ_B_T#8eRqZbXAgM^aWe!SzH1}sMM!2rPy8vk^gX7*AkW)}~r7;mwI;81< z`MZD?p(<{Ufbu0?nYxio1f*X8^Px8+hrhQp8t9;xB_QV$-UJO%^vCnf3!UE1ydp{8 zwlNNS7#`oxaL31a7%ydEd-{}%6}GBRLt$3EGYZ8Uy~gzOo%z<0gJuEyBbL{J1SFW; z^F@1(%U~FMXrOO{UxBC!#+Ot!mAlqBcL0ZhImh9hHICAxIGO5JIK-khC!T*l?}#`* z#~xpnh7~rsdV#n4Zq<(H?17j6b+xHnhHlD7Kwwi0ggx;McUed|lc?su8JEBRDVwP6 zb7b-=t9F&!8_QyvX&v*SRUcOK&)sv~2k2m_xfS@>D<0m(G3m#P8azFI^{MgIr&fK2 ztC(*m+v2X?xamY4dU8hZ9J?Xz$T#cPLrFiPuL&6C$2&H}fy7jgmK$jun#$lN-Tb-6 zGg>+DK?Ne=`@j_i(kn*BCd4c(h$gh@uszfE3@Js;d0(Y7^#5&9jov~eAjPt8{=Za<%9$i+v zKp$_MmG03DtB-L&*WY{C*`glkH6DRqx@?a>Bu5P$&-e6L+={CAv#F)7sT*6_D{M@< zL_uF6@v{|^q=m)H8b*YcspbT|vu7}@!O;X~t%eZuj%)f*)qtO6Jp^h^ z(;X(@@CFdPnP3IdfMSoX+zBSK0_{l|#8*Vrc~~c}0gKdd^&ETat z5?4JG?`$Om?HX>Giz9jZC9}aPD|4yB1sV<{UL6QdVy=&PHi)H^H+2My@(HJUG|#G+ zoj#5?%QRbq*x=vS+2g@21CKhh%bh025gJWsWr>i?n8?(U6~vS{6l)Eze=q57kmN$I)VZ>+t%*{o@9fQ1XpGorUZ;n+T%Uz!fafyCV$b+IQQ#mgw6(bY4~i2l>(*i#i=9jxds;?H80kH#7) zh&CdSygs91nMkhxX*geCU$l}s+fm!~+}J~b!ue@v7iLhwTq^R2$V6DsS!uWkvQb$H z^77#y!l3UVu|v_bn&Ta3Lc?BHtv-l2BT*=wl09S<>tHv8Unv{Qte8bD5<$1V($}SK zd{2ekk={$>TYN>1{T6mM^Af*c#)qV?^m@b#FO)!d(uKA2cHhBDx+7kj?FAB#5^Rle zD+5gi?;Vbhv9jh!Ga1vmBjr8DF0WWOZ|iM(yHiIr!0?DKpK$zjyn5U12j!w>k$`LC z51MB*^08LEO0(R1z)tEQ6Z>Yu?)jxt6JfJm=bvI?N}lk&v5hF*&0Eei^ zCfxmk`(exTGsyly`SyA&KI|o`kOcK`mlY^stVaz;Sx*?b!r%p|0V&L!VdBOp?I>$= zNl$?Ipl0zRGGbct51_bMFIK`=P9|Y?z=?c+_c0QeGHD{?s0pQ#h?|>~NyL!u+Ey=gq zB_e@D2Kx<|EAMn!w!P0dtUh)cX5v-c)Nxe7C>h~_OSNKKRLwp#qY5yOL!!5S;7;>e zI7m01lWeH}*yIo1cOH2W0%7AB>eF0eJUihoKDkF;4-818%-R zneN`ZXJxQ-2z7?u+YHV(T^x_rLCUTBW|2Mmba` z;ptwBvklX(t`n|mTW){}VC3UE>WpxuxT@dCMD(KVx*>S|p7;?C;Q(pn$KcNC{JPVV z1sB(1FP2^@H`sr-+=6H*q573v-~UO|O_F<`K{U>as$1z!(ll-TE3px%ChE8adHtoLc zj&5Ys|5i`{35`?NNRs{TQUQ7#3TeDY92!=>^b-NI93^<`s*JbG+%GC0_U)K9=5p?t z)D;6!a^*?L@dB1Hg9A~~7}jS-ySo&2Bx`Dp1#MiMwv1)7U6aP8;G~YVxA=QwL>G{z z83*|!rR;9xW`uP~buMV)L`m|hawTx<{awy66qzl%pqygxz-F^#mS5WE-!vKf#UR|O zt3tiyPgnNaJ>U2oar?6u06^UEg*|b`0neO$1%On!@q;PX4kVdMZ5CQA*R4faC=?Qf z_5sPG8@b9-{U+@%$y%AZ1%ZzIQ%A1x_hkBYKhH0+muso1)?xkwCFDGz4YF4lM(@$v zIuZPp!f!d_aG);NAa)$Smy{Sd>$137i=it=7k`Nk+7@geTir83 zWTzx(t8C?9rN>7e{Y+#v4N(TW&jbngP!*~hY|ym}O#UY96@u?r#X1eh$%ECXVKr+b z3S&R@>OZY5`;AYQDXDJX8m}i??kbC2 zmYG5#@arWa1t(F;6CT$qvnm!#wZmssa>Mmi%0!E$?pPeJb{Drq(cy})>bg74i-H3o zYi^lW@6_EYc;zQu=!x}QE6l6=!!9F86KYgt?$RMb(h z^nUwv>UkYyYPXMmTO2lU-Y;Zj_(5j+eaCKd1Ft2kgRGW}8t*s=ENS@FJ&W<6<{H68 zMl?%@S8jw?ubnk@Yilvo{sa%7P^{DsI8d3lYEOc@XIlAd45@E9U52b=F^!YX&WThO z<>datX!plAR~G9`b?Chi#^t~9-?md+UXK|X9;?vs@ld@4c?P8V*(7b0#>+I>P`ZOz zK`cLrT##(E6`+@N_4(Igqm!q!8GDxnEpzl%l?#qt%%!k`JO;j!>Gh>lWZ>DnEud!{ z`p-{9&Bli{xg9^I;ccV%6Ura-qvW{G?&^28D8bT1v%btcwSRP6tSF8bL{UpxBevW< zPL_U@9eqFZXso-q`|R@U(?1IT64bwIUhBKz<4^BMGbMf??{$cbm)Yo{546UlzYBO< zY5rk5%VbL80Pi_}Psn;(ZR6GVH@+3`#@twl46UGE((@FT89ky^aP~S)!meqx#KSv8 zGVFSYOfgeDi7sbiB#L{9K{xn$C#F7nO-{Fw@a6t`i3}dW3L;07%M8F(-jQ)ynk+%a z&anOOe7L``6rT3Iy=3q6ump**AAWjQA*-*CAR{jup;?Z>rtvwZ9H}{a*d6K*?`?u~ zl(n=F;)bbPXq&#xq}9&9XUxC;anJR8w<1pe#W0mWy{l~r;$42aogIb=>yjZLV%yh0wPLHf2ynbgW-H`2dhjA6;qq z(EODv{Ou$C_?7FdtrN78<6PIx%oec4HdKEGLX4r_dXT@1;zwIo6nEl=$tmKN#Vm6= z-`sSO`o!4$1=)_jjE@A`W}gv%yFn{RassSIXT$49i&H6-CV{Ut#{!TzqxAMb4*#}; z3p(S*Ms#u;xkUe`Wh(&Bxco-11@Lu!`AnB$|dlnnSXRRPKpzUOE`k0bSFu5F2rFUk> z73}chwfG(k7nPNAKk?s260E{Q^fnvgg<&_Cg!64CZ<+U7?OYdMgofF=gx$-ZHLF+O zN{bh!AuL3G06FfeUdO&Ot;q3e|2!)WnAKWE>vq-d98|faf}(2b}VNgX3uh+ zT~SHs+G!MtyOs?z-KX734!|ws0hm88vC)*F& zOfSkl6L|_$JT2BVxl)Bk)SJsBFE_ou)74y30rLssI0^4uvh~+aat&7IQlN2)%fl0@q!-GK+XqJ7A=<0m5Ty2EWDUsR<|_$#>R>Z_6V72P$_BL+hO&h z;hG*a6Bw!3`;xSPkx3~O*BqGJ7(sMXr3ch_f_S}qM_w(Gd1VyKmicZSc#ljnu_jEda~ zm!nmWHvPDF8C8CT%B*)dr~x>v=rN-tS>GFQjFu5}l=<{NUIyqEL2w;)#A-~I3Wj>+ z&k|C&d&Og*x04}~p(;Q8*xF?ant(~zM-jRX*bKQe*r*3PPS-b{?OL}H4__Eu)2^Cc^YC6ub9=NAH(a*0 z?f3uWaI)Z9Fzf_Qc2l_bcK;J?b5K}vHfD$cfIy)5B%}r(ZX3{bbs|B zm&H7K>xJ6;Rz@^?t3q|UwaRX%vpZ;v9i;KptMQM`hsN*41b*GtV2%Sx(10UFuuP{`l?U++Vt+^yGM# zqai7BtBL$#af8g!5SH0m*QTMGBXFmfcV3_w_RN}Nm6Muin`m5EUR9UMD+7D{G}&5;XnhuIee1k z*Xfe{L>ntpBb~^mGIcZ#NWstOr?0Mz(CczsJspc*%7!|?t_;}?*AhTjCLK}%>}{9Y>Ewt?zg`J)%Oa#9aI#EVP*hhY9MfOE8KwXUkd zf9}2XZwS|P7*LMzlDy#6d6)Q{?UOk^zH2?Z&Z#UO#D`Ry#y*uKSdpvLB*Ja2sxP8G zY>c)}KOh>WIOz}}MSWbasL)Z5e>9- zhZ~tAqLo5>3TM4COuq`WJHi-fC+UGF|IvOXqqfE^P&NEfzsQW>zgg&KviJ)L*zKfy z-x<~Wk}Ce!GwWL)>-pes))|YdkwL@EeNLA`rPO|s2p&FX_%kp@j)VWJnvS59vLP`m z2TYHy{*2G&X}#ojIyR60UH|m`*6;$F^NzdZowyEY_zY~tv^_9i*Vw6`@DSJWT+yxT za1o6KDY)}t7_fztM6sPd6&qrX4Xa3=6)m@_%(Y)cnK=@~<5?50{%u#<6l#U9Q{7irn?+7&wkf z9zXcq%}1t?-<%$sUb$7YOaCzYjO?DPS5N1sKE7MoU`(jYNbvP~ILV#lV%cQgdQ)cx zrJfSDwY{Q+V|)EJ!Ofgl9@iADoUP9=w12ASd3=&MJfd8UrrKqG^X;xZ-~V(<`?r7l z!#e2OeIn<1wch|zvcngzHxK0M#37y^QVy~TV!RCpu8tSe62(tv^uLj=?Z(B4$dc@|kx&1`&%lN|I0ex3K&L@2l6l4yoF{=OYg7 z0244)$EjzBR5*)O1dAkwE@+?eND_*D zgqRf~Prh8iujbohB48|1o2dLBW9gLkZJWKqepRK&M%a4z$Hw= zkwI#(QhXK@GVydhrwA;ief#*H?pA!ikAv$u_t{$^{nw!6c+7q(A{Opti-B`5$9f-M z3YdS9^8{Bua=~dQT6_VA;V#D?^z>c`! z5J@z^(8fSDJnitjQGQOtX-)MzIwaLQlkcjwq$r1WVM1meckNd4I*ARA0yW6=i}@vP z!Te5%)U7FItV#a5<7}TJ$lB>6moX!~sXHz#y#Ba#tk?~nRzR`FDs$HFUGIUupY^C_ zgK4rVS+Uc)w~2d0U9*pI0=>4A%*0OD_$)kPPRH)H+bo7xE?6xFD`mm-#+%$iR^In3 z@p=Coq>MyFKl>>f^2Y)9l8= zvmC9=y4J*}6U@K>X@y4i%pf{TP4XUhpNMW_x!OsIwcH!gOO3C~*Kd`!I23(oIdXJ6 zd`pTchDq>w_>b{eDS=kwe2_1EQn_vx9nqX#v&?Zyztna`FLK(12{)w+)l|IGq2z+> zjAJw%IXyn0uVDRiU3N4)=^-`l3-a)%P`_R}uxi!1VwPfMII>{SKc&I-f7hGXWFYa% zC0uTL%kO&v#LlQt!k_s>`KUJoc@$n6SsP3ei(~w%qJ^1g^j+a93l&ViOMcj(jLCzd zZa6gNDmLboYdRti`J~VMmUli$>FHOd|NE;~-|yNdaOcR{SIGA2+OB=mgJ$$K=Y?DG zYTWAeAt|bd7SAJdDGo1DgOq&q`sgm#>1v-}u<{nlRWxY_^)n(7>TWhX=vApjcv_ zBCb|MQUAXX=2OoARhTGlzyEWh{Q2ab;|nd}FfE|(oRknOs67mysCdqRF|C#N*2*wh zHv0A5T@!}Pv{kUHhUK(Ng2fX?Ts2T6CSOL^6hV%<$NGKWQ_}adHrjYae%QS`0t(BF z)eODYJUj>5+?bmx?-h#~tgB%3Yr^p0(Z^);Lu-#;6BE@K5sp9sgg#`)eqm zmNtw&*H`~~0-T@7IjU%NEhfJHaernUF`pcAbYIxw=(Tg*z~&8^ixE2>yc~>gKPn=tLMEru1<;7I=?WL!F|u z&O68h7S<6~3=P{{t%(wjCPi1*otd@Apc*5M=+jY`R*m}|yK!Q~E&%aph!cXI!6}OBykk!s2F5NUwnT^1hS89vN z8$@1&Rh$q~NbMF=?PoJH+`>poPEmJu9{Y2Ig~Rx*M+zY44Zb1}w;OhC-)`7HcjVNq zJ$+ZS3#KOn@2vXRoydCApgGwi0;ir^ER6%U^OtAC$Ga&!eF~{{zWm)&- zZL53v_}`V-vu5=|P1M^!L|si}-)b6Rm-PIh|H`;E|3JaJx5i? z+8JcNz9|#*xMf`1jtgW$dHWgvB07y%J8h4!I=a z=VuXw3lke_&_Zn!Oy%Vnr|G0}&A3*+e2h1#JSgMXBH7o+JH$#=eG%K0|8(a?f9|{_ z+W^AfvAHm&_Bp`+^W?VUo4pjq4Ds5V~r@V}ua?=B2U8&iJDJ+TWgMqEe;Y&_AO zcQx}VC3klm(A{^VCvHH*?5v2t-#HXJnwe6bKD1rC0HdTPb~VF<4HO*{)|gdQkwTY| z>KA((rV(|)_b|QR??}+k(EciM*8)Yg>2vP*^vUbyy&Q>_Gvvcewv#v_<xCDgW}biq9gku z!~KQCS8zh^``~^S$_=mQS_c!SF4nkB_>vNMIE| z+<59hKSX(aeoa{vbTjOGSpM@1l{&m5eMX|kjAM5Dn5gD2Wc$77)mQyyVW=va;4eX* zO!KsN{x4YKKS%keVE+G8e1XRQH8MNnw8ebx`(t|d@9^ocO?Xn)`GS)>yx!4P{68^x zU9vV}_+$6%z_PzI1KgQD#is}UKM?jc|9(Gab#IH%^mJVwD7uzy z)p~&QM91Ll?UFB#_UgsQXh#pt&d44+t}N&f5*&m(KQz6mwu@)mSg9p!#WsGbchkXY2XvnLB@gfn^YOcRHDitnw zC^r-mkz)ZCb?r8Xr++y(6Q1|c(K3aNU;dgKz7w)#le7g=t_jE+M~cD< zLD9f&#yDRGj;J#KZl~e6asYe6w!gphCrv(I!_H4+n_j2QvtPe2a*HMAKZ0vcpj#XI zxw^cB>F2?(%EZ6SGq>A5I=C~WZ)%KpTE?G#?iU7-P16>TS$GB1Jh34QsX2Cl6y|NU z2d>3S4aS%=$PNM?OsGT_qKrhUg}A3s{@V0lpV*leij`>cqHz?_Z|*_ zCu~=H;Va(U&dYqYzRN+CE;(Ia&QEN0o*oKSoJ>5V!HLl9j+NiqqCNZaoc{K}lxjxB zr@oAVuaFRUb$e{rg7C|<5Qoe-rJx(CtMjn(;}V?e^@XjH>E*N~bF(kg>X*uowrK=@ z{r}|Ggs1Tf9#ZBM)tv%7s*?-@M#?H29_?DJ)AeOwfxrQv+s9*dMlKz)^cz}2xgTp`t zWz(wMH-94G(_v2u`^{wR%!glD+$$2Gy15g7971m|tq!!y=RJaZ(X7ZAzxTZ>ecx%| zE1KW6f00PQ{%`X;W@Csc=j>O8-|`i9MVw$qW68z{M(y3<<#GSAb&q^4J~Rg16!qCo1Q@ zjM&?HdjOSsCMN3Zqwj=z51SX!uGa;;Z$^qvjG|juyd>uNh1`POcHK%l7}_~~K=^%G zK5k#xG`bk<4WujW+iVbaC8@~$MVYyJOy|e?`psOKcN)2 z7c{?_+@@}u_n z+rKXc*pq2Bptj}=4a-yq~}Y9LRViUnp7z_ULdSq^NIcZM`> zb^3M}uD{tAELFXj>5p35dWcfRVF}f?&XBNrBaIp+wkfnM>_vIO&sumr6e+3}?1>F6 zyI5+CP67`))9Uj=ML^I8Ao0oK!IMHkZPof&7cP${HFi-csyapvB}pKHhybCwz46ZP zeFj*uV}uRp%SxboGb8}*iHwM=foF@kfm{w#KYagrqF;vcb3%TUy|Vl^TM0a?#Jn$DMRVgQB^%f4dhi5Ko5qgp~#$ zqqNdqMP1rK74Hk@DD|=LKn=dESN`PD+l;-%k@(1#6=cR7Si_Q(5*Qj7@?e zHi$yua;{8Uh9Z>Ag$2Bc(!6TmMHZ4$Llnm0OiKp5iKFU{i;0R#wuzhLz9Ps=TEyaD zufbxnimNqlJY{RKKF?BZvR&SJHu&X05mA<@S^xow)=i`$DMK2R@;mqH<$1O4o)WkL zVfw>~5EOgBG0Z+xL>`vJfvA&GG#3>+U`1xF5e)!n%?|%V=>ECdU?~0EQ<%%zX3)UKI0}?y4Fge#?2T`igMeH9@GI42D&v%W@9b1`)G4zc`Jz@- z6itSNDtHqKd||{5RHmvU(R-H2v_zRO-NXjEA--7{N-TSpD^K~6IS$qsDh7(JyPr9< z8t{PEa*7=~B-U^p%Z}-9OydzZHbT|-Mr(r4YocsvnKj;Yw|PzC$s{BtE*g;CuC?*L zFd0V*MNw%;dV@TTvPCIIa_WZ)1B)z%ya}Foi8g}9!HHQwa{GKm(7v|p`tE1_z=U=i zENeg{-5I!`e-yvGVq}9l0-aYdRW{&` z_x&ibp>ZjywDqbDXx7T0T~l(ozx=-hu}qP+)jCUoMDS7&?$ka|gXL3igx02f)`bA; zH_?9z)89x?wU=((%($tg^h#7>T4X^fB@(?uVDWbAp3MgzVqm96|GAAz_`w_yylvhj z#yeJbX5YJ&-DI6JELi9_4Xh9AzbI)XCT`C$@5oXH*r;;g(l$U=JNV#4rYa7R!JvMW z;CBQvP*z&`QS0$Nqx`9f2ZPpw-x2tpR6mTkFDjOVB-a~dRWh-wO0-9#E?o=Ttsm@5 z2Kx)Qe7k=la1m=)XqbBqmdp~$9IK-`Ow4(7($-HO(0w*iNUMXDf_WQB z8~txm5dg;rxhpJvE4!1We1r%=Mvbji9tMB;%Krvz$W;>s(N|tbWQR*;3{@ z=5-=v6(W@`6_m z_9OIx!&~H}$9Y6FTad&xyJ63=GE9O`0Nf7{r@NK;?p!yS>@UaVHE`D*q}YC z?X;)c*1&I;ANW)j6=^T)WiQ=0y1!*5{blQ_0&ACj8nT!FMwe#~LW~)^b=sP5uJ5L= zpjd%ppz%~a&o3O5p;KFRedJ+@VR|?@Lx>4jUtb4$u>KxO#!UCwfE+aYADTP8)-DC< zvfLGlHPXHq_g!4;dE2}ZiL}p1oQEA=K8& zHu2Yew{}>ce7Hu?2vtz-%JoY_TMc-322c2kSrzr|uDreQv0t(V$Y-rTI!?RJdTnjh z;eFzIJN+*VTik)0sGw_g68q87LIdAkUt$UFjMgc5OMP&<_$GTdf*4p^SB6(mf%OG^ zqAM+SK1Q(3(2OG=L{UoG)MJxWf|79i;MPcZ4bh;p_|3%--XU~admmW((OmRGuu4j$m0Fsrq-(7g4Ydr; zSP-lh2#m%eBcAW&li2!#eXxeQzfM6h@js;e=`(}VZmUy}O&O2k$hNVQgU<}JXM$Ls zHQx_6^G2dqTUDC%OF@QkJJ&N!c$-vZTGFm}gaq&VW(BU$@BMn0^y(AWSKKm66&D3N zoqwqadF$i*%l!l>YQ1csJ&NzIji;7uoNTuqO;>}zfhW+?GM}E978Bo)fL7$TL{~5@ zVG`nDE%b3#&dkYVL#+kcks%bVsEdszGKe~Kh|dLQy^13;Y5+bs?yXF5Jq3a2UfXZu_j>^P~4*9mFe`bR2 zTM1(kFU@m?m0fMeZU#QB35@&|mowxSRFe2DA`wk-^opM_cJrdL*+T%eX0&08^aHD# z{1S&5qqmU4J3Cb!h9j@%xE(zin1iDMXv-*T7Wj)o&;XHf&Y^jKmpljvQVfup%* zw}x}GD++!mNpu2vsga)KB+5$YwzP&b98QRN-YdpyMTut>e?nZ=pd*DSR|;vsDkWCR zaY^gkNk7Jta*Wf)=qVFpEdWWiYXMs54Zxicwb{)pUfc%=tS*XDRCl+l05I+`v3_X+ z_)yF3T(t{;tuA04PH+2iFBvFL6fbu~alp4w3yyj8ZX_-gLiYwtj2u7A3)Wb9mm>&O ze{5qIo})@S?@M+hz7iHWnI>R)qb$I>k9j;f^IZKfJ+8gI39U{U7M7Q7V`A zQerUCvjs0IS+5;TjN|clCYqfP$emqiUWjZ%b+Kegx2Kq?$63$e>`G zsg}@;NAszEr?8EdD9_~p91{j%H+9f%ZF=@?+s7UKP`n+a1{{g+xWi+*!+APtf zTGAY|pRo$x(wx*W-JB3sD>}6esQ~Xi#epfAPA>I}4gm&L}@uY}U8cZKx^- zeGbPl8|k}8x{w9P;>id!#Pt6gvI`xRi_7V>ukm?Bfp9tfS?jJgKvEpu7G)R%jvQ~# z;Y3lQfVL2(3~os#3cLe^LX!8jf|HFUh0bU z5ZOK2-I6f$R+PSJK+E~+tXYc`4(u^=*e2wLg|6%S>&E!GW6ZD}Wky0tuAE|}1UehF zry-)jhO2m`d?H&wk?3}saxp!k*CXcjXjFuc*SikZ`x1rjzZ#C`Ogst|6${KVodCUf zn&l1T0w@`W%?}3J@XH#qgbw{ykX+U6!X6r?tx0pu9)WBI} z=b>Y}zeG3ivdHi7P&J2{zj>Oz@&_uvr6BV3rn8bkE9T^&GE?{qUIR*<%A+<*;~^ah z+|tdG_M!&MFb=fs#yikJfn#9}i9nHf4w$cwsEA{X)Irtg1@36XRI;emV!*a@kKZ|z z-No6?p9BfUoDL&QgE)jH9SokTN67|2JUD;P)%yW73Xn3Wc=Z}(FXqXe9=&BT1$<60 z`Qi5->ygH&snKJb$r-#1`RW3ypSSU zKQiRfnQLJLq_0(Y* zcnH!9)}ugUfwWpee+#Mlqc&lQ#2ZO{iqn^slXW3o(Po38tT4E zEWXHw4zjO^c&lX0rEkiocO83t?va=)mg!S1rDH8PT0Dul%6KEy5)WARS;|`{DK6&$ z{^>?<>f=byEXSdv(t;`+2eSYpbP;=3@^gm<$H%20ZPd5&6se5yMyCGGJ5HvJ`Da00 z47AOe*oEm0Keh`sVfySDsFR=?7db(E8XNg0Ig#?nSy~%_|A`h?&=2h}jgQz<3Q>xE z)lo=+DCRVVnI<40aRIz^s@_3pmKa7ifJ?%vs!3tHn(__ht8&=PhkLZLQVWSZupgzG zpE~(lZP0C!-p+%O@Vl*wJ=krph>Dt*K^Y95f(qJ%ypg|+CP!?MgM(D;ZcZ|CRs6$O z3P;uh#O~dhIv(GjPlf&?k<^Cn8+oZzwRq8*-I5IWnp_ZS;h#;Z2^B`z?ZaPa% zUkQ(OntUJxn}1&nKZ_5|_VMo!1PapejaWl=fN@K&YZiahNQM4tZwo5Oq;`wUTx9<2 z%_VSVi2K>@3l0usEJ{$EGr7%`SaCfV8??4;_b>1sQv&BNLOGW{0~gEl6wual+g4